Analysis & Synthesis report for nios2
Sat Oct 26 13:18:39 2013
Quartus II Version 10.1 Build 153 11/29/2010 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for nios2:inst|altpll_0:the_altpll_0
 18. Source assignments for nios2:inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3
 19. Source assignments for nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master
 20. Source assignments for nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master
 21. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated
 22. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated
 23. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated
 24. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated
 25. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated
 26. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated
 27. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated
 28. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated
 29. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 30. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result
 31. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated
 32. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated
 33. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
 34. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 35. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
 36. Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 37. Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 38. Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1
 39. Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0
 40. Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
 41. Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
 42. Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
 43. Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
 44. Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_bit_pipe:endofpacket_bit_pipe
 45. Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1
 46. Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
 47. Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
 48. Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
 49. Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
 50. Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_bit_pipe:endofpacket_bit_pipe
 51. Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10
 52. Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer
 53. Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer1
 54. Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer2
 55. Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer3
 56. Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_bit_pipe:endofpacket_bit_pipe
 57. Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11
 58. Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer
 59. Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer1
 60. Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer2
 61. Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer3
 62. Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_bit_pipe:endofpacket_bit_pipe
 63. Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12
 64. Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer
 65. Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer1
 66. Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer2
 67. Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer3
 68. Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_bit_pipe:endofpacket_bit_pipe
 69. Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13
 70. Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer
 71. Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer1
 72. Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer2
 73. Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer3
 74. Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_bit_pipe:endofpacket_bit_pipe
 75. Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14
 76. Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer
 77. Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer1
 78. Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer2
 79. Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer3
 80. Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_bit_pipe:endofpacket_bit_pipe
 81. Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15
 82. Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer
 83. Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer1
 84. Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer2
 85. Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer3
 86. Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_bit_pipe:endofpacket_bit_pipe
 87. Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16
 88. Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer
 89. Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer1
 90. Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer2
 91. Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer3
 92. Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_bit_pipe:endofpacket_bit_pipe
 93. Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17
 94. Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer
 95. Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer1
 96. Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer2
 97. Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer3
 98. Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_bit_pipe:endofpacket_bit_pipe
 99. Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18
100. Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer
101. Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer1
102. Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer2
103. Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer3
104. Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_bit_pipe:endofpacket_bit_pipe
105. Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2
106. Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
107. Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
108. Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
109. Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
110. Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_bit_pipe:endofpacket_bit_pipe
111. Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3
112. Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
113. Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
114. Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
115. Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
116. Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_bit_pipe:endofpacket_bit_pipe
117. Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4
118. Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
119. Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
120. Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
121. Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
122. Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_bit_pipe:endofpacket_bit_pipe
123. Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5
124. Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer
125. Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1
126. Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2
127. Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3
128. Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_bit_pipe:endofpacket_bit_pipe
129. Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6
130. Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer
131. Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1
132. Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2
133. Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3
134. Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_bit_pipe:endofpacket_bit_pipe
135. Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7
136. Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer
137. Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1
138. Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2
139. Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3
140. Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_bit_pipe:endofpacket_bit_pipe
141. Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8
142. Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer
143. Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1
144. Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2
145. Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3
146. Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_bit_pipe:endofpacket_bit_pipe
147. Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9
148. Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer
149. Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1
150. Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2
151. Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3
152. Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_bit_pipe:endofpacket_bit_pipe
153. Source assignments for nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_qmb1:auto_generated
154. Source assignments for nios2:inst|sdram_0:the_sdram_0
155. Source assignments for nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch
156. Source assignments for nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch
157. Source assignments for nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch
158. Source assignments for nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch
159. Parameter Settings for User Entity Instance: FibonachiDacTest:inst11
160. Parameter Settings for User Entity Instance: altpll1:inst9|altpll:altpll_component
161. Parameter Settings for User Entity Instance: busExpander:inst10
162. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data
163. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram
164. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag
165. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram
166. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht
167. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram
168. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a
169. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram
170. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b
171. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram
172. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag
173. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram
174. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data
175. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram
176. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim
177. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram
178. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1
179. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2
180. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component
181. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram
182. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component
183. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram
184. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer
185. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1
186. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2
187. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
188. Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy
189. Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo
190. Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo
191. Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic
192. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer
193. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1
194. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2
195. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3
196. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer
197. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1
198. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2
199. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3
200. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer
201. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer1
202. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer2
203. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer3
204. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer
205. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer1
206. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer2
207. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer3
208. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer
209. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer1
210. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer2
211. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer3
212. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer
213. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer1
214. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer2
215. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer3
216. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer
217. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer1
218. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer2
219. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer3
220. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer
221. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer1
222. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer2
223. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer3
224. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer
225. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer1
226. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer2
227. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer3
228. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer
229. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer1
230. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer2
231. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer3
232. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer
233. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer1
234. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer2
235. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer3
236. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer
237. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1
238. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2
239. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3
240. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer
241. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1
242. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2
243. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3
244. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer
245. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1
246. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2
247. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3
248. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer
249. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1
250. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2
251. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3
252. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer
253. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1
254. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2
255. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3
256. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer
257. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1
258. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2
259. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3
260. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer
261. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1
262. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2
263. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3
264. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer
265. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1
266. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2
267. Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3
268. Parameter Settings for User Entity Instance: nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram
269. Parameter Settings for User Entity Instance: lpm_mux0:inst4|LPM_MUX:LPM_MUX_component
270. Parameter Settings for User Entity Instance: altpll0:inst2|altpll:altpll_component
271. Parameter Settings for User Entity Instance: Spi_Controller:spi_contrl_inst
272. Parameter Settings for User Entity Instance: USB_Sender:usb_send_inst
273. Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc
274. Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub
275. altpll Parameter Settings by Entity Instance
276. altsyncram Parameter Settings by Entity Instance
277. altmult_add Parameter Settings by Entity Instance
278. scfifo Parameter Settings by Entity Instance
279. Port Connectivity Checks: "nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch"
280. Port Connectivity Checks: "nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch"
281. Port Connectivity Checks: "nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch"
282. Port Connectivity Checks: "nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch"
283. Port Connectivity Checks: "nios2:inst|sysid:the_sysid"
284. Port Connectivity Checks: "nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
285. Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1"
286. Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1"
287. Port Connectivity Checks: "nios2:inst|nios2_clock_9:the_nios2_clock_9"
288. Port Connectivity Checks: "nios2:inst|nios2_clock_9_in_arbitrator:the_nios2_clock_9_in"
289. Port Connectivity Checks: "nios2:inst|nios2_clock_8:the_nios2_clock_8"
290. Port Connectivity Checks: "nios2:inst|nios2_clock_8_in_arbitrator:the_nios2_clock_8_in"
291. Port Connectivity Checks: "nios2:inst|nios2_clock_7:the_nios2_clock_7"
292. Port Connectivity Checks: "nios2:inst|nios2_clock_7_in_arbitrator:the_nios2_clock_7_in"
293. Port Connectivity Checks: "nios2:inst|nios2_clock_6:the_nios2_clock_6"
294. Port Connectivity Checks: "nios2:inst|nios2_clock_6_in_arbitrator:the_nios2_clock_6_in"
295. Port Connectivity Checks: "nios2:inst|nios2_clock_5:the_nios2_clock_5"
296. Port Connectivity Checks: "nios2:inst|nios2_clock_5_in_arbitrator:the_nios2_clock_5_in"
297. Port Connectivity Checks: "nios2:inst|nios2_clock_4:the_nios2_clock_4"
298. Port Connectivity Checks: "nios2:inst|nios2_clock_4_in_arbitrator:the_nios2_clock_4_in"
299. Port Connectivity Checks: "nios2:inst|nios2_clock_3:the_nios2_clock_3"
300. Port Connectivity Checks: "nios2:inst|nios2_clock_3_in_arbitrator:the_nios2_clock_3_in"
301. Port Connectivity Checks: "nios2:inst|nios2_clock_2:the_nios2_clock_2"
302. Port Connectivity Checks: "nios2:inst|nios2_clock_2_in_arbitrator:the_nios2_clock_2_in"
303. Port Connectivity Checks: "nios2:inst|nios2_clock_18:the_nios2_clock_18"
304. Port Connectivity Checks: "nios2:inst|nios2_clock_18_in_arbitrator:the_nios2_clock_18_in"
305. Port Connectivity Checks: "nios2:inst|nios2_clock_17:the_nios2_clock_17"
306. Port Connectivity Checks: "nios2:inst|nios2_clock_17_in_arbitrator:the_nios2_clock_17_in"
307. Port Connectivity Checks: "nios2:inst|nios2_clock_16:the_nios2_clock_16"
308. Port Connectivity Checks: "nios2:inst|nios2_clock_16_in_arbitrator:the_nios2_clock_16_in"
309. Port Connectivity Checks: "nios2:inst|nios2_clock_15:the_nios2_clock_15"
310. Port Connectivity Checks: "nios2:inst|nios2_clock_15_in_arbitrator:the_nios2_clock_15_in"
311. Port Connectivity Checks: "nios2:inst|nios2_clock_14:the_nios2_clock_14"
312. Port Connectivity Checks: "nios2:inst|nios2_clock_14_in_arbitrator:the_nios2_clock_14_in"
313. Port Connectivity Checks: "nios2:inst|nios2_clock_13:the_nios2_clock_13"
314. Port Connectivity Checks: "nios2:inst|nios2_clock_13_in_arbitrator:the_nios2_clock_13_in"
315. Port Connectivity Checks: "nios2:inst|nios2_clock_12:the_nios2_clock_12"
316. Port Connectivity Checks: "nios2:inst|nios2_clock_12_in_arbitrator:the_nios2_clock_12_in"
317. Port Connectivity Checks: "nios2:inst|nios2_clock_11:the_nios2_clock_11"
318. Port Connectivity Checks: "nios2:inst|nios2_clock_11_in_arbitrator:the_nios2_clock_11_in"
319. Port Connectivity Checks: "nios2:inst|nios2_clock_10:the_nios2_clock_10"
320. Port Connectivity Checks: "nios2:inst|nios2_clock_10_in_arbitrator:the_nios2_clock_10_in"
321. Port Connectivity Checks: "nios2:inst|nios2_clock_1:the_nios2_clock_1"
322. Port Connectivity Checks: "nios2:inst|nios2_clock_1_in_arbitrator:the_nios2_clock_1_in"
323. Port Connectivity Checks: "nios2:inst|nios2_clock_0:the_nios2_clock_0"
324. Port Connectivity Checks: "nios2:inst|nios2_clock_0_in_arbitrator:the_nios2_clock_0_in"
325. Port Connectivity Checks: "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
326. Port Connectivity Checks: "nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
327. Port Connectivity Checks: "nios2:inst|altpll_0:the_altpll_0|altpll_0_altpll_mpa2:sd1"
328. Elapsed Time Per Partition
329. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 26 13:18:38 2013     ;
; Quartus II Version                 ; 10.1 Build 153 11/29/2010 SJ Full Version ;
; Revision Name                      ; nios2                                     ;
; Top-level Entity Name              ; ProcLed                                   ;
; Family                             ; Cyclone III                               ;
; Total logic elements               ; 6,987                                     ;
;     Total combinational functions  ; 4,865                                     ;
;     Dedicated logic registers      ; 4,252                                     ;
; Total registers                    ; 4252                                      ;
; Total pins                         ; 104                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 309,376                                   ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 3                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; ProcLed            ; nios2              ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                               ;
+-------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+
; File Name with User-Entered Path                            ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                ;
+-------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+
; altpll_0.vhd                                                ; yes             ; User VHDL File                         ; D:/Quartus/Projects/nios2_vhdl_compound/altpll_0.vhd                        ;
; ProcLed.bdf                                                 ; yes             ; User Block Diagram/Schematic File      ; D:/Quartus/Projects/nios2_vhdl_compound/ProcLed.bdf                         ;
; altpll0.vhd                                                 ; yes             ; User Wizard-Generated File             ; D:/Quartus/Projects/nios2_vhdl_compound/altpll0.vhd                         ;
; Dac_controller.vhd                                          ; yes             ; User VHDL File                         ; D:/Quartus/Projects/nios2_vhdl_compound/Dac_controller.vhd                  ;
; 32to64bus.vhd                                               ; yes             ; User VHDL File                         ; D:/Quartus/Projects/nios2_vhdl_compound/32to64bus.vhd                       ;
; altpll1.vhd                                                 ; yes             ; User Wizard-Generated File             ; D:/Quartus/Projects/nios2_vhdl_compound/altpll1.vhd                         ;
; lpm_mux0.vhd                                                ; yes             ; User Wizard-Generated File             ; D:/Quartus/Projects/nios2_vhdl_compound/lpm_mux0.vhd                        ;
; Usb_Sender.vhd                                              ; yes             ; User VHDL File                         ; D:/Quartus/Projects/nios2_vhdl_compound/Usb_Sender.vhd                      ;
; Spi_Controller.vhd                                          ; yes             ; User VHDL File                         ; D:/Quartus/Projects/nios2_vhdl_compound/Spi_Controller.vhd                  ;
; switch_controller.vhd                                       ; yes             ; User VHDL File                         ; D:/Quartus/Projects/nios2_vhdl_compound/switch_controller.vhd               ;
; altpll.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altpll.tdf                   ;
; db/altpll1_altpll.v                                         ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altpll1_altpll.v                 ;
; nios2.vhd                                                   ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2.vhd                           ;
; cal_dac_code_pio.vhd                                        ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/cal_dac_code_pio.vhd                ;
; comparator_pio.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/comparator_pio.vhd                  ;
; cpu_0.vhd                                                   ; yes             ; Encrypted Auto-Found VHDL File         ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0.vhd                           ;
; cpu_0_test_bench.vhd                                        ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_test_bench.vhd                ;
; altsyncram.tdf                                              ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altsyncram.tdf               ;
; db/altsyncram_lcd1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_lcd1.tdf              ;
; db/altsyncram_k5g1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_k5g1.tdf              ;
; cpu_0_ic_tag_ram.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_ic_tag_ram.mif                ;
; db/altsyncram_hsf1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_hsf1.tdf              ;
; cpu_0_bht_ram.mif                                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_bht_ram.mif                   ;
; db/altsyncram_haf1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_haf1.tdf              ;
; cpu_0_rf_ram_a.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_rf_ram_a.mif                  ;
; db/altsyncram_iaf1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_iaf1.tdf              ;
; cpu_0_rf_ram_b.mif                                          ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_rf_ram_b.mif                  ;
; db/altsyncram_bhf1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_bhf1.tdf              ;
; cpu_0_dc_tag_ram.mif                                        ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_dc_tag_ram.mif                ;
; db/altsyncram_bcf1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_bcf1.tdf              ;
; db/altsyncram_i2d1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_i2d1.tdf              ;
; cpu_0_mult_cell.vhd                                         ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_mult_cell.vhd                 ;
; altmult_add.tdf                                             ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altmult_add.tdf              ;
; db/mult_add_dfr2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/mult_add_dfr2.tdf                ;
; db/ded_mult_br81.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/ded_mult_br81.tdf                ;
; db/dffpipe_93c.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/dffpipe_93c.tdf                  ;
; db/mult_add_ffr2.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/mult_add_ffr2.tdf                ;
; db/altsyncram_l872.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_l872.tdf              ;
; cpu_0_ociram_default_contents.mif                           ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_ociram_default_contents.mif   ;
; cpu_0_oci_test_bench.vhd                                    ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_oci_test_bench.vhd            ;
; db/altsyncram_n802.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_n802.tdf              ;
; cpu_0_jtag_debug_module_wrapper.vhd                         ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_jtag_debug_module_wrapper.vhd ;
; cpu_0_jtag_debug_module_tck.vhd                             ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_jtag_debug_module_tck.vhd     ;
; altera_std_synchronizer.v                                   ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/altera_std_synchronizer.v    ;
; cpu_0_jtag_debug_module_sysclk.vhd                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0_jtag_debug_module_sysclk.vhd  ;
; sld_virtual_jtag_basic.v                                    ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v     ;
; gen_code_strobe.vhd                                         ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/gen_code_strobe.vhd                 ;
; gen_code_value_pio_0.vhd                                    ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/gen_code_value_pio_0.vhd            ;
; gen_code_value_pio_1.vhd                                    ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/gen_code_value_pio_1.vhd            ;
; jtag_uart_0.vhd                                             ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/jtag_uart_0.vhd                     ;
; scfifo.tdf                                                  ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/scfifo.tdf                   ;
; db/scfifo_aq21.tdf                                          ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/scfifo_aq21.tdf                  ;
; db/a_dpfifo_h031.tdf                                        ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/a_dpfifo_h031.tdf                ;
; db/a_fefifo_7cf.tdf                                         ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/a_fefifo_7cf.tdf                 ;
; db/cntr_4n7.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/cntr_4n7.tdf                     ;
; db/dpram_ek21.tdf                                           ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/dpram_ek21.tdf                   ;
; db/altsyncram_i0m1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_i0m1.tdf              ;
; db/cntr_omb.tdf                                             ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/cntr_omb.tdf                     ;
; alt_jtag_atlantic.v                                         ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v          ;
; latch_pio.vhd                                               ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/latch_pio.vhd                       ;
; led_pio.vhd                                                 ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/led_pio.vhd                         ;
; mode_select.vhd                                             ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/mode_select.vhd                     ;
; nios2_clock_0.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_0.vhd                   ;
; nios2_clock_1.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_1.vhd                   ;
; nios2_clock_10.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_10.vhd                  ;
; nios2_clock_11.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_11.vhd                  ;
; nios2_clock_12.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_12.vhd                  ;
; nios2_clock_13.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_13.vhd                  ;
; nios2_clock_14.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_14.vhd                  ;
; nios2_clock_15.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_15.vhd                  ;
; nios2_clock_16.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_16.vhd                  ;
; nios2_clock_17.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_17.vhd                  ;
; nios2_clock_18.vhd                                          ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_18.vhd                  ;
; nios2_clock_2.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_2.vhd                   ;
; nios2_clock_3.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_3.vhd                   ;
; nios2_clock_4.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_4.vhd                   ;
; nios2_clock_5.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_5.vhd                   ;
; nios2_clock_6.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_6.vhd                   ;
; nios2_clock_7.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_7.vhd                   ;
; nios2_clock_8.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_8.vhd                   ;
; nios2_clock_9.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/nios2_clock_9.vhd                   ;
; onchip_mem.vhd                                              ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/onchip_mem.vhd                      ;
; db/altsyncram_qmb1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altsyncram_qmb1.tdf              ;
; onchip_mem.hex                                              ; yes             ; Auto-Found Memory Initialization File  ; D:/Quartus/Projects/nios2_vhdl_compound/onchip_mem.hex                      ;
; sample_and_hold_pio.vhd                                     ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/sample_and_hold_pio.vhd             ;
; sdram_0.vhd                                                 ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/sdram_0.vhd                         ;
; switch_pio.vhd                                              ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/switch_pio.vhd                      ;
; sys_clk_timer.vhd                                           ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/sys_clk_timer.vhd                   ;
; sysid.vhd                                                   ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/sysid.vhd                           ;
; usb_code_pio.vhd                                            ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/usb_code_pio.vhd                    ;
; lpm_mux.tdf                                                 ; yes             ; Megafunction                           ; c:/altera/10.1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;
; db/mux_c6e.tdf                                              ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/mux_c6e.tdf                      ;
; db/altpll0_altpll.v                                         ; yes             ; Auto-Generated Megafunction            ; D:/Quartus/Projects/nios2_vhdl_compound/db/altpll0_altpll.v                 ;
; pzdyqx.vhd                                                  ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/pzdyqx.vhd                   ;
; sld_hub.vhd                                                 ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/sld_hub.vhd                  ;
; sld_rom_sr.vhd                                              ; yes             ; Encrypted Megafunction                 ; c:/altera/10.1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;
; D:/Quartus/Projects/nios2_vhdl_compound/counter_up_down.vhd ; yes             ; Auto-Found VHDL File                   ; D:/Quartus/Projects/nios2_vhdl_compound/counter_up_down.vhd                 ;
; db/altsyncram_l5g1.tdf                                      ; yes             ; Auto-Generated Megafunction            ; db/altsyncram_l5g1.tdf                                                      ;
; db/altpll0_altpll1.v                                        ; yes             ; Auto-Generated Megafunction            ; db/altpll0_altpll1.v                                                        ;
+-------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                  ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                          ;
+---------------------------------------------+--------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,987                                                                          ;
;                                             ;                                                                                ;
; Total combinational functions               ; 4865                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                                ;
;     -- 4 input functions                    ; 2657                                                                           ;
;     -- 3 input functions                    ; 1523                                                                           ;
;     -- <=2 input functions                  ; 685                                                                            ;
;                                             ;                                                                                ;
; Logic elements by mode                      ;                                                                                ;
;     -- normal mode                          ; 4506                                                                           ;
;     -- arithmetic mode                      ; 359                                                                            ;
;                                             ;                                                                                ;
; Total registers                             ; 4252                                                                           ;
;     -- Dedicated logic registers            ; 4252                                                                           ;
;     -- I/O registers                        ; 0                                                                              ;
;                                             ;                                                                                ;
; I/O pins                                    ; 104                                                                            ;
; Total memory bits                           ; 309376                                                                         ;
; Embedded Multiplier 9-bit elements          ; 4                                                                              ;
; Total PLLs                                  ; 3                                                                              ;
;     -- PLLs                                 ; 3                                                                              ;
;                                             ;                                                                                ;
; Maximum fan-out node                        ; lpm_mux0:inst4|lpm_mux:LPM_MUX_component|mux_c6e:auto_generated|result_node[0] ;
; Maximum fan-out                             ; 2594                                                                           ;
; Total fan-out                               ; 36284                                                                          ;
; Average fan-out                             ; 3.77                                                                           ;
+---------------------------------------------+--------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |ProcLed                                                                                                                                                                ; 4865 (2)          ; 4252 (0)     ; 309376      ; 4            ; 0       ; 2         ; 104  ; 0            ; |ProcLed                                                                                                                                                                                                                                                           ;              ;
;    |FibonachiDacTest:inst11|                                                                                                                                            ; 146 (146)         ; 97 (97)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|FibonachiDacTest:inst11                                                                                                                                                                                                                                   ;              ;
;    |Spi_Controller:spi_contrl_inst|                                                                                                                                     ; 75 (75)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|Spi_Controller:spi_contrl_inst                                                                                                                                                                                                                            ;              ;
;    |USB_Sender:usb_send_inst|                                                                                                                                           ; 106 (106)         ; 63 (63)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|USB_Sender:usb_send_inst                                                                                                                                                                                                                                  ;              ;
;    |altpll0:inst2|                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|altpll0:inst2                                                                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|altpll0:inst2|altpll:altpll_component                                                                                                                                                                                                                     ;              ;
;          |altpll0_altpll:auto_generated|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated                                                                                                                                                                                       ;              ;
;    |altpll1:inst9|                                                                                                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|altpll1:inst9                                                                                                                                                                                                                                             ;              ;
;       |altpll:altpll_component|                                                                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|altpll1:inst9|altpll:altpll_component                                                                                                                                                                                                                     ;              ;
;          |altpll1_altpll:auto_generated|                                                                                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|altpll1:inst9|altpll:altpll_component|altpll1_altpll:auto_generated                                                                                                                                                                                       ;              ;
;    |busExpander:inst10|                                                                                                                                                 ; 0 (0)             ; 48 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|busExpander:inst10                                                                                                                                                                                                                                        ;              ;
;    |lpm_mux0:inst4|                                                                                                                                                     ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|lpm_mux0:inst4                                                                                                                                                                                                                                            ;              ;
;       |lpm_mux:LPM_MUX_component|                                                                                                                                       ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|lpm_mux0:inst4|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                  ;              ;
;          |mux_c6e:auto_generated|                                                                                                                                       ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|lpm_mux0:inst4|lpm_mux:LPM_MUX_component|mux_c6e:auto_generated                                                                                                                                                                                           ;              ;
;    |nios2:inst|                                                                                                                                                         ; 4250 (1)          ; 3835 (0)     ; 309376      ; 4            ; 0       ; 2         ; 0    ; 0            ; |ProcLed|nios2:inst                                                                                                                                                                                                                                                ;              ;
;       |altpll_0:the_altpll_0|                                                                                                                                           ; 6 (5)             ; 6 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|altpll_0:the_altpll_0                                                                                                                                                                                                                          ;              ;
;          |altpll_0_altpll_mpa2:sd1|                                                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|altpll_0:the_altpll_0|altpll_0_altpll_mpa2:sd1                                                                                                                                                                                                 ;              ;
;          |altpll_0_stdsync_sv6:stdsync2|                                                                                                                                ; 0 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                            ;              ;
;             |altpll_0_dffpipe_l2c:dffpipe3|                                                                                                                             ; 0 (0)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                              ;              ;
;       |cal_dac_code_pio:the_cal_dac_code_pio|                                                                                                                           ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cal_dac_code_pio:the_cal_dac_code_pio                                                                                                                                                                                                          ;              ;
;       |cal_dac_code_pio_s1_arbitrator:the_cal_dac_code_pio_s1|                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cal_dac_code_pio_s1_arbitrator:the_cal_dac_code_pio_s1                                                                                                                                                                                         ;              ;
;       |comparator_pio:the_comparator_pio|                                                                                                                               ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|comparator_pio:the_comparator_pio                                                                                                                                                                                                              ;              ;
;       |comparator_pio_s1_arbitrator:the_comparator_pio_s1|                                                                                                              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|comparator_pio_s1_arbitrator:the_comparator_pio_s1                                                                                                                                                                                             ;              ;
;       |cpu_0:the_cpu_0|                                                                                                                                                 ; 2136 (1865)       ; 1594 (1410)  ; 46208       ; 4            ; 0       ; 2         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                           ;              ;
;                |altsyncram_hsf1:auto_generated|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated                                                                                                                                            ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_bcf1:auto_generated|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_bhf1:auto_generated|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                                                                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                         ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                               ;              ;
;                |altsyncram_i2d1:auto_generated|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated                                                                                                                                ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                                                                           ; 1 (0)             ; 1 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 1 (0)             ; 1 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_lcd1:auto_generated|                                                                                                                         ; 1 (1)             ; 1 (1)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated                                                                                                                                    ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                               ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                     ;              ;
;                |altsyncram_k5g1:auto_generated|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1408        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated                                                                                                                                      ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                                                                          ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                         ;              ;
;                |mult_add_dfr2:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                         ;              ;
;                |mult_add_ffr2:auto_generated|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated                                                                                                                            ;              ;
;                   |ded_mult_br81:ded_mult1|                                                                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1                                                                                                    ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                                                          ; 259 (37)          ; 183 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                            ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                                                       ; 116 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                        ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                                                      ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                                                            ; 105 (105)         ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                 ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                                                     ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                     ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                                                         ; 9 (9)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                          ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                                                           ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                            ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                                                           ; 11 (11)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                            ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                                                                 ; 54 (54)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                  ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_l872:auto_generated|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated          ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_haf1:auto_generated|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                                 ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                   ;              ;
;                |altsyncram_iaf1:auto_generated|                                                                                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated                                                                                                                    ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                                                        ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                          ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                                                              ; 269 (269)         ; 22 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                             ;              ;
;          |jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master| ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master                                ;              ;
;          |sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master|                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master                                                          ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                                                                ; 74 (74)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                               ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                                                                  ; 34 (34)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                 ;              ;
;       |gen_code_strobe:the_gen_code_strobe|                                                                                                                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|gen_code_strobe:the_gen_code_strobe                                                                                                                                                                                                            ;              ;
;       |gen_code_strobe_s1_arbitrator:the_gen_code_strobe_s1|                                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|gen_code_strobe_s1_arbitrator:the_gen_code_strobe_s1                                                                                                                                                                                           ;              ;
;       |gen_code_value_pio_0:the_gen_code_value_pio_0|                                                                                                                   ; 25 (25)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|gen_code_value_pio_0:the_gen_code_value_pio_0                                                                                                                                                                                                  ;              ;
;       |gen_code_value_pio_0_s1_arbitrator:the_gen_code_value_pio_0_s1|                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|gen_code_value_pio_0_s1_arbitrator:the_gen_code_value_pio_0_s1                                                                                                                                                                                 ;              ;
;       |gen_code_value_pio_1:the_gen_code_value_pio_1|                                                                                                                   ; 25 (25)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|gen_code_value_pio_1:the_gen_code_value_pio_1                                                                                                                                                                                                  ;              ;
;       |gen_code_value_pio_1_s1_arbitrator:the_gen_code_value_pio_1_s1|                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|gen_code_value_pio_1_s1_arbitrator:the_gen_code_value_pio_1_s1                                                                                                                                                                                 ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                                                     ; 143 (36)          ; 108 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                    ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                                                              ; 57 (57)           ; 55 (55)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                    ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                      ;              ;
;             |scfifo:rfifo|                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                         ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_4n7:count_usedw|                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                            ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                         ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                      ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                          ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                      ;              ;
;             |scfifo:wfifo|                                                                                                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                         ;              ;
;                |scfifo_aq21:auto_generated|                                                                                                                             ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated                                                                                                                              ;              ;
;                   |a_dpfifo_h031:dpfifo|                                                                                                                                ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo                                                                                                         ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                          ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state                                                                                 ;              ;
;                         |cntr_4n7:count_usedw|                                                                                                                          ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw                                                            ;              ;
;                      |cntr_omb:rd_ptr_count|                                                                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count                                                                                   ;              ;
;                      |cntr_omb:wr_ptr|                                                                                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:wr_ptr                                                                                         ;              ;
;                      |dpram_ek21:FIFOram|                                                                                                                               ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram                                                                                      ;              ;
;                         |altsyncram_i0m1:altsyncram1|                                                                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1                                                          ;              ;
;       |latch_pio:the_latch_pio|                                                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|latch_pio:the_latch_pio                                                                                                                                                                                                                        ;              ;
;       |latch_pio_s1_arbitrator:the_latch_pio_s1|                                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|latch_pio_s1_arbitrator:the_latch_pio_s1                                                                                                                                                                                                       ;              ;
;       |led_pio:the_led_pio|                                                                                                                                             ; 9 (9)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|led_pio:the_led_pio                                                                                                                                                                                                                            ;              ;
;       |led_pio_s1_arbitrator:the_led_pio_s1|                                                                                                                            ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|led_pio_s1_arbitrator:the_led_pio_s1                                                                                                                                                                                                           ;              ;
;       |mode_select:the_mode_select|                                                                                                                                     ; 5 (5)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|mode_select:the_mode_select                                                                                                                                                                                                                    ;              ;
;       |mode_select_s1_arbitrator:the_mode_select_s1|                                                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|mode_select_s1_arbitrator:the_mode_select_s1                                                                                                                                                                                                   ;              ;
;       |nios2_clock_0:the_nios2_clock_0|                                                                                                                                 ; 52 (33)           ; 179 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_0_master_FSM:master_FSM|                                                                                                                          ; 16 (16)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_0_slave_FSM:slave_FSM|                                                                                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_0_in_arbitrator:the_nios2_clock_0_in|                                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0_in_arbitrator:the_nios2_clock_0_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_0_out_arbitrator:the_nios2_clock_0_out|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_0_out_arbitrator:the_nios2_clock_0_out                                                                                                                                                                                             ;              ;
;       |nios2_clock_10:the_nios2_clock_10|                                                                                                                               ; 31 (1)            ; 31 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_10_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_10_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_10_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_10_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_10_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_10_slave_FSM:slave_FSM|                                                                                                                           ; 17 (17)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_10_in_arbitrator:the_nios2_clock_10_in|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_10_in_arbitrator:the_nios2_clock_10_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_11:the_nios2_clock_11|                                                                                                                               ; 31 (1)            ; 28 (6)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_11_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_11_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_11_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_11_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_11_master_FSM:master_FSM|                                                                                                                         ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_11_slave_FSM:slave_FSM|                                                                                                                           ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_11_in_arbitrator:the_nios2_clock_11_in|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11_in_arbitrator:the_nios2_clock_11_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_11_out_arbitrator:the_nios2_clock_11_out|                                                                                                            ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_11_out_arbitrator:the_nios2_clock_11_out                                                                                                                                                                                           ;              ;
;       |nios2_clock_12:the_nios2_clock_12|                                                                                                                               ; 31 (1)            ; 59 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_12_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_12_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_12_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_12_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_12_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_12_slave_FSM:slave_FSM|                                                                                                                           ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_12_in_arbitrator:the_nios2_clock_12_in|                                                                                                              ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_12_in_arbitrator:the_nios2_clock_12_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_13:the_nios2_clock_13|                                                                                                                               ; 34 (3)            ; 31 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_13_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_13_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_13_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_13_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_13_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_13_slave_FSM:slave_FSM|                                                                                                                           ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_13_in_arbitrator:the_nios2_clock_13_in|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_13_in_arbitrator:the_nios2_clock_13_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_14:the_nios2_clock_14|                                                                                                                               ; 32 (1)            ; 43 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_14_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_14_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_14_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_14_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_14_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_14_slave_FSM:slave_FSM|                                                                                                                           ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_14_in_arbitrator:the_nios2_clock_14_in|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_14_in_arbitrator:the_nios2_clock_14_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_15:the_nios2_clock_15|                                                                                                                               ; 31 (1)            ; 83 (60)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_15_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_15_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_15_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_15_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_15_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_15_slave_FSM:slave_FSM|                                                                                                                           ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_15_in_arbitrator:the_nios2_clock_15_in|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_15_in_arbitrator:the_nios2_clock_15_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_16:the_nios2_clock_16|                                                                                                                               ; 30 (1)            ; 111 (88)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_16_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_16_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_16_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_16_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_16_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_16_slave_FSM:slave_FSM|                                                                                                                           ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_16_in_arbitrator:the_nios2_clock_16_in|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_16_in_arbitrator:the_nios2_clock_16_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_17:the_nios2_clock_17|                                                                                                                               ; 34 (3)            ; 31 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_17_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_17_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_17_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_17_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_17_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_17_slave_FSM:slave_FSM|                                                                                                                           ; 19 (19)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_18:the_nios2_clock_18|                                                                                                                               ; 34 (3)            ; 31 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18                                                                                                                                                                                                              ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                         ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                          ;              ;
;          |nios2_clock_18_edge_to_pulse:read_done_edge_to_pulse|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_18_edge_to_pulse:read_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                      ;              ;
;          |nios2_clock_18_edge_to_pulse:write_done_edge_to_pulse|                                                                                                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_18_edge_to_pulse:write_request_edge_to_pulse|                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                     ;              ;
;          |nios2_clock_18_master_FSM:master_FSM|                                                                                                                         ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_master_FSM:master_FSM                                                                                                                                                                         ;              ;
;          |nios2_clock_18_slave_FSM:slave_FSM|                                                                                                                           ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_slave_FSM:slave_FSM                                                                                                                                                                           ;              ;
;       |nios2_clock_18_in_arbitrator:the_nios2_clock_18_in|                                                                                                              ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_18_in_arbitrator:the_nios2_clock_18_in                                                                                                                                                                                             ;              ;
;       |nios2_clock_1:the_nios2_clock_1|                                                                                                                                 ; 35 (1)            ; 186 (162)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_1_master_FSM:master_FSM|                                                                                                                          ; 16 (16)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_1_slave_FSM:slave_FSM|                                                                                                                            ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_1_in_arbitrator:the_nios2_clock_1_in|                                                                                                                ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1_in_arbitrator:the_nios2_clock_1_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_1_out_arbitrator:the_nios2_clock_1_out|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_1_out_arbitrator:the_nios2_clock_1_out                                                                                                                                                                                             ;              ;
;       |nios2_clock_2:the_nios2_clock_2|                                                                                                                                 ; 42 (10)           ; 90 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_2_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_2_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_2_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_2_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_2_master_FSM:master_FSM|                                                                                                                          ; 15 (15)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_2_slave_FSM:slave_FSM|                                                                                                                            ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_2_in_arbitrator:the_nios2_clock_2_in|                                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_2_in_arbitrator:the_nios2_clock_2_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_3:the_nios2_clock_3|                                                                                                                                 ; 30 (1)            ; 93 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_3_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_3_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_3_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_3_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_3_master_FSM:master_FSM|                                                                                                                          ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_3_slave_FSM:slave_FSM|                                                                                                                            ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_3_in_arbitrator:the_nios2_clock_3_in|                                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_3_in_arbitrator:the_nios2_clock_3_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_4:the_nios2_clock_4|                                                                                                                                 ; 30 (1)            ; 26 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_4_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_4_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_4_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_4_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_4_master_FSM:master_FSM|                                                                                                                          ; 11 (11)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_4_slave_FSM:slave_FSM|                                                                                                                            ; 17 (17)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_4_in_arbitrator:the_nios2_clock_4_in|                                                                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4_in_arbitrator:the_nios2_clock_4_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_4_out_arbitrator:the_nios2_clock_4_out|                                                                                                              ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_4_out_arbitrator:the_nios2_clock_4_out                                                                                                                                                                                             ;              ;
;       |nios2_clock_5:the_nios2_clock_5|                                                                                                                                 ; 24 (0)            ; 34 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_5_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_5_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_5_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_5_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_5_master_FSM:master_FSM|                                                                                                                          ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_5_slave_FSM:slave_FSM|                                                                                                                            ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_5_in_arbitrator:the_nios2_clock_5_in|                                                                                                                ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_5_in_arbitrator:the_nios2_clock_5_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_6:the_nios2_clock_6|                                                                                                                                 ; 30 (1)            ; 123 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_6_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_6_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_6_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_6_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_6_master_FSM:master_FSM|                                                                                                                          ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_6_slave_FSM:slave_FSM|                                                                                                                            ; 16 (16)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_6_in_arbitrator:the_nios2_clock_6_in|                                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_6_in_arbitrator:the_nios2_clock_6_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_7:the_nios2_clock_7|                                                                                                                                 ; 31 (1)            ; 123 (100)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_7_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_7_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_7_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_7_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_7_master_FSM:master_FSM|                                                                                                                          ; 10 (10)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_7_slave_FSM:slave_FSM|                                                                                                                            ; 18 (18)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_7_in_arbitrator:the_nios2_clock_7_in|                                                                                                                ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_7_in_arbitrator:the_nios2_clock_7_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_8:the_nios2_clock_8|                                                                                                                                 ; 35 (17)           ; 129 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_8_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_8_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_8_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_8_master_FSM:master_FSM|                                                                                                                          ; 13 (13)           ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_8_slave_FSM:slave_FSM|                                                                                                                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_8_in_arbitrator:the_nios2_clock_8_in|                                                                                                                ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8_in_arbitrator:the_nios2_clock_8_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_8_out_arbitrator:the_nios2_clock_8_out|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_8_out_arbitrator:the_nios2_clock_8_out                                                                                                                                                                                             ;              ;
;       |nios2_clock_9:the_nios2_clock_9|                                                                                                                                 ; 33 (1)            ; 136 (112)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9                                                                                                                                                                                                                ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                         ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                           ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                            ;              ;
;          |nios2_clock_9_edge_to_pulse:read_done_edge_to_pulse|                                                                                                          ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                            ;              ;
;          |nios2_clock_9_edge_to_pulse:read_request_edge_to_pulse|                                                                                                       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                         ;              ;
;          |nios2_clock_9_edge_to_pulse:write_done_edge_to_pulse|                                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                           ;              ;
;          |nios2_clock_9_edge_to_pulse:write_request_edge_to_pulse|                                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                        ;              ;
;          |nios2_clock_9_master_FSM:master_FSM|                                                                                                                          ; 14 (14)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_master_FSM:master_FSM                                                                                                                                                                            ;              ;
;          |nios2_clock_9_slave_FSM:slave_FSM|                                                                                                                            ; 14 (14)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_slave_FSM:slave_FSM                                                                                                                                                                              ;              ;
;       |nios2_clock_9_in_arbitrator:the_nios2_clock_9_in|                                                                                                                ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9_in_arbitrator:the_nios2_clock_9_in                                                                                                                                                                                               ;              ;
;       |nios2_clock_9_out_arbitrator:the_nios2_clock_9_out|                                                                                                              ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_clock_9_out_arbitrator:the_nios2_clock_9_out                                                                                                                                                                                             ;              ;
;       |nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch|                                                                                ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch                                                                                                                                                               ;              ;
;       |nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch|                                                                        ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch                                                                                                                                                       ;              ;
;       |nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|                                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch                                                                                                                                                                           ;              ;
;       |nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch|                                                                            ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch                                                                                                                                                           ;              ;
;       |onchip_mem:the_onchip_mem|                                                                                                                                       ; 1 (1)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|onchip_mem:the_onchip_mem                                                                                                                                                                                                                      ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                                    ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                                                            ;              ;
;             |altsyncram_qmb1:auto_generated|                                                                                                                            ; 0 (0)             ; 0 (0)        ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_qmb1:auto_generated                                                                                                                                                             ;              ;
;       |onchip_mem_s1_arbitrator:the_onchip_mem_s1|                                                                                                                      ; 60 (60)           ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1                                                                                                                                                                                                     ;              ;
;       |sample_and_hold_pio:the_sample_and_hold_pio|                                                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sample_and_hold_pio:the_sample_and_hold_pio                                                                                                                                                                                                    ;              ;
;       |sample_and_hold_pio_s1_arbitrator:the_sample_and_hold_pio_s1|                                                                                                    ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sample_and_hold_pio_s1_arbitrator:the_sample_and_hold_pio_s1                                                                                                                                                                                   ;              ;
;       |sdram_0:the_sdram_0|                                                                                                                                             ; 493 (444)         ; 235 (149)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sdram_0:the_sdram_0                                                                                                                                                                                                                            ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                                                                    ; 49 (49)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                  ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                                                                            ; 98 (52)           ; 31 (3)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                           ;              ;
;          |rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|                                                             ; 30 (30)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1                                                                                                          ;              ;
;          |rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|                                                             ; 16 (16)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1                                                                                                          ;              ;
;       |switch_pio:the_switch_pio|                                                                                                                                       ; 5 (5)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|switch_pio:the_switch_pio                                                                                                                                                                                                                      ;              ;
;       |switch_pio_s1_arbitrator:the_switch_pio_s1|                                                                                                                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|switch_pio_s1_arbitrator:the_switch_pio_s1                                                                                                                                                                                                     ;              ;
;       |sys_clk_timer:the_sys_clk_timer|                                                                                                                                 ; 131 (131)         ; 120 (120)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sys_clk_timer:the_sys_clk_timer                                                                                                                                                                                                                ;              ;
;       |sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|                                                                                                                ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1                                                                                                                                                                                               ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                          ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                         ;              ;
;       |usb_code_pio:the_usb_code_pio|                                                                                                                                   ; 22 (22)           ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|usb_code_pio:the_usb_code_pio                                                                                                                                                                                                                  ;              ;
;       |usb_code_pio_s1_arbitrator:the_usb_code_pio_s1|                                                                                                                  ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|nios2:inst|usb_code_pio_s1_arbitrator:the_usb_code_pio_s1                                                                                                                                                                                                 ;              ;
;    |pzdyqx:nabboc|                                                                                                                                                      ; 117 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|pzdyqx:nabboc                                                                                                                                                                                                                                             ;              ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                                                    ; 117 (9)           ; 72 (9)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                ;              ;
;          |CJQJ5354:TWMW7206|                                                                                                                                            ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|CJQJ5354:TWMW7206                                                                                                                                                                                              ;              ;
;          |MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|                                                                                                ; 54 (23)           ; 28 (8)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1                                                                                                                                                  ;              ;
;             |CJQJ5354:AJQA6937|                                                                                                                                         ; 31 (31)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|MDCK2395:\cycloneiii_WCRO7487_gen_0:cycloneiii_WCRO7487_gen_1|CJQJ5354:AJQA6937                                                                                                                                ;              ;
;          |PZMU7345:HHRH5434|                                                                                                                                            ; 13 (13)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PZMU7345:HHRH5434                                                                                                                                                                                              ;              ;
;          |VELJ8121:JDCF0099|                                                                                                                                            ; 19 (19)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099                                                                                                                                                                                              ;              ;
;    |sld_hub:auto_hub|                                                                                                                                                   ; 167 (124)         ; 88 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|sld_hub:auto_hub                                                                                                                                                                                                                                          ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                         ; 26 (26)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                  ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                       ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |ProcLed|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                ;              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; Name                                                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+
; nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512    ; cpu_0_bht_ram.mif                 ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 16           ; 64           ; 16           ; 1024   ; cpu_0_dc_tag_ram.mif              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256    ; None                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384  ; None                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; 64           ; 22           ; 64           ; 22           ; 1408   ; cpu_0_ic_tag_ram.mif              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192   ; cpu_0_ociram_default_contents.mif ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_a.mif                ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated|ALTSYNCRAM                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; cpu_0_rf_ram_b.mif                ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1|ALTSYNCRAM                                                 ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512    ; None                              ;
; nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_qmb1:auto_generated|ALTSYNCRAM                                                                                                                                                    ; AUTO ; Single Port      ; 8192         ; 32           ; --           ; --           ; 262144 ; onchip_mem.hex                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                        ;
+--------+-------------------------------+---------+--------------+---------------+-------------------------------------+------------------------------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type  ; Entity Instance                     ; IP Include File                                      ;
+--------+-------------------------------+---------+--------------+---------------+-------------------------------------+------------------------------------------------------+
; Altera ; ALTPLL                        ; 10.1    ; N/A          ; N/A           ; |ProcLed|altpll0:inst2              ; D:/Quartus/Projects/nios2_vhdl_compound/altpll0.vhd  ;
; Altera ; ALTPLL                        ; 10.1    ; N/A          ; N/A           ; |ProcLed|altpll1:inst9              ; D:/Quartus/Projects/nios2_vhdl_compound/altpll1.vhd  ;
; Altera ; LPM_MUX                       ; 10.1    ; N/A          ; N/A           ; |ProcLed|lpm_mux0:inst4             ; D:/Quartus/Projects/nios2_vhdl_compound/lpm_mux0.vhd ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; OpenCore Plus ; |ProcLed|nios2:inst|cpu_0:the_cpu_0 ; D:/Quartus/Projects/nios2_vhdl_compound/cpu_0.vhd    ;
+--------+-------------------------------+---------+--------------+---------------+-------------------------------------+------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                     ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch|data_out                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|master_writedata[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_out                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|master_writedata[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|master_writedata[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|master_writedata[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|master_writedata[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|master_writedata[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|master_writedata[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[1]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[9]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[9]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[22]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[22]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[10]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[10]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[11]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[11]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[12]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[12]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[13]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[13]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[14]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[14]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[15]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[15]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[16]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[16]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[17]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[17]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[18]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[18]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[19]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[19]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[20]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[20]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[21]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[21]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch|data_in_d1                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|master_address[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|master_address[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_writedata_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch|data_in_d1                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_writedata_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|master_writedata[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[16]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[17]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[18]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[19]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|master_writedata[20]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_writedata_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_writedata_d1[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_writedata_d1[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_writedata_d1[3]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[8]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[8]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_address[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_address[1]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_byteenable[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_byteenable[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_byteenable[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_byteenable[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[7]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[6]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[5]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[4]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[3]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|slave_writedata_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch|data_out                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[2]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_nativeaddress[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_nativeaddress[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|master_writedata[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[16]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[17]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[18]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[19]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[20]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[21]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[22]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|master_writedata[23]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_nativeaddress[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_nativeaddress[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[16]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[17]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[18]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[19]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[20]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[21]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[22]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|master_writedata[23]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[22]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[22]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[16]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[16]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[17]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[17]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[18]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[18]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[19]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[19]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[20]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[20]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[21]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[21]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_address_d1[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_address_d1[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch|data_out                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[3]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[4]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[5]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[6]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[7]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[8]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[9]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[10]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[11]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[12]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_writedata_d1[13]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[3]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[4]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[5]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[6]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[7]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[8]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[9]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[10]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[11]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[12]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[13]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[14]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[15]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[16]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[17]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[18]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[19]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_writedata_d1[20]                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_address_d1[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_address_d1[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_byteenable_d1[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_byteenable_d1[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_byteenable_d1[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_byteenable_d1[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_nativeaddress                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch|data_in_d1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_nativeaddress_d1[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_nativeaddress_d1[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_writedata_d1[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[16]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[17]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[18]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[19]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[20]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[21]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[22]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_writedata_d1[23]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_nativeaddress_d1[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_nativeaddress_d1[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[16]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[17]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[18]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[19]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[20]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[21]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[22]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_writedata_d1[23]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch|data_in_d1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_nativeaddress_d1                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[5]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master|data_out                               ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master|data_out                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master|data_in_d1                             ; yes                                                              ; yes                                        ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master|data_in_d1                                                       ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|master_nativeaddress                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_nativeaddress[2]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_nativeaddress[1]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_nativeaddress[0]                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[0]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[2]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[3]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[4]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[5]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[6]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[7]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[8]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[8]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[9]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[9]                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[10]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[10]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[11]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[11]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[12]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[12]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[13]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[13]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_address[14]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_address[14]                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_byteenable[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_byteenable[0]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|master_nativeaddress[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|master_nativeaddress[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[16]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[16]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_byteenable[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_byteenable[2]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_nativeaddress_d1                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_byteenable[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_byteenable[1]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[24]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[24]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_byteenable[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_byteenable[3]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[18]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[18]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[26]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[26]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[17]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[17]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[25]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[25]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[19]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[19]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[27]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[27]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[20]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[20]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[28]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[28]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[21]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[21]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[29]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[29]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[22]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[22]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[30]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[30]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[23]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[23]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|master_writedata[31]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|master_writedata[31]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_nativeaddress_d1[2]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_nativeaddress_d1[1]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_nativeaddress_d1[0]                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[0]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_address_d1[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_address_d1[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_byteenable_d1[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_byteenable_d1[0]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_nativeaddress_d1[1]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_nativeaddress_d1[0]                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[16]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[16]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_byteenable_d1[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_byteenable_d1[2]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_byteenable_d1[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_byteenable_d1[1]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[8]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[24]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[24]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_byteenable_d1[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_byteenable_d1[3]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[2]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[18]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[18]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[10]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[26]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[26]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[1]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[3]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[17]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[17]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[9]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[25]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[25]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[19]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[19]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[11]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[27]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[27]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[4]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[20]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[20]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[12]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[28]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[28]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[5]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[21]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[21]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[13]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[29]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[29]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[6]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[22]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[22]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[14]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[30]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[30]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[7]                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[23]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[23]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|master_writedata[15]                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|slave_writedata_d1[31]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|slave_writedata_d1[31]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[8]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[2]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[10]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[1]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[3]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[9]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[11]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[4]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[12]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[5]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[13]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[6]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[14]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[7]                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|slave_writedata_d1[15]                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0..35]                             ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0:the_sdram_0|i_addr[5]                                                                                                                ; Stuck at VCC due to stuck port data_in                                                                                                                              ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[24..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[24..31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[24..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[24..31]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[2..31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[2..31]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[0,8..10,12,14,17,19..20,23..27,29,31]                                                      ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[0,8..10,12,14,17,19..20,23..27,29,31]                                                         ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[11,24..31]                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[11,24..31]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[1..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[1..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[1..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[1..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[21..31]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[21..31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_readdata_p1[14..15]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_readdata[14..15]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata_p1[4..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata[4..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[1..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[1..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[1..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[1..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata_p1[2..7]                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata[2..7]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; busExpander:inst10|res[48..63]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; FibonachiDacTest:inst11|tempData[48..63]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[2..31]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[2..31]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_im_addr[0..6]                     ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|internal_trc_wrap                              ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto1                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_goto0                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|xbrk_break                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto0                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|E_xbrk_goto1                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto0                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk|M_xbrk_goto1                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0..16]                           ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable                                                              ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_latency_counter                           ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_latency_counter                                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait                                                                                      ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter                                                                            ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_nios2_clock_9_out_granted_slave_sdram_0_s1                                                   ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_nios2_clock_8_out_granted_slave_sdram_0_s1                                                   ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]                                                                ; Lost fanout                                                                                                                                                         ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer                                                                            ; Lost fanout                                                                                                                                                         ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter                                                                   ; Lost fanout                                                                                                                                                         ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_nios2_clock_1_out_granted_slave_onchip_mem_s1                                          ; Lost fanout                                                                                                                                                         ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_nios2_clock_0_out_granted_slave_onchip_mem_s1                                          ; Lost fanout                                                                                                                                                         ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]                                                       ; Lost fanout                                                                                                                                                         ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer                                                                   ; Lost fanout                                                                                                                                                         ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[2]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[3]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[4]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[5]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[6]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[7]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[8]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]               ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[9]               ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[10]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[11]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[12]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[13]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[14]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[15]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[16]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[19]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[20]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[21]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[22]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[23]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[24]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[25]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[26]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[27]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[28]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[29]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[30]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[31]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[17]              ; Merged with nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[18]              ;
; nios2:inst|usb_code_pio_s1_arbitrator:the_usb_code_pio_s1|d1_usb_code_pio_s1_end_xfer                                                                   ; Merged with nios2:inst|usb_code_pio_s1_arbitrator:the_usb_code_pio_s1|d1_reasons_to_wait                                                                            ;
; nios2:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_sysid_control_slave_end_xfer                                                       ; Merged with nios2:inst|sysid_control_slave_arbitrator:the_sysid_control_slave|d1_reasons_to_wait                                                                    ;
; nios2:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_sys_clk_timer_s1_end_xfer                                                                ; Merged with nios2:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1|d1_reasons_to_wait                                                                          ;
; nios2:inst|switch_pio_s1_arbitrator:the_switch_pio_s1|d1_switch_pio_s1_end_xfer                                                                         ; Merged with nios2:inst|switch_pio_s1_arbitrator:the_switch_pio_s1|d1_reasons_to_wait                                                                                ;
; nios2:inst|sdram_0:the_sdram_0|i_addr[0..4,6..10]                                                                                                       ; Merged with nios2:inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                               ;
; nios2:inst|sample_and_hold_pio_s1_arbitrator:the_sample_and_hold_pio_s1|d1_sample_and_hold_pio_s1_end_xfer                                              ; Merged with nios2:inst|sample_and_hold_pio_s1_arbitrator:the_sample_and_hold_pio_s1|d1_reasons_to_wait                                                              ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[0]                                                                       ; Merged with nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_addend[1]                                                                       ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[1..7,11,13,15..16,18,21..22,28]                                                            ; Merged with nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[30]                                                                                        ;
; nios2:inst|mode_select_s1_arbitrator:the_mode_select_s1|d1_mode_select_s1_end_xfer                                                                      ; Merged with nios2:inst|mode_select_s1_arbitrator:the_mode_select_s1|d1_reasons_to_wait                                                                              ;
; nios2:inst|led_pio_s1_arbitrator:the_led_pio_s1|d1_led_pio_s1_end_xfer                                                                                  ; Merged with nios2:inst|led_pio_s1_arbitrator:the_led_pio_s1|d1_reasons_to_wait                                                                                      ;
; nios2:inst|latch_pio_s1_arbitrator:the_latch_pio_s1|d1_latch_pio_s1_end_xfer                                                                            ; Merged with nios2:inst|latch_pio_s1_arbitrator:the_latch_pio_s1|d1_reasons_to_wait                                                                                  ;
; nios2:inst|gen_code_value_pio_1_s1_arbitrator:the_gen_code_value_pio_1_s1|d1_gen_code_value_pio_1_s1_end_xfer                                           ; Merged with nios2:inst|gen_code_value_pio_1_s1_arbitrator:the_gen_code_value_pio_1_s1|d1_reasons_to_wait                                                            ;
; nios2:inst|gen_code_value_pio_0_s1_arbitrator:the_gen_code_value_pio_0_s1|d1_gen_code_value_pio_0_s1_end_xfer                                           ; Merged with nios2:inst|gen_code_value_pio_0_s1_arbitrator:the_gen_code_value_pio_0_s1|d1_reasons_to_wait                                                            ;
; nios2:inst|gen_code_strobe_s1_arbitrator:the_gen_code_strobe_s1|d1_gen_code_strobe_s1_end_xfer                                                          ; Merged with nios2:inst|gen_code_strobe_s1_arbitrator:the_gen_code_strobe_s1|d1_reasons_to_wait                                                                      ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_cpu_0_jtag_debug_module_end_xfer                                           ; Merged with nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|d1_reasons_to_wait                                                            ;
; nios2:inst|comparator_pio_s1_arbitrator:the_comparator_pio_s1|d1_comparator_pio_s1_end_xfer                                                             ; Merged with nios2:inst|comparator_pio_s1_arbitrator:the_comparator_pio_s1|d1_reasons_to_wait                                                                        ;
; nios2:inst|cal_dac_code_pio_s1_arbitrator:the_cal_dac_code_pio_s1|d1_cal_dac_code_pio_s1_end_xfer                                                       ; Merged with nios2:inst|cal_dac_code_pio_s1_arbitrator:the_cal_dac_code_pio_s1|d1_reasons_to_wait                                                                    ;
; nios2:inst|sdram_0:the_sdram_0|i_next[2]                                                                                                                ; Merged with nios2:inst|sdram_0:the_sdram_0|i_next[0]                                                                                                                ;
; nios2:inst|sdram_0:the_sdram_0|m_next[2,5..6,8]                                                                                                         ; Merged with nios2:inst|sdram_0:the_sdram_0|m_next[1]                                                                                                                ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|full_5 ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|full_5 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|full_4 ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|full_4 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|full_3 ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|full_3 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|full_2 ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|full_2 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|full_1 ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|full_1 ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|full_0 ; Merged with nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|full_0 ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[1..7,13,15..16,18,21..22,28,30]                                                               ; Merged with nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[11]                                                                                           ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_jmp_direct                                                                                                            ; Merged with nios2:inst|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                             ;
; nios2:inst|cpu_0:the_cpu_0|D_ctrl_b_not_src                                                                                                             ; Merged with nios2:inst|cpu_0:the_cpu_0|D_ctrl_b_is_dst                                                                                                              ;
; nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|internal_cpu_0_instruction_master_dbs_address[0]                            ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|internal_cpu_0_data_master_dbs_address[0]                                                 ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigger_state                            ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                        ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_slave_FSM:slave_FSM|internal_slave_write_request                                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_slave_FSM:slave_FSM|slave_state[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_slave_FSM:slave_FSM|internal_slave_write_request                                               ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_slave_FSM:slave_FSM|slave_state[2]                                                             ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|trigbrktype                              ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_master_FSM:master_FSM|master_state[1]                                                          ; Merged with nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_master_FSM:master_FSM|internal_master_read1                                                    ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_master_FSM:master_FSM|master_state[2]                                                          ; Merged with nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_master_FSM:master_FSM|internal_master_write1                                                   ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_slave_FSM:slave_FSM|slave_state[0]                                                             ; Merged with nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_slave_FSM:slave_FSM|slave_state[1]                                                             ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_slave_FSM:slave_FSM|slave_state[0]                                                             ; Merged with nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_slave_FSM:slave_FSM|slave_state[1]                                                             ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_master_FSM:master_FSM|internal_master_write1                                                ; Lost fanout                                                                                                                                                         ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_master_FSM:master_FSM|internal_master_write1                                                   ; Lost fanout                                                                                                                                                         ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]                                  ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]                                  ; Lost fanout                                                                                                                                                         ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable                                ; Stuck at GND due to stuck port data_in                                                                                                                              ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module     ; Lost fanout                                                                                                                                                         ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module            ; Lost fanout                                                                                                                                                         ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                     ; Lost fanout                                                                                                                                                         ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]                         ; Lost fanout                                                                                                                                                         ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_master_FSM:master_FSM|internal_master_read1                                                    ; Merged with nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_master_FSM:master_FSM|master_state[1]                                                          ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_master_FSM:master_FSM|internal_master_read1                                                    ; Merged with nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_master_FSM:master_FSM|master_state[1]                                                          ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_master_FSM:master_FSM|internal_master_read1                                                 ; Merged with nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_master_FSM:master_FSM|master_state[1]                                                       ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_master_FSM:master_FSM|master_state[1]                                                       ; Merged with nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_master_FSM:master_FSM|internal_master_read1                                                 ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_master_FSM:master_FSM|internal_master_read1                                                    ; Merged with nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_master_FSM:master_FSM|master_state[1]                                                          ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_master_FSM:master_FSM|master_state[1]                                                          ; Merged with nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_master_FSM:master_FSM|internal_master_read1                                                    ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                         ; Lost fanout                                                                                                                                                         ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                                                       ; Lost fanout                                                                                                                                                         ;
; Total Number of Removed Registers = 558                                                                                                                 ;                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; busExpander:inst10|res[48]                                                                                                    ; Stuck at GND              ; FibonachiDacTest:inst11|tempData[48], FibonachiDacTest:inst11|tempData[49],                                                                          ;
;                                                                                                                               ; due to stuck port data_in ; FibonachiDacTest:inst11|tempData[50], FibonachiDacTest:inst11|tempData[51],                                                                          ;
;                                                                                                                               ;                           ; FibonachiDacTest:inst11|tempData[52], FibonachiDacTest:inst11|tempData[53],                                                                          ;
;                                                                                                                               ;                           ; FibonachiDacTest:inst11|tempData[54], FibonachiDacTest:inst11|tempData[55],                                                                          ;
;                                                                                                                               ;                           ; FibonachiDacTest:inst11|tempData[56], FibonachiDacTest:inst11|tempData[57],                                                                          ;
;                                                                                                                               ;                           ; FibonachiDacTest:inst11|tempData[58], FibonachiDacTest:inst11|tempData[59],                                                                          ;
;                                                                                                                               ;                           ; FibonachiDacTest:inst11|tempData[60], FibonachiDacTest:inst11|tempData[61],                                                                          ;
;                                                                                                                               ;                           ; FibonachiDacTest:inst11|tempData[62], FibonachiDacTest:inst11|tempData[63]                                                                           ;
; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|d1_reasons_to_wait                                                      ; Stuck at GND              ; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_slavearbiterlockenable,                                                          ;
;                                                                                                                               ; due to stuck port data_in ; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_nios2_clock_1_out_granted_slave_onchip_mem_s1,                                      ;
;                                                                                                                               ;                           ; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1],                                                   ;
;                                                                                                                               ;                           ; nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]                                                    ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[1]        ; Stuck at GND              ; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0],                              ;
;                                                                                                                               ; due to stuck port data_in ; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module, ;
;                                                                                                                               ;                           ; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module,        ;
;                                                                                                                               ;                           ; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer                                  ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_slavearbiterlockenable      ; Stuck at GND              ; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1],                     ;
;                                                                                                                               ; due to stuck port data_in ; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]                      ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_slavearbiterlockenable                                             ; Stuck at GND              ; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_nios2_clock_8_out_granted_slave_sdram_0_s1,                                               ;
;                                                                                                                               ; due to stuck port data_in ; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]                                                             ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[27]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[27]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[26]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[26]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[25]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[25]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[24]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[24]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[31]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[31]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[30]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[30]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[29]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[29]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[28]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[28]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[27]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[27]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[26]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[26]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[25]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[25]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata_p1[24]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_6:the_nios2_clock_6|slave_readdata[24]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[31]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[31]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[30]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[30]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[29]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[29]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[28]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[28]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[27]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[27]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[26]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[26]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[25]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[25]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[24]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[24]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[23]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[23]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[22]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[22]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[21]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[21]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[20]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[20]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[19]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[19]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[18]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[18]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[17]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[17]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[16]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[16]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[15]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[15]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[14]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[14]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[13]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[13]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[12]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[12]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[11]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[11]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[10]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[10]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[9]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[9]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[8]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[8]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[7]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[7]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[6]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[6]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[5]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[5]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[4]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[4]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[3]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[3]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata_p1[2]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_5:the_nios2_clock_5|slave_readdata[2]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[31]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[31]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[29]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[29]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[27]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[27]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[26]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[26]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[25]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[25]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[24]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[24]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[23]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[23]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[20]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[20]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[19]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[19]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[17]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[17]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[14]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[14]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[12]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[12]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[10]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[10]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[9]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[9]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[8]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[8]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata_p1[0]                                                               ; Stuck at GND              ; nios2:inst|nios2_clock_4:the_nios2_clock_4|slave_readdata[0]                                                                                         ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[31]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[31]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[30]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[30]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[29]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[29]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[28]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[28]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[27]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[27]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[26]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[26]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[25]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[25]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[24]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[24]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata_p1[11]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_2:the_nios2_clock_2|slave_readdata[11]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[7]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[7]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[6]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[6]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[5]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[5]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[4]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[4]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[3]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[3]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[2]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[2]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata_p1[1]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_18:the_nios2_clock_18|slave_readdata[1]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[7]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[7]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[6]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[6]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[5]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[5]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[4]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[4]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[3]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[3]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[2]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[2]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata_p1[1]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_17:the_nios2_clock_17|slave_readdata[1]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[31]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[31]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[30]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[30]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[29]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[29]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[28]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[28]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[27]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[27]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[26]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[26]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[25]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[25]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[24]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[24]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[23]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[23]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[22]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[22]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata_p1[21]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_16:the_nios2_clock_16|slave_readdata[21]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_readdata_p1[15]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_readdata[15]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_readdata_p1[14]                                                            ; Stuck at GND              ; nios2:inst|nios2_clock_15:the_nios2_clock_15|slave_readdata[14]                                                                                      ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata_p1[7]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata[7]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata_p1[6]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata[6]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata_p1[5]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata[5]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata_p1[4]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_14:the_nios2_clock_14|slave_readdata[4]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[7]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[7]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[6]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[6]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[5]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[5]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[4]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[4]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[3]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[3]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[2]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[2]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata_p1[1]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_13:the_nios2_clock_13|slave_readdata[1]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[7]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[7]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[6]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[6]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[5]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[5]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[4]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[4]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[3]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[3]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[2]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[2]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata_p1[1]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_11:the_nios2_clock_11|slave_readdata[1]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata_p1[7]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata[7]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata_p1[6]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata[6]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata_p1[5]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata[5]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[31]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[31]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata_p1[3]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata[3]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata_p1[2]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata[2]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[30]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[30]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[31]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[31]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[30]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[30]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[29]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[29]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[28]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[28]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[27]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[27]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[26]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[26]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[25]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[25]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[24]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[24]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[23]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[23]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[22]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[22]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[21]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[21]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[20]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[20]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[19]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[19]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[18]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[18]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[17]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[17]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata_p1[4]                                                             ; Stuck at GND              ; nios2:inst|nios2_clock_10:the_nios2_clock_10|slave_readdata[4]                                                                                       ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[15]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[15]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[14]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[14]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[13]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[13]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[12]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[12]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[11]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[11]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[10]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[10]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[9]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[9]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[8]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[8]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[7]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[7]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[6]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[6]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[5]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[5]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[4]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[4]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[3]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[3]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[2]                                                                            ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[2]                                                                                                   ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_ctrl_br_always_pred_taken                                                                        ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_ctrl_br_always_pred_taken                                                                                               ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk|internal_dbrk_break                     ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[29]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[29]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata_p1[28]                                                              ; Stuck at GND              ; nios2:inst|nios2_clock_7:the_nios2_clock_7|slave_readdata[28]                                                                                        ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
; nios2:inst|cpu_0:the_cpu_0|E_control_reg_rddata[16]                                                                           ; Stuck at GND              ; nios2:inst|cpu_0:the_cpu_0|M_control_reg_rddata[16]                                                                                                  ;
;                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4252  ;
; Number of registers using Synchronous Clear  ; 79    ;
; Number of registers using Synchronous Load   ; 375   ;
; Number of registers using Asynchronous Clear ; 3599  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1987  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                     ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[0]                                                                                                        ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[1]                                                                                                        ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[2]                                                                                                        ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[3]                                                                                                        ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[6]                                                                                                        ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[8]                                                                                                        ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[9]                                                                                                        ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[14]                                                                                                       ; 3       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|internal_counter[15]                                                                                                       ; 3       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[1]                                                                                                                               ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[3]                                                                                                                               ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[2]                                                                                                                               ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|m_cmd[0]                                                                                                                               ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[1]                                                                                                                               ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|m_state[0]                                                                                                                             ; 64      ;
; nios2:inst|sdram_0:the_sdram_0|m_next[0]                                                                                                                              ; 7       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                               ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[2]                                                                                                                               ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|i_cmd[0]                                                                                                                               ; 1       ;
; nios2:inst|sdram_0:the_sdram_0|i_addr[11]                                                                                                                             ; 8       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                       ; 11      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|t_dav                                                                                                                          ; 3       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|fifo_contains_ones_n ; 3       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|fifo_contains_ones_n ; 3       ;
; nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_addend[0]                                                                                              ; 5       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[13]                                                                                                                    ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[10]                                                                                                                    ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[9]                                                                                                                     ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[8]                                                                                                                     ; 2       ;
; nios2:inst|sdram_0:the_sdram_0|refresh_counter[4]                                                                                                                     ; 2       ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_master_FSM:master_FSM|master_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_master_FSM:master_FSM|master_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_master_FSM:master_FSM|master_state[0]                                                                        ; 4       ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                             ; 40      ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst2                                                                           ; 3       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|internal_av_waitrequest                                                                                                        ; 9       ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_master_FSM:master_FSM|master_state[0]                                                                        ; 5       ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_master_FSM:master_FSM|master_state[0]                                                                        ; 5       ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 7       ;
; nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 7       ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 8       ;
; nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_addend[0]                                                       ; 5       ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 7       ;
; nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 6       ;
; nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 8       ;
; nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_slave_FSM:slave_FSM|slave_state[0]                                                                        ; 7       ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 7       ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 7       ;
; nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 7       ;
; nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 7       ;
; nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_slave_FSM:slave_FSM|slave_state[0]                                                                           ; 8       ;
; nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|rst1                                                                           ; 1       ;
; nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_master_FSM:master_FSM|master_state[0]                                                                        ; 7       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                               ; 43      ;
; nios2:inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits                                                                                                                      ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[13]                                                                                                                     ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[22]                                                                                                                     ; 1       ;
; nios2:inst|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                        ; 66      ;
; nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_master_FSM:master_FSM|master_state[0]                                                                     ; 4       ;
; nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_master_FSM:master_FSM|master_state[0]                                                                     ; 5       ;
; nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_master_FSM:master_FSM|master_state[0]                                                                        ; 7       ;
; nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_master_FSM:master_FSM|master_state[0]                                                                        ; 5       ;
; nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_master_FSM:master_FSM|master_state[0]                                                                        ; 4       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[0]                             ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|internal_oci_ienable1[1]                             ; 2       ;
; nios2:inst|cpu_0:the_cpu_0|clr_break_line                                                                                                                             ; 4       ;
; nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_master_FSM:master_FSM|master_state[0]                                                                        ; 8       ;
; nios2:inst|altpll_0:the_altpll_0|pfdena_reg                                                                                                                           ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[0]                                                                                                       ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[8]                                                                                                       ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[2]                                                                                                       ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[1]                                                                                                       ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[9]                                                                                                       ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[3]                                                                                                       ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[15]                                                                                                      ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[6]                                                                                                       ; 2       ;
; nios2:inst|sys_clk_timer:the_sys_clk_timer|period_l_register[14]                                                                                                      ; 2       ;
; sld_hub:auto_hub|tdo                                                                                                                                                  ; 2       ;
; Total number of inverted registers = 90                                                                                                                               ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[6]                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|internal_d_byteenable[3]                                                                                                                                                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|d_address_line_field[3]                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_slow_inst_result[6]                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|M_mem_byte_en[1]                                                                                                                                                                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 52 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                                                                                            ;
; 3:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_inst_result[27]                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_inst_result[1]                                                                                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_cnt[0]                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]                                                                                                                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                             ;
; 8:1                ; 3 bits    ; 15 LEs        ; 3 LEs                ; 12 LEs                 ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|i_refs[0]                                                                                                                                                                       ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[7]                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|internal_d_writedata[24]                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[3]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt[0]                                                                                                                                                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_dc_rd_addr_cnt[1]                                                                                                                                                                 ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|ic_tag_wraddress[5]                                                                                                                                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|E_src2[22]                                                                                                                                                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|internal_MonDReg[9]                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|M_st_data[24]                                                                                                                                                                       ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[13] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|internal_sr[16] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|d_address_offset_field[0]                                                                                                                                                           ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[10]                                                                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|E_src1[13]                                                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|i_count[1]                                                                                                                                                                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|i_state[0]                                                                                                                                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg[28]                                                                               ;
; 6:1                ; 21 bits   ; 84 LEs        ; 84 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[17]                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|M_mem_byte_en[3]                                                                                                                                                                    ;
; 6:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|F_pc[10]                                                                                                                                                                            ;
; 8:1                ; 12 bits   ; 60 LEs        ; 24 LEs               ; 36 LEs                 ; Yes        ; |ProcLed|FibonachiDacTest:inst11|db[2]                                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |ProcLed|FibonachiDacTest:inst11|a[0]                                                                                                                                                                                   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; Yes        ; |ProcLed|USB_Sender:usb_send_inst|d[4]                                                                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |ProcLed|nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                             ;
; 258:1              ; 4 bits    ; 688 LEs       ; 4 LEs                ; 684 LEs                ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_dqm[1]                                                                                                                                                                        ;
; 260:1              ; 4 bits    ; 692 LEs       ; 8 LEs                ; 684 LEs                ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_addr[9]                                                                                                                                                                       ;
; 261:1              ; 7 bits    ; 1218 LEs      ; 21 LEs               ; 1197 LEs               ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_addr[6]                                                                                                                                                                       ;
; 517:1              ; 2 bits    ; 688 LEs       ; 26 LEs               ; 662 LEs                ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_state[7]                                                                                                                                                                      ;
; 519:1              ; 8 bits    ; 2768 LEs      ; 0 LEs                ; 2768 LEs               ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|active_addr[5]                                                                                                                                                                  ;
; 518:1              ; 2 bits    ; 690 LEs       ; 54 LEs               ; 636 LEs                ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_state[6]                                                                                                                                                                      ;
; 266:1              ; 33 bits   ; 5841 LEs      ; 0 LEs                ; 5841 LEs               ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|active_data[11]                                                                                                                                                                 ;
; 521:1              ; 2 bits    ; 694 LEs       ; 12 LEs               ; 682 LEs                ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_state[3]                                                                                                                                                                      ;
; 521:1              ; 2 bits    ; 694 LEs       ; 8 LEs                ; 686 LEs                ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_count[0]                                                                                                                                                                      ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|i_cmd[3]                                                                                                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|M_pipe_flush_waddr[13]                                                                                                                                                              ;
; 259:1              ; 16 bits   ; 2752 LEs      ; 32 LEs               ; 2720 LEs               ; Yes        ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|m_data[9]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[2]                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter_next_value[1]                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|E_logic_result[22]                                                                                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|F_iw[5]                                                                                                                                                                             ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[0]                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[3]                                                                                                                                                             ;
; 3:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_data[8]                                                                                                                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_byteenable[3]                                                                                                                              ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|sdram_0:the_sdram_0|module_input1[17]                                                                                                                                                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ProcLed|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1|A_WE_StdLogicVector                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |ProcLed|nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1|A_WE_StdLogicVector                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|E_alu_result[1]                                                                                                                                                                     ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|E_alu_result[10]                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|D_dst_regnum[0]                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|dc_data_wr_port_byte_en[3]                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[0]                                                                                                                                     ;
; 5:1                ; 6 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|E_alu_result[30]                                                                                                                                                                    ;
; 5:1                ; 14 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|E_alu_result[22]                                                                                                                                                                    ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|D_src2_reg[25]                                                                                                                                                                      ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[31]                                                                                                                                                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[9]                                                                                                                                                             ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_wr_data_unfiltered[1]                                                                                                                                                             ;
; 6:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |ProcLed|nios2:inst|cpu_0:the_cpu_0|A_WE_StdLogicVector                                                                                                                                                                 ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |ProcLed|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VELJ8121:JDCF0099|DJFL8584[2]                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for nios2:inst|altpll_0:the_altpll_0 ;
+----------------+-------+------+-------------------------+
; Assignment     ; Value ; From ; To                      ;
+----------------+-------+------+-------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg              ;
+----------------+-------+------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                                             ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                                                       ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                                                     ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                                                  ;
+-------------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                                                                                                             ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                                                                                                                           ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                                                                                                                        ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                             ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0        ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0        ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18 ;
+-------------------+-------+------+----------------------------------+
; Assignment        ; Value ; From ; To                               ;
+-------------------+-------+------+----------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]                ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0     ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0     ;
+-------------------+-------+------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                         ;
+-----------------------------+------------------------+------+------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                     ;
+-----------------------------+------------------------+------+------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[31]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[30]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[29]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[28]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[27]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[26]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[25]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[24]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[23]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[22]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[21]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[20]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[19]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[18]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[17]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[16]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[31]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[30]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[29]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[28]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[27]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[26]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[25]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[24]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[23]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[22]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[21]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[20]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[19]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[18]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[17]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[16]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[3]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[2]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[3]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[2]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9 ;
+-------------------+-------+------+--------------------------------+
; Assignment        ; Value ; From ; To                             ;
+-------------------+-------+------+--------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]             ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]              ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[15]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[14]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[13]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[12]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[11]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[10]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[9]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[8]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[7]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[6]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[5]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[4]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[3]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[2]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[1]          ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_writedata_d1[0]          ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[15]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[14]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[13]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[12]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[11]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[10]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[9]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[8]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[7]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[6]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[5]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[4]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[3]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[2]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[1]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; master_writedata[0]~reg0       ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[22]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[21]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[20]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[19]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[18]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[17]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[16]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[15]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[14]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[13]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[12]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[11]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[10]           ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[9]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[8]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[7]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[6]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[5]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[4]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[3]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[2]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[1]            ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_address_d1[0]            ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[22]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[21]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[20]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[19]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[18]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[17]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[16]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[15]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[14]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[13]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[12]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[11]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[10]~reg0        ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[9]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[8]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[7]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[6]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[5]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[4]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[3]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[2]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[1]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_address[0]~reg0         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[21]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[20]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[19]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[18]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[17]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[16]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[15]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[14]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[13]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[12]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[11]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[10]     ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[9]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[8]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[7]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[6]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[5]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[4]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[3]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[2]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[1]      ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_nativeaddress_d1[0]      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[21]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[20]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[19]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[18]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[17]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[16]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[15]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[14]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[13]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[12]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[11]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[10]~reg0  ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[9]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[8]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[7]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[6]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[5]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[4]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[3]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[2]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[1]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; master_nativeaddress[0]~reg0   ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[1]         ;
; PRESERVE_REGISTER ; ON    ; -    ; slave_byteenable_d1[0]         ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[1]~reg0      ;
; PRESERVE_REGISTER ; ON    ; -    ; master_byteenable[0]~reg0      ;
+-------------------+-------+------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                      ;
+-----------------------------+------------------------+------+---------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                       ;
+-----------------------------+------------------------+------+----------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_bit_pipe:endofpacket_bit_pipe ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                         ;
+-------------------+-------+------+----------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                   ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                              ;
+-------------------+-------+------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_qmb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+--------------------------------------------------------+
; Source assignments for nios2:inst|sdram_0:the_sdram_0  ;
+----------------------+-------+------+------------------+
; Assignment           ; Value ; From ; To               ;
+----------------------+-------+------+------------------+
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER ; ON    ; -    ; m_dqm[0]         ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER  ; ON    ; -    ; za_data[0]~reg0  ;
+----------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                       ;
+-------------------+-------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                              ;
+-------------------+-------+------+---------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                        ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                   ;
+-------------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                            ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                          ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                       ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                                ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                              ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                           ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FibonachiDacTest:inst11 ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; fullbusres     ; 63    ; Signed Integer                              ;
; databusres     ; 47    ; Signed Integer                              ;
; dacres         ; 11    ; Signed Integer                              ;
; addrres        ; 1     ; Signed Integer                              ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:inst9|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 7                         ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK2_DIVIDE_BY                ; 10                        ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 50                        ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; altpll1_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: busExpander:inst10 ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; inres          ; 23    ; Signed Integer                         ;
; effectiveres   ; 23    ; Signed Integer                         ;
; outres         ; 63    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_lcd1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag ;
+----------------+----------------------+------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                             ;
+----------------+----------------------+------------------------------------------------------------------+
; lpm_file       ; cpu_0_ic_tag_ram.mif ; String                                                           ;
+----------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 22                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 22                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; cpu_0_ic_tag_ram.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_k5g1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht ;
+----------------+-------------------+---------------------------------------------------------------+
; Parameter Name ; Value             ; Type                                                          ;
+----------------+-------------------+---------------------------------------------------------------+
; lpm_file       ; cpu_0_bht_ram.mif ; String                                                        ;
+----------------+-------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                             ;
+------------------------------------+----------------------+------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                          ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                          ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                   ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                          ;
; INIT_FILE                          ; cpu_0_bht_ram.mif    ; Untyped                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                          ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                          ;
; CBXI_PARAMETER                     ; altsyncram_hsf1      ; Untyped                                                          ;
+------------------------------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                 ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_a.mif ; String                                                                               ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; cpu_0_rf_ram_a.mif   ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_haf1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value              ; Type                                                                                 ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_rf_ram_b.mif ; String                                                                               ;
+----------------+--------------------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                     ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                           ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                           ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                  ;
; INIT_FILE                          ; cpu_0_rf_ram_b.mif   ; Untyped                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_iaf1      ; Untyped                                                                                  ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag ;
+----------------+----------------------+------------------------------------------------------------------+
; Parameter Name ; Value                ; Type                                                             ;
+----------------+----------------------+------------------------------------------------------------------+
; lpm_file       ; cpu_0_dc_tag_ram.mif ; String                                                           ;
+----------------+----------------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 16                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; cpu_0_dc_tag_ram.mif ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_bhf1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                     ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                           ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                           ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                           ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                  ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                  ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_bcf1      ; Untyped                                                                  ;
+------------------------------------+----------------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim ;
+----------------+-------+---------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                               ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                               ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                               ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_i2d1      ; Untyped                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                            ;
; WIDTH_RESULT                          ; 32                ; Signed Integer                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; CBXI_PARAMETER                        ; mult_add_dfr2     ; Untyped                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                            ;
; WIDTH_C                               ; 22                ; Untyped                                                                            ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                            ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                            ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                            ;
; COEF0_0                               ; 0                 ; Untyped                                                                            ;
; COEF0_1                               ; 0                 ; Untyped                                                                            ;
; COEF0_2                               ; 0                 ; Untyped                                                                            ;
; COEF0_3                               ; 0                 ; Untyped                                                                            ;
; COEF0_4                               ; 0                 ; Untyped                                                                            ;
; COEF0_5                               ; 0                 ; Untyped                                                                            ;
; COEF0_6                               ; 0                 ; Untyped                                                                            ;
; COEF0_7                               ; 0                 ; Untyped                                                                            ;
; COEF1_0                               ; 0                 ; Untyped                                                                            ;
; COEF1_1                               ; 0                 ; Untyped                                                                            ;
; COEF1_2                               ; 0                 ; Untyped                                                                            ;
; COEF1_3                               ; 0                 ; Untyped                                                                            ;
; COEF1_4                               ; 0                 ; Untyped                                                                            ;
; COEF1_5                               ; 0                 ; Untyped                                                                            ;
; COEF1_6                               ; 0                 ; Untyped                                                                            ;
; COEF1_7                               ; 0                 ; Untyped                                                                            ;
; COEF2_0                               ; 0                 ; Untyped                                                                            ;
; COEF2_1                               ; 0                 ; Untyped                                                                            ;
; COEF2_2                               ; 0                 ; Untyped                                                                            ;
; COEF2_3                               ; 0                 ; Untyped                                                                            ;
; COEF2_4                               ; 0                 ; Untyped                                                                            ;
; COEF2_5                               ; 0                 ; Untyped                                                                            ;
; COEF2_6                               ; 0                 ; Untyped                                                                            ;
; COEF2_7                               ; 0                 ; Untyped                                                                            ;
; COEF3_0                               ; 0                 ; Untyped                                                                            ;
; COEF3_1                               ; 0                 ; Untyped                                                                            ;
; COEF3_2                               ; 0                 ; Untyped                                                                            ;
; COEF3_3                               ; 0                 ; Untyped                                                                            ;
; COEF3_4                               ; 0                 ; Untyped                                                                            ;
; COEF3_5                               ; 0                 ; Untyped                                                                            ;
; COEF3_6                               ; 0                 ; Untyped                                                                            ;
; COEF3_7                               ; 0                 ; Untyped                                                                            ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; Parameter Name                        ; Value             ; Type                                                                               ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                                                                     ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                                                            ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; ACCUMULATOR                           ; NO                ; Untyped                                                                            ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                                                            ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED      ; Untyped                                                                            ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                                                            ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                                                            ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                                                            ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES               ; Untyped                                                                            ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                                                            ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                                                            ;
; INPUT_ACLR_A0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B0                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B1                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B2                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                                                            ;
; INPUT_REGISTER_A0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B0                     ; UNREGISTERED      ; Untyped                                                                            ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A1                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A2                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                                                            ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                                                            ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                                                            ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                                                            ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                                                            ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                                                            ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                                                            ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                                                            ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                                                            ;
; MULTIPLIER_ACLR1                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR2                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                                                            ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                                                            ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                                                            ;
; NUMBER_OF_MULTIPLIERS                 ; 1                 ; Signed Integer                                                                     ;
; OUTPUT_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_REGISTER                       ; UNREGISTERED      ; Untyped                                                                            ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                                                            ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                                                            ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                                                            ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                                                            ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                                                            ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                                                            ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                                                            ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                                                            ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                                                            ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                                                            ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                                                            ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                                                            ;
; REPRESENTATION_B                      ; UNSIGNED          ; Untyped                                                                            ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                                                            ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                                                            ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                                                            ;
; WIDTH_MSB                             ; 17                ; Untyped                                                                            ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                                                            ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                                                            ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                                                            ;
; SHIFT_MODE                            ; NO                ; Untyped                                                                            ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                                                            ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_ACLR_A                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_ACLR_B                         ; ACLR3             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                                                            ;
; SIGNED_REGISTER_A                     ; UNREGISTERED      ; Untyped                                                                            ;
; SIGNED_REGISTER_B                     ; UNREGISTERED      ; Untyped                                                                            ;
; WIDTH_A                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_B                               ; 16                ; Signed Integer                                                                     ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                                                            ;
; WIDTH_RESULT                          ; 16                ; Signed Integer                                                                     ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                                                            ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                                                            ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                                                            ;
; CBXI_PARAMETER                        ; mult_add_ffr2     ; Untyped                                                                            ;
; DEVICE_FAMILY                         ; Cyclone III       ; Untyped                                                                            ;
; WIDTH_C                               ; 22                ; Untyped                                                                            ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                                                            ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                                                            ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                                                            ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                                                            ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                                                            ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                                                            ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                                                            ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                                                            ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                                                            ;
; COEF0_0                               ; 0                 ; Untyped                                                                            ;
; COEF0_1                               ; 0                 ; Untyped                                                                            ;
; COEF0_2                               ; 0                 ; Untyped                                                                            ;
; COEF0_3                               ; 0                 ; Untyped                                                                            ;
; COEF0_4                               ; 0                 ; Untyped                                                                            ;
; COEF0_5                               ; 0                 ; Untyped                                                                            ;
; COEF0_6                               ; 0                 ; Untyped                                                                            ;
; COEF0_7                               ; 0                 ; Untyped                                                                            ;
; COEF1_0                               ; 0                 ; Untyped                                                                            ;
; COEF1_1                               ; 0                 ; Untyped                                                                            ;
; COEF1_2                               ; 0                 ; Untyped                                                                            ;
; COEF1_3                               ; 0                 ; Untyped                                                                            ;
; COEF1_4                               ; 0                 ; Untyped                                                                            ;
; COEF1_5                               ; 0                 ; Untyped                                                                            ;
; COEF1_6                               ; 0                 ; Untyped                                                                            ;
; COEF1_7                               ; 0                 ; Untyped                                                                            ;
; COEF2_0                               ; 0                 ; Untyped                                                                            ;
; COEF2_1                               ; 0                 ; Untyped                                                                            ;
; COEF2_2                               ; 0                 ; Untyped                                                                            ;
; COEF2_3                               ; 0                 ; Untyped                                                                            ;
; COEF2_4                               ; 0                 ; Untyped                                                                            ;
; COEF2_5                               ; 0                 ; Untyped                                                                            ;
; COEF2_6                               ; 0                 ; Untyped                                                                            ;
; COEF2_7                               ; 0                 ; Untyped                                                                            ;
; COEF3_0                               ; 0                 ; Untyped                                                                            ;
; COEF3_1                               ; 0                 ; Untyped                                                                            ;
; COEF3_2                               ; 0                 ; Untyped                                                                            ;
; COEF3_3                               ; 0                 ; Untyped                                                                            ;
; COEF3_4                               ; 0                 ; Untyped                                                                            ;
; COEF3_5                               ; 0                 ; Untyped                                                                            ;
; COEF3_6                               ; 0                 ; Untyped                                                                            ;
; COEF3_7                               ; 0                 ; Untyped                                                                            ;
; WIDTH_COEF                            ; 18                ; Untyped                                                                            ;
+---------------------------------------+-------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value                             ; Type                                                                                                                                                                            ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; cpu_0_ociram_default_contents.mif ; String                                                                                                                                                                          ;
+----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                                                                                                                                                                  ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                                                                                                                                                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT                   ; Untyped                                                                                                                                                                               ;
; WIDTH_A                            ; 32                                ; Signed Integer                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                                 ; Signed Integer                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                               ; Signed Integer                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; WIDTH_B                            ; 32                                ; Signed Integer                                                                                                                                                                        ;
; WIDTHAD_B                          ; 8                                 ; Signed Integer                                                                                                                                                                        ;
; NUMWORDS_B                         ; 256                               ; Signed Integer                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                                 ; Signed Integer                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                          ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                                                                                                                                                               ;
; INIT_FILE                          ; cpu_0_ociram_default_contents.mif ; Untyped                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                                 ; Untyped                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone III                       ; Untyped                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_l872                   ; Untyped                                                                                                                                                                               ;
+------------------------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ;       ; String                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                                                                                                                ;
; WIDTH_A                            ; 36                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_A                         ; 128                  ; Signed Integer                                                                                                                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_B                            ; 36                   ; Signed Integer                                                                                                                                                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                                                                                                         ;
; NUMWORDS_B                         ; 128                  ; Signed Integer                                                                                                                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                ;
; INIT_FILE                          ;                      ; Untyped                                                                                                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                                                                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_n802      ; Untyped                                                                                                                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                            ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                  ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                  ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                  ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                  ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                          ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                  ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                  ;
; sld_sim_action          ;                        ; String                                                                                                                                                                          ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                  ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                          ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                          ;
+-------------------------+------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                   ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                         ;
; lpm_width               ; 8           ; Signed Integer                                                                                         ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                         ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                         ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                ;
; USE_EAB                 ; ON          ; Untyped                                                                                                ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                ;
; DEVICE_FAMILY           ; Cyclone III ; Untyped                                                                                                ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                ;
; CBXI_PARAMETER          ; scfifo_aq21 ; Untyped                                                                                                ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic ;
+-------------------------+----------------------------------+------------------------------------------------------------------------+
; Parameter Name          ; Value                            ; Type                                                                   ;
+-------------------------+----------------------------------+------------------------------------------------------------------------+
; INSTANCE_ID             ; 0                                ; Signed Integer                                                         ;
; SLD_NODE_INFO           ; 00001100000000000110111000000000 ; Unsigned Binary                                                        ;
; SLD_AUTO_INSTANCE_INDEX ; YES                              ; String                                                                 ;
; LOG2_TXFIFO_DEPTH       ; 6                                ; Signed Integer                                                         ;
; LOG2_RXFIFO_DEPTH       ; 6                                ; Signed Integer                                                         ;
; RESERVED                ; 0                                ; Signed Integer                                                         ;
; DATA_WIDTH              ; 8                                ; Signed Integer                                                         ;
; NODE_IR_WIDTH           ; 1                                ; Signed Integer                                                         ;
; SCAN_LENGTH             ; 11                               ; Signed Integer                                                         ;
+-------------------------+----------------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_0:the_nios2_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_1:the_nios2_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_10:the_nios2_clock_10|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_11:the_nios2_clock_11|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_12:the_nios2_clock_12|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_13:the_nios2_clock_13|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_14:the_nios2_clock_14|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_15:the_nios2_clock_15|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_16:the_nios2_clock_16|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_17:the_nios2_clock_17|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_18:the_nios2_clock_18|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_2:the_nios2_clock_2|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_3:the_nios2_clock_3|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_4:the_nios2_clock_4|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_5:the_nios2_clock_5|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_6:the_nios2_clock_6|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_7:the_nios2_clock_7|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_8:the_nios2_clock_8|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|nios2_clock_9:the_nios2_clock_9|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                  ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; onchip_mem.hex       ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_qmb1      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_mux0:inst4|LPM_MUX:LPM_MUX_component ;
+------------------------+-------------+------------------------------------------------+
; Parameter Name         ; Value       ; Type                                           ;
+------------------------+-------------+------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                 ;
; LPM_WIDTH              ; 1           ; Signed Integer                                 ;
; LPM_SIZE               ; 4           ; Signed Integer                                 ;
; LPM_WIDTHS             ; 2           ; Signed Integer                                 ;
; LPM_PIPELINE           ; 0           ; Signed Integer                                 ;
; CBXI_PARAMETER         ; mux_c6e     ; Untyped                                        ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                        ;
+------------------------+-------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst2|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------+
; Parameter Name                ; Value                     ; Type                   ;
+-------------------------------+---------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll0 ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                ;
; LOCK_HIGH                     ; 1                         ; Untyped                ;
; LOCK_LOW                      ; 1                         ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                ;
; SKIP_VCO                      ; OFF                       ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                ;
; BANDWIDTH                     ; 0                         ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 3                         ; Signed Integer         ;
; CLK2_MULTIPLY_BY              ; 6                         ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 3                         ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 9                         ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                ;
; CLK3_DIVIDE_BY                ; 5                         ; Signed Integer         ;
; CLK2_DIVIDE_BY                ; 5                         ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 2                         ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                         ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                ;
; VCO_MIN                       ; 0                         ; Untyped                ;
; VCO_MAX                       ; 0                         ; Untyped                ;
; VCO_CENTER                    ; 0                         ; Untyped                ;
; PFD_MIN                       ; 0                         ; Untyped                ;
; PFD_MAX                       ; 0                         ; Untyped                ;
; M_INITIAL                     ; 0                         ; Untyped                ;
; M                             ; 0                         ; Untyped                ;
; N                             ; 1                         ; Untyped                ;
; M2                            ; 1                         ; Untyped                ;
; N2                            ; 1                         ; Untyped                ;
; SS                            ; 1                         ; Untyped                ;
; C0_HIGH                       ; 0                         ; Untyped                ;
; C1_HIGH                       ; 0                         ; Untyped                ;
; C2_HIGH                       ; 0                         ; Untyped                ;
; C3_HIGH                       ; 0                         ; Untyped                ;
; C4_HIGH                       ; 0                         ; Untyped                ;
; C5_HIGH                       ; 0                         ; Untyped                ;
; C6_HIGH                       ; 0                         ; Untyped                ;
; C7_HIGH                       ; 0                         ; Untyped                ;
; C8_HIGH                       ; 0                         ; Untyped                ;
; C9_HIGH                       ; 0                         ; Untyped                ;
; C0_LOW                        ; 0                         ; Untyped                ;
; C1_LOW                        ; 0                         ; Untyped                ;
; C2_LOW                        ; 0                         ; Untyped                ;
; C3_LOW                        ; 0                         ; Untyped                ;
; C4_LOW                        ; 0                         ; Untyped                ;
; C5_LOW                        ; 0                         ; Untyped                ;
; C6_LOW                        ; 0                         ; Untyped                ;
; C7_LOW                        ; 0                         ; Untyped                ;
; C8_LOW                        ; 0                         ; Untyped                ;
; C9_LOW                        ; 0                         ; Untyped                ;
; C0_INITIAL                    ; 0                         ; Untyped                ;
; C1_INITIAL                    ; 0                         ; Untyped                ;
; C2_INITIAL                    ; 0                         ; Untyped                ;
; C3_INITIAL                    ; 0                         ; Untyped                ;
; C4_INITIAL                    ; 0                         ; Untyped                ;
; C5_INITIAL                    ; 0                         ; Untyped                ;
; C6_INITIAL                    ; 0                         ; Untyped                ;
; C7_INITIAL                    ; 0                         ; Untyped                ;
; C8_INITIAL                    ; 0                         ; Untyped                ;
; C9_INITIAL                    ; 0                         ; Untyped                ;
; C0_MODE                       ; BYPASS                    ; Untyped                ;
; C1_MODE                       ; BYPASS                    ; Untyped                ;
; C2_MODE                       ; BYPASS                    ; Untyped                ;
; C3_MODE                       ; BYPASS                    ; Untyped                ;
; C4_MODE                       ; BYPASS                    ; Untyped                ;
; C5_MODE                       ; BYPASS                    ; Untyped                ;
; C6_MODE                       ; BYPASS                    ; Untyped                ;
; C7_MODE                       ; BYPASS                    ; Untyped                ;
; C8_MODE                       ; BYPASS                    ; Untyped                ;
; C9_MODE                       ; BYPASS                    ; Untyped                ;
; C0_PH                         ; 0                         ; Untyped                ;
; C1_PH                         ; 0                         ; Untyped                ;
; C2_PH                         ; 0                         ; Untyped                ;
; C3_PH                         ; 0                         ; Untyped                ;
; C4_PH                         ; 0                         ; Untyped                ;
; C5_PH                         ; 0                         ; Untyped                ;
; C6_PH                         ; 0                         ; Untyped                ;
; C7_PH                         ; 0                         ; Untyped                ;
; C8_PH                         ; 0                         ; Untyped                ;
; C9_PH                         ; 0                         ; Untyped                ;
; L0_HIGH                       ; 1                         ; Untyped                ;
; L1_HIGH                       ; 1                         ; Untyped                ;
; G0_HIGH                       ; 1                         ; Untyped                ;
; G1_HIGH                       ; 1                         ; Untyped                ;
; G2_HIGH                       ; 1                         ; Untyped                ;
; G3_HIGH                       ; 1                         ; Untyped                ;
; E0_HIGH                       ; 1                         ; Untyped                ;
; E1_HIGH                       ; 1                         ; Untyped                ;
; E2_HIGH                       ; 1                         ; Untyped                ;
; E3_HIGH                       ; 1                         ; Untyped                ;
; L0_LOW                        ; 1                         ; Untyped                ;
; L1_LOW                        ; 1                         ; Untyped                ;
; G0_LOW                        ; 1                         ; Untyped                ;
; G1_LOW                        ; 1                         ; Untyped                ;
; G2_LOW                        ; 1                         ; Untyped                ;
; G3_LOW                        ; 1                         ; Untyped                ;
; E0_LOW                        ; 1                         ; Untyped                ;
; E1_LOW                        ; 1                         ; Untyped                ;
; E2_LOW                        ; 1                         ; Untyped                ;
; E3_LOW                        ; 1                         ; Untyped                ;
; L0_INITIAL                    ; 1                         ; Untyped                ;
; L1_INITIAL                    ; 1                         ; Untyped                ;
; G0_INITIAL                    ; 1                         ; Untyped                ;
; G1_INITIAL                    ; 1                         ; Untyped                ;
; G2_INITIAL                    ; 1                         ; Untyped                ;
; G3_INITIAL                    ; 1                         ; Untyped                ;
; E0_INITIAL                    ; 1                         ; Untyped                ;
; E1_INITIAL                    ; 1                         ; Untyped                ;
; E2_INITIAL                    ; 1                         ; Untyped                ;
; E3_INITIAL                    ; 1                         ; Untyped                ;
; L0_MODE                       ; BYPASS                    ; Untyped                ;
; L1_MODE                       ; BYPASS                    ; Untyped                ;
; G0_MODE                       ; BYPASS                    ; Untyped                ;
; G1_MODE                       ; BYPASS                    ; Untyped                ;
; G2_MODE                       ; BYPASS                    ; Untyped                ;
; G3_MODE                       ; BYPASS                    ; Untyped                ;
; E0_MODE                       ; BYPASS                    ; Untyped                ;
; E1_MODE                       ; BYPASS                    ; Untyped                ;
; E2_MODE                       ; BYPASS                    ; Untyped                ;
; E3_MODE                       ; BYPASS                    ; Untyped                ;
; L0_PH                         ; 0                         ; Untyped                ;
; L1_PH                         ; 0                         ; Untyped                ;
; G0_PH                         ; 0                         ; Untyped                ;
; G1_PH                         ; 0                         ; Untyped                ;
; G2_PH                         ; 0                         ; Untyped                ;
; G3_PH                         ; 0                         ; Untyped                ;
; E0_PH                         ; 0                         ; Untyped                ;
; E1_PH                         ; 0                         ; Untyped                ;
; E2_PH                         ; 0                         ; Untyped                ;
; E3_PH                         ; 0                         ; Untyped                ;
; M_PH                          ; 0                         ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III               ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                ;
; CBXI_PARAMETER                ; altpll0_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone III               ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE         ;
+-------------------------------+---------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Spi_Controller:spi_contrl_inst ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; fullbusres     ; 13    ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: USB_Sender:usb_send_inst ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; fullbusres     ; 20    ; Signed Integer                               ;
; senderres      ; 7     ; Signed Integer                               ;
; usefulres      ; 6     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pzdyqx:nabboc     ;
+----------------+----------------------------------+----------------+
; Parameter Name ; Value                            ; Type           ;
+----------------+----------------------------------+----------------+
; pzdyqx0        ; 10                               ; Untyped        ;
; pzdyqx9        ; 1                                ; Signed Integer ;
; SLD_NODE_INFO  ; 552448                           ; Signed Integer ;
; pzdyqx5        ; 1                                ; Untyped        ;
; pzdyqx6        ; 01101010111101110000000010100010 ; Untyped        ;
; pzdyqx1        ; 3600                             ; Untyped        ;
; pzdyqx3        ; 12                               ; Untyped        ;
; pzdyqx2        ; 0                                ; Untyped        ;
; pzdyqx4        ; 1                                ; Untyped        ;
+----------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_hub:auto_hub                                                                             ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name           ; Value                                                                                            ; Type            ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
; sld_hub_ip_version       ; 1                                                                                                ; Untyped         ;
; sld_hub_ip_minor_version ; 4                                                                                                ; Untyped         ;
; sld_common_ip_version    ; 0                                                                                                ; Untyped         ;
; device_family            ; Cyclone III                                                                                      ; Untyped         ;
; n_nodes                  ; 3                                                                                                ; Untyped         ;
; n_sel_bits               ; 2                                                                                                ; Untyped         ;
; n_node_ir_bits           ; 5                                                                                                ; Untyped         ;
; node_info                ; 000000000000100001101110000000000000110000000000011011100000000000011001000100000100011000000000 ; Unsigned Binary ;
; compilation_mode         ; 1                                                                                                ; Untyped         ;
; BROADCAST_FEATURE        ; 1                                                                                                ; Signed Integer  ;
; FORCE_IR_CAPTURE_FEATURE ; 1                                                                                                ; Signed Integer  ;
+--------------------------+--------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                          ;
+-------------------------------+---------------------------------------+
; Name                          ; Value                                 ;
+-------------------------------+---------------------------------------+
; Number of entity instances    ; 2                                     ;
; Entity Instance               ; altpll1:inst9|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
; Entity Instance               ; altpll0:inst2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                ;
;     -- PLL_TYPE               ; AUTO                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                     ;
+-------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 11                                                                                                                                                                                                                    ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 22                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 22                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                     ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                       ;
;     -- WIDTH_A                            ; 36                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 128                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 36                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 128                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                              ;
; Entity Instance                           ; nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram                                                                                                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                           ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                    ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                                                                         ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                             ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 2                                                                                                 ;
; Entity Instance                       ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                ;
;     -- WIDTH_RESULT                   ; 32                                                                                                ;
; Entity Instance                       ; nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                               ;
;     -- NUMBER_OF_MULTIPLIERS          ; 1                                                                                                 ;
;     -- port_signa                     ; PORT_UNUSED                                                                                       ;
;     -- port_signb                     ; PORT_UNUSED                                                                                       ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                                                          ;
;     -- REPRESENTATION_B               ; UNSIGNED                                                                                          ;
;     -- WIDTH_A                        ; 16                                                                                                ;
;     -- WIDTH_B                        ; 16                                                                                                ;
;     -- WIDTH_RESULT                   ; 16                                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                   ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                             ;
+----------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                 ;
; Entity Instance            ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
; Entity Instance            ; nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                      ;
;     -- lpm_width           ; 8                                                                                                 ;
;     -- LPM_NUMWORDS        ; 64                                                                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                               ;
;     -- USE_EAB             ; ON                                                                                                ;
+----------------------------+---------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                            ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                       ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                        ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                    ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                               ;
+---------+-------+----------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch" ;
+---------+-------+----------+--------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                        ;
+---------+-------+----------+--------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                   ;
+---------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sysid:the_sysid" ;
+-------+-------+----------+-----------------------------+
; Port  ; Type  ; Severity ; Details                     ;
+-------+-------+----------+-----------------------------+
; clock ; Input ; Info     ; Stuck at GND                ;
+-------+-------+----------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                     ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                ;
; empty      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
; full       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                         ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_9:the_nios2_clock_9"                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_9_in_arbitrator:the_nios2_clock_9_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_9_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_8:the_nios2_clock_8"                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_8_in_arbitrator:the_nios2_clock_8_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_8_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_7:the_nios2_clock_7" ;
+--------------------+-------+----------+--------------------------------+
; Port               ; Type  ; Severity ; Details                        ;
+--------------------+-------+----------+--------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                   ;
+--------------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_7_in_arbitrator:the_nios2_clock_7_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_7_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_6:the_nios2_clock_6" ;
+--------------------+-------+----------+--------------------------------+
; Port               ; Type  ; Severity ; Details                        ;
+--------------------+-------+----------+--------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                   ;
+--------------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_6_in_arbitrator:the_nios2_clock_6_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_6_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_5:the_nios2_clock_5"                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_5_in_arbitrator:the_nios2_clock_5_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_5_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_4:the_nios2_clock_4" ;
+--------------------+-------+----------+--------------------------------+
; Port               ; Type  ; Severity ; Details                        ;
+--------------------+-------+----------+--------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                   ;
+--------------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_4_in_arbitrator:the_nios2_clock_4_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_4_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_3:the_nios2_clock_3" ;
+--------------------+-------+----------+--------------------------------+
; Port               ; Type  ; Severity ; Details                        ;
+--------------------+-------+----------+--------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                   ;
+--------------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_3_in_arbitrator:the_nios2_clock_3_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_3_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_2:the_nios2_clock_2" ;
+--------------------+-------+----------+--------------------------------+
; Port               ; Type  ; Severity ; Details                        ;
+--------------------+-------+----------+--------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                   ;
+--------------------+-------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_2_in_arbitrator:the_nios2_clock_2_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_2_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_18:the_nios2_clock_18" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_18_in_arbitrator:the_nios2_clock_18_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_18_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_17:the_nios2_clock_17" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_17_in_arbitrator:the_nios2_clock_17_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_17_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_16:the_nios2_clock_16" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_16_in_arbitrator:the_nios2_clock_16_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_16_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_15:the_nios2_clock_15" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_15_in_arbitrator:the_nios2_clock_15_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_15_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_14:the_nios2_clock_14" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_14_in_arbitrator:the_nios2_clock_14_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_14_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_13:the_nios2_clock_13" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_13_in_arbitrator:the_nios2_clock_13_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_13_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_12:the_nios2_clock_12" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_12_in_arbitrator:the_nios2_clock_12_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_12_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_11:the_nios2_clock_11" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_11_in_arbitrator:the_nios2_clock_11_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_11_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_10:the_nios2_clock_10" ;
+--------------------+-------+----------+----------------------------------+
; Port               ; Type  ; Severity ; Details                          ;
+--------------------+-------+----------+----------------------------------+
; master_endofpacket ; Input ; Info     ; Stuck at GND                     ;
+--------------------+-------+----------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_10_in_arbitrator:the_nios2_clock_10_in"                                                       ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_10_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_1:the_nios2_clock_1"                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_1_in_arbitrator:the_nios2_clock_1_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_1_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_0:the_nios2_clock_0"                                                         ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; master_endofpacket   ; Input  ; Info     ; Stuck at GND                                                                        ;
; slave_writedata      ; Input  ; Info     ; Stuck at GND                                                                        ;
; master_nativeaddress ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|nios2_clock_0_in_arbitrator:the_nios2_clock_0_in"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; nios2_clock_0_in_endofpacket_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"                                                                ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                                ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_0_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_0_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2:inst|altpll_0:the_altpll_0|altpll_0_altpll_mpa2:sd1"                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; clk[4..2] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; inclk[1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:29     ;
; pzdyqx:nabboc  ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 153 11/29/2010 SJ Full Version
    Info: Processing started: Sat Oct 26 13:16:24 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off nios2 -c nios2
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 8 design units, including 4 entities, in source file altpll_0.vhd
    Info: Found design unit 1: altpll_0_dffpipe_l2c-RTL
    Info: Found design unit 2: altpll_0_stdsync_sv6-RTL
    Info: Found design unit 3: altpll_0_altpll_mpa2-RTL
    Info: Found design unit 4: altpll_0-RTL
    Info: Found entity 1: altpll_0_dffpipe_l2c
    Info: Found entity 2: altpll_0_stdsync_sv6
    Info: Found entity 3: altpll_0_altpll_mpa2
    Info: Found entity 4: altpll_0
Info: Found 1 design units, including 1 entities, in source file procled.bdf
    Info: Found entity 1: ProcLed
Info: Found 2 design units, including 1 entities, in source file altpll0.vhd
    Info: Found design unit 1: altpll0-SYN
    Info: Found entity 1: altpll0
Info: Found 2 design units, including 1 entities, in source file counter.vhd
    Info: Found design unit 1: addr_counter-rtl
    Info: Found entity 1: addr_counter
Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info: Found design unit 1: lpm_counter1-SYN
    Info: Found entity 1: lpm_counter1
Info: Found 2 design units, including 1 entities, in source file dac_controller.vhd
    Info: Found design unit 1: FibonachiDacTest-rtl
    Info: Found entity 1: FibonachiDacTest
Info: Found 2 design units, including 1 entities, in source file 32to64bus.vhd
    Info: Found design unit 1: busExpander-exp
    Info: Found entity 1: busExpander
Info: Found 2 design units, including 1 entities, in source file altpll1.vhd
    Info: Found design unit 1: altpll1-SYN
    Info: Found entity 1: altpll1
Info: Found 2 design units, including 1 entities, in source file daccodesgen.vhd
    Info: Found design unit 1: DacCodesGen-codeGen
    Info: Found entity 1: DacCodesGen
Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info: Found design unit 1: lpm_counter2-SYN
    Info: Found entity 1: lpm_counter2
Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 2 design units, including 1 entities, in source file usb_sender.vhd
    Info: Found design unit 1: USB_Sender-rtl
    Info: Found entity 1: USB_Sender
Info: Found 2 design units, including 1 entities, in source file spi_controller.vhd
    Info: Found design unit 1: Spi_Controller-spi_inst
    Info: Found entity 1: Spi_Controller
Info: Found 2 design units, including 1 entities, in source file switch_controller.vhd
    Info: Found design unit 1: Switch-switch_inst
    Info: Found entity 1: Switch
Info: Elaborating entity "ProcLed" for the top level hierarchy
Info: Elaborating entity "FibonachiDacTest" for hierarchy "FibonachiDacTest:inst11"
Warning (10542): VHDL Variable Declaration warning at Dac_controller.vhd(34): used initial value expression for variable "dacAdresses" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Dac_controller.vhd(37): used initial value expression for variable "reftime" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Dac_controller.vhd(39): used initial value expression for variable "twds" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Dac_controller.vhd(40): used initial value expression for variable "twcs" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Dac_controller.vhd(41): used initial value expression for variable "tls" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Dac_controller.vhd(42): used initial value expression for variable "tlwd" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at Dac_controller.vhd(46): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Dac_controller.vhd(47): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Dac_controller.vhd(48): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Dac_controller.vhd(49): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "altpll1" for hierarchy "altpll1:inst9"
Info: Elaborating entity "altpll" for hierarchy "altpll1:inst9|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll1:inst9|altpll:altpll_component"
Info: Instantiated megafunction "altpll1:inst9|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "50"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "7"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "10"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "1"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info: Found entity 1: altpll1_altpll
Info: Elaborating entity "altpll1_altpll" for hierarchy "altpll1:inst9|altpll:altpll_component|altpll1_altpll:auto_generated"
Info: Elaborating entity "busExpander" for hierarchy "busExpander:inst10"
Warning: Using design file nios2.vhd, which is not specified as a design file for the current project, but contains definitions for 134 design units and 67 entities in project
    Info: Found design unit 1: altpll_0_pll_slave_arbitrator-europa
    Info: Found design unit 2: cal_dac_code_pio_s1_arbitrator-europa
    Info: Found design unit 3: comparator_pio_s1_arbitrator-europa
    Info: Found design unit 4: cpu_0_jtag_debug_module_arbitrator-europa
    Info: Found design unit 5: jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module-europa
    Info: Found design unit 6: sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module-europa
    Info: Found design unit 7: cpu_0_data_master_arbitrator-europa
    Info: Found design unit 8: cpu_0_instruction_master_arbitrator-europa
    Info: Found design unit 9: gen_code_strobe_s1_arbitrator-europa
    Info: Found design unit 10: gen_code_value_pio_0_s1_arbitrator-europa
    Info: Found design unit 11: gen_code_value_pio_1_s1_arbitrator-europa
    Info: Found design unit 12: jtag_uart_0_avalon_jtag_slave_arbitrator-europa
    Info: Found design unit 13: latch_pio_s1_arbitrator-europa
    Info: Found design unit 14: led_pio_s1_arbitrator-europa
    Info: Found design unit 15: mode_select_s1_arbitrator-europa
    Info: Found design unit 16: nios2_clock_0_in_arbitrator-europa
    Info: Found design unit 17: nios2_clock_0_out_arbitrator-europa
    Info: Found design unit 18: nios2_clock_1_in_arbitrator-europa
    Info: Found design unit 19: nios2_clock_1_out_arbitrator-europa
    Info: Found design unit 20: nios2_clock_10_in_arbitrator-europa
    Info: Found design unit 21: nios2_clock_10_out_arbitrator-europa
    Info: Found design unit 22: nios2_clock_11_in_arbitrator-europa
    Info: Found design unit 23: nios2_clock_11_out_arbitrator-europa
    Info: Found design unit 24: nios2_clock_12_in_arbitrator-europa
    Info: Found design unit 25: nios2_clock_12_out_arbitrator-europa
    Info: Found design unit 26: nios2_clock_13_in_arbitrator-europa
    Info: Found design unit 27: nios2_clock_13_out_arbitrator-europa
    Info: Found design unit 28: nios2_clock_14_in_arbitrator-europa
    Info: Found design unit 29: nios2_clock_14_out_arbitrator-europa
    Info: Found design unit 30: nios2_clock_15_in_arbitrator-europa
    Info: Found design unit 31: nios2_clock_15_out_arbitrator-europa
    Info: Found design unit 32: nios2_clock_16_in_arbitrator-europa
    Info: Found design unit 33: nios2_clock_16_out_arbitrator-europa
    Info: Found design unit 34: nios2_clock_17_in_arbitrator-europa
    Info: Found design unit 35: nios2_clock_17_out_arbitrator-europa
    Info: Found design unit 36: nios2_clock_18_in_arbitrator-europa
    Info: Found design unit 37: nios2_clock_18_out_arbitrator-europa
    Info: Found design unit 38: nios2_clock_2_in_arbitrator-europa
    Info: Found design unit 39: nios2_clock_2_out_arbitrator-europa
    Info: Found design unit 40: nios2_clock_3_in_arbitrator-europa
    Info: Found design unit 41: nios2_clock_3_out_arbitrator-europa
    Info: Found design unit 42: nios2_clock_4_in_arbitrator-europa
    Info: Found design unit 43: nios2_clock_4_out_arbitrator-europa
    Info: Found design unit 44: nios2_clock_5_in_arbitrator-europa
    Info: Found design unit 45: nios2_clock_5_out_arbitrator-europa
    Info: Found design unit 46: nios2_clock_6_in_arbitrator-europa
    Info: Found design unit 47: nios2_clock_6_out_arbitrator-europa
    Info: Found design unit 48: nios2_clock_7_in_arbitrator-europa
    Info: Found design unit 49: nios2_clock_7_out_arbitrator-europa
    Info: Found design unit 50: nios2_clock_8_in_arbitrator-europa
    Info: Found design unit 51: nios2_clock_8_out_arbitrator-europa
    Info: Found design unit 52: nios2_clock_9_in_arbitrator-europa
    Info: Found design unit 53: nios2_clock_9_out_arbitrator-europa
    Info: Found design unit 54: onchip_mem_s1_arbitrator-europa
    Info: Found design unit 55: sample_and_hold_pio_s1_arbitrator-europa
    Info: Found design unit 56: rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module-europa
    Info: Found design unit 57: rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module-europa
    Info: Found design unit 58: sdram_0_s1_arbitrator-europa
    Info: Found design unit 59: switch_pio_s1_arbitrator-europa
    Info: Found design unit 60: sys_clk_timer_s1_arbitrator-europa
    Info: Found design unit 61: sysid_control_slave_arbitrator-europa
    Info: Found design unit 62: usb_code_pio_s1_arbitrator-europa
    Info: Found design unit 63: nios2_reset_clk_0_domain_synch_module-europa
    Info: Found design unit 64: nios2_reset_altpll_0_c0_domain_synch_module-europa
    Info: Found design unit 65: nios2_reset_processor_clk_domain_synch_module-europa
    Info: Found design unit 66: nios2_reset_altpll_0_c1_out_domain_synch_module-europa
    Info: Found design unit 67: nios2-europa
    Info: Found entity 1: altpll_0_pll_slave_arbitrator
    Info: Found entity 2: cal_dac_code_pio_s1_arbitrator
    Info: Found entity 3: comparator_pio_s1_arbitrator
    Info: Found entity 4: cpu_0_jtag_debug_module_arbitrator
    Info: Found entity 5: jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module
    Info: Found entity 6: sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module
    Info: Found entity 7: cpu_0_data_master_arbitrator
    Info: Found entity 8: cpu_0_instruction_master_arbitrator
    Info: Found entity 9: gen_code_strobe_s1_arbitrator
    Info: Found entity 10: gen_code_value_pio_0_s1_arbitrator
    Info: Found entity 11: gen_code_value_pio_1_s1_arbitrator
    Info: Found entity 12: jtag_uart_0_avalon_jtag_slave_arbitrator
    Info: Found entity 13: latch_pio_s1_arbitrator
    Info: Found entity 14: led_pio_s1_arbitrator
    Info: Found entity 15: mode_select_s1_arbitrator
    Info: Found entity 16: nios2_clock_0_in_arbitrator
    Info: Found entity 17: nios2_clock_0_out_arbitrator
    Info: Found entity 18: nios2_clock_1_in_arbitrator
    Info: Found entity 19: nios2_clock_1_out_arbitrator
    Info: Found entity 20: nios2_clock_10_in_arbitrator
    Info: Found entity 21: nios2_clock_10_out_arbitrator
    Info: Found entity 22: nios2_clock_11_in_arbitrator
    Info: Found entity 23: nios2_clock_11_out_arbitrator
    Info: Found entity 24: nios2_clock_12_in_arbitrator
    Info: Found entity 25: nios2_clock_12_out_arbitrator
    Info: Found entity 26: nios2_clock_13_in_arbitrator
    Info: Found entity 27: nios2_clock_13_out_arbitrator
    Info: Found entity 28: nios2_clock_14_in_arbitrator
    Info: Found entity 29: nios2_clock_14_out_arbitrator
    Info: Found entity 30: nios2_clock_15_in_arbitrator
    Info: Found entity 31: nios2_clock_15_out_arbitrator
    Info: Found entity 32: nios2_clock_16_in_arbitrator
    Info: Found entity 33: nios2_clock_16_out_arbitrator
    Info: Found entity 34: nios2_clock_17_in_arbitrator
    Info: Found entity 35: nios2_clock_17_out_arbitrator
    Info: Found entity 36: nios2_clock_18_in_arbitrator
    Info: Found entity 37: nios2_clock_18_out_arbitrator
    Info: Found entity 38: nios2_clock_2_in_arbitrator
    Info: Found entity 39: nios2_clock_2_out_arbitrator
    Info: Found entity 40: nios2_clock_3_in_arbitrator
    Info: Found entity 41: nios2_clock_3_out_arbitrator
    Info: Found entity 42: nios2_clock_4_in_arbitrator
    Info: Found entity 43: nios2_clock_4_out_arbitrator
    Info: Found entity 44: nios2_clock_5_in_arbitrator
    Info: Found entity 45: nios2_clock_5_out_arbitrator
    Info: Found entity 46: nios2_clock_6_in_arbitrator
    Info: Found entity 47: nios2_clock_6_out_arbitrator
    Info: Found entity 48: nios2_clock_7_in_arbitrator
    Info: Found entity 49: nios2_clock_7_out_arbitrator
    Info: Found entity 50: nios2_clock_8_in_arbitrator
    Info: Found entity 51: nios2_clock_8_out_arbitrator
    Info: Found entity 52: nios2_clock_9_in_arbitrator
    Info: Found entity 53: nios2_clock_9_out_arbitrator
    Info: Found entity 54: onchip_mem_s1_arbitrator
    Info: Found entity 55: sample_and_hold_pio_s1_arbitrator
    Info: Found entity 56: rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module
    Info: Found entity 57: rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module
    Info: Found entity 58: sdram_0_s1_arbitrator
    Info: Found entity 59: switch_pio_s1_arbitrator
    Info: Found entity 60: sys_clk_timer_s1_arbitrator
    Info: Found entity 61: sysid_control_slave_arbitrator
    Info: Found entity 62: usb_code_pio_s1_arbitrator
    Info: Found entity 63: nios2_reset_clk_0_domain_synch_module
    Info: Found entity 64: nios2_reset_altpll_0_c0_domain_synch_module
    Info: Found entity 65: nios2_reset_processor_clk_domain_synch_module
    Info: Found entity 66: nios2_reset_altpll_0_c1_out_domain_synch_module
    Info: Found entity 67: nios2
Info: Elaborating entity "nios2" for hierarchy "nios2:inst"
Info: Elaborating entity "altpll_0_pll_slave_arbitrator" for hierarchy "nios2:inst|altpll_0_pll_slave_arbitrator:the_altpll_0_pll_slave"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(52): used implicit default value for signal "nios2_clock_5_out_read_data_valid_altpll_0_pll_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "altpll_0" for hierarchy "nios2:inst|altpll_0:the_altpll_0"
Warning (10036): Verilog HDL or VHDL warning at altpll_0.vhd(309): object "wire_w_address_range2w" assigned a value but never read
Info: Elaborating entity "altpll_0_stdsync_sv6" for hierarchy "nios2:inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2"
Info: Elaborating entity "altpll_0_dffpipe_l2c" for hierarchy "nios2:inst|altpll_0:the_altpll_0|altpll_0_stdsync_sv6:stdsync2|altpll_0_dffpipe_l2c:dffpipe3"
Info: Elaborating entity "altpll_0_altpll_mpa2" for hierarchy "nios2:inst|altpll_0:the_altpll_0|altpll_0_altpll_mpa2:sd1"
Info: Elaborating entity "cal_dac_code_pio_s1_arbitrator" for hierarchy "nios2:inst|cal_dac_code_pio_s1_arbitrator:the_cal_dac_code_pio_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(288): used implicit default value for signal "nios2_clock_15_out_read_data_valid_cal_dac_code_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file cal_dac_code_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cal_dac_code_pio-europa
    Info: Found entity 1: cal_dac_code_pio
Info: Elaborating entity "cal_dac_code_pio" for hierarchy "nios2:inst|cal_dac_code_pio:the_cal_dac_code_pio"
Info: Elaborating entity "comparator_pio_s1_arbitrator" for hierarchy "nios2:inst|comparator_pio_s1_arbitrator:the_comparator_pio_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(517): used implicit default value for signal "nios2_clock_11_out_read_data_valid_comparator_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file comparator_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: comparator_pio-europa
    Info: Found entity 1: comparator_pio
Info: Elaborating entity "comparator_pio" for hierarchy "nios2:inst|comparator_pio:the_comparator_pio"
Info: Elaborating entity "cpu_0_jtag_debug_module_arbitrator" for hierarchy "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "cpu_0_data_master_arbitrator" for hierarchy "nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module" for hierarchy "nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master_module:jtag_uart_0_avalon_jtag_slave_irq_from_sa_clock_crossing_cpu_0_data_master"
Info: Elaborating entity "sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module" for hierarchy "nios2:inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master_module:sys_clk_timer_s1_irq_from_sa_clock_crossing_cpu_0_data_master"
Info: Elaborating entity "cpu_0_instruction_master_arbitrator" for hierarchy "nios2:inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Found 56 design units, including 28 entities, in source file cpu_0.vhd
    Info: Found design unit 1: cpu_0_ic_data_module-europa
    Info: Found design unit 2: cpu_0_ic_tag_module-europa
    Info: Found design unit 3: cpu_0_bht_module-europa
    Info: Found design unit 4: cpu_0_register_bank_a_module-europa
    Info: Found design unit 5: cpu_0_register_bank_b_module-europa
    Info: Found design unit 6: cpu_0_dc_tag_module-europa
    Info: Found design unit 7: cpu_0_dc_data_module-europa
    Info: Found design unit 8: cpu_0_dc_victim_module-europa
    Info: Found design unit 9: cpu_0_nios2_oci_debug-europa
    Info: Found design unit 10: cpu_0_ociram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 11: cpu_0_nios2_ocimem-europa
    Info: Found design unit 12: cpu_0_nios2_avalon_reg-europa
    Info: Found design unit 13: cpu_0_nios2_oci_break-europa
    Info: Found design unit 14: cpu_0_nios2_oci_xbrk-europa
    Info: Found design unit 15: cpu_0_nios2_oci_dbrk-europa
    Info: Found design unit 16: cpu_0_nios2_oci_itrace-europa
    Info: Found design unit 17: cpu_0_nios2_oci_td_mode-europa
    Info: Found design unit 18: cpu_0_nios2_oci_dtrace-europa
    Info: Found design unit 19: cpu_0_nios2_oci_compute_tm_count-europa
    Info: Found design unit 20: cpu_0_nios2_oci_fifowp_inc-europa
    Info: Found design unit 21: cpu_0_nios2_oci_fifocount_inc-europa
    Info: Found design unit 22: cpu_0_nios2_oci_fifo-europa
    Info: Found design unit 23: cpu_0_nios2_oci_pib-europa
    Info: Found design unit 24: cpu_0_traceram_lpm_dram_bdp_component_module-europa
    Info: Found design unit 25: cpu_0_nios2_oci_im-europa
    Info: Found design unit 26: cpu_0_nios2_performance_monitors-europa
    Info: Found design unit 27: cpu_0_nios2_oci-europa
    Info: Found design unit 28: cpu_0-europa
    Info: Found entity 1: cpu_0_ic_data_module
    Info: Found entity 2: cpu_0_ic_tag_module
    Info: Found entity 3: cpu_0_bht_module
    Info: Found entity 4: cpu_0_register_bank_a_module
    Info: Found entity 5: cpu_0_register_bank_b_module
    Info: Found entity 6: cpu_0_dc_tag_module
    Info: Found entity 7: cpu_0_dc_data_module
    Info: Found entity 8: cpu_0_dc_victim_module
    Info: Found entity 9: cpu_0_nios2_oci_debug
    Info: Found entity 10: cpu_0_ociram_lpm_dram_bdp_component_module
    Info: Found entity 11: cpu_0_nios2_ocimem
    Info: Found entity 12: cpu_0_nios2_avalon_reg
    Info: Found entity 13: cpu_0_nios2_oci_break
    Info: Found entity 14: cpu_0_nios2_oci_xbrk
    Info: Found entity 15: cpu_0_nios2_oci_dbrk
    Info: Found entity 16: cpu_0_nios2_oci_itrace
    Info: Found entity 17: cpu_0_nios2_oci_td_mode
    Info: Found entity 18: cpu_0_nios2_oci_dtrace
    Info: Found entity 19: cpu_0_nios2_oci_compute_tm_count
    Info: Found entity 20: cpu_0_nios2_oci_fifowp_inc
    Info: Found entity 21: cpu_0_nios2_oci_fifocount_inc
    Info: Found entity 22: cpu_0_nios2_oci_fifo
    Info: Found entity 23: cpu_0_nios2_oci_pib
    Info: Found entity 24: cpu_0_traceram_lpm_dram_bdp_component_module
    Info: Found entity 25: cpu_0_nios2_oci_im
    Info: Found entity 26: cpu_0_nios2_performance_monitors
    Info: Found entity 27: cpu_0_nios2_oci
    Info: Found entity 28: cpu_0
Info: Elaborating entity "cpu_0" for hierarchy "nios2:inst|cpu_0:the_cpu_0"
Warning: Using design file cpu_0_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_test_bench-europa
    Info: Found entity 1: cpu_0_test_bench
Info: Elaborating entity "cpu_0_test_bench" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench"
Info: Elaborating entity "cpu_0_ic_data_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_lcd1.tdf
    Info: Found entity 1: altsyncram_lcd1
Info: Elaborating entity "altsyncram_lcd1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_lcd1:auto_generated"
Info: Elaborating entity "cpu_0_ic_tag_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_k5g1.tdf
    Info: Found entity 1: altsyncram_k5g1
Info: Elaborating entity "altsyncram_k5g1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated"
Info: Elaborating entity "cpu_0_bht_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hsf1.tdf
    Info: Found entity 1: altsyncram_hsf1
Info: Elaborating entity "altsyncram_hsf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_hsf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_a_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_haf1.tdf
    Info: Found entity 1: altsyncram_haf1
Info: Elaborating entity "altsyncram_haf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_haf1:auto_generated"
Info: Elaborating entity "cpu_0_register_bank_b_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_iaf1.tdf
    Info: Found entity 1: altsyncram_iaf1
Info: Elaborating entity "altsyncram_iaf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_iaf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_tag_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bhf1.tdf
    Info: Found entity 1: altsyncram_bhf1
Info: Elaborating entity "altsyncram_bhf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_bhf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_data_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bcf1.tdf
    Info: Found entity 1: altsyncram_bcf1
Info: Elaborating entity "altsyncram_bcf1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_bcf1:auto_generated"
Info: Elaborating entity "cpu_0_dc_victim_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i2d1.tdf
    Info: Found entity 1: altsyncram_i2d1
Info: Elaborating entity "altsyncram_i2d1" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_i2d1:auto_generated"
Warning: Using design file cpu_0_mult_cell.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_mult_cell-europa
    Info: Found entity 1: cpu_0_mult_cell
Info: Elaborating entity "cpu_0_mult_cell" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "altmult_add" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_dfr2.tdf
    Info: Found entity 1: mult_add_dfr2
Info: Elaborating entity "mult_add_dfr2" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/ded_mult_br81.tdf
    Info: Found entity 1: ded_mult_br81
Info: Elaborating entity "ded_mult_br81" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1"
Info: Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info: Found entity 1: dffpipe_93c
Info: Elaborating entity "dffpipe_93c" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_dfr2:auto_generated|ded_mult_br81:ded_mult1|dffpipe_93c:pre_result"
Info: Elaborating entity "altmult_add" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2"
Info: Found 1 design units, including 1 entities, in source file db/mult_add_ffr2.tdf
    Info: Found entity 1: mult_add_ffr2
Info: Elaborating entity "mult_add_ffr2" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ffr2:auto_generated"
Info: Elaborating entity "cpu_0_nios2_oci" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci"
Info: Elaborating entity "cpu_0_nios2_oci_debug" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug"
Info: Elaborating entity "cpu_0_nios2_ocimem" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem"
Info: Elaborating entity "cpu_0_ociram_lpm_dram_bdp_component_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_l872.tdf
    Info: Found entity 1: altsyncram_l872
Info: Elaborating entity "altsyncram_l872" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_l872:auto_generated"
Info: Elaborating entity "cpu_0_nios2_avalon_reg" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg"
Info: Elaborating entity "cpu_0_nios2_oci_break" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break"
Info: Elaborating entity "cpu_0_nios2_oci_xbrk" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_xbrk:the_cpu_0_nios2_oci_xbrk"
Info: Elaborating entity "cpu_0_nios2_oci_dbrk" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dbrk:the_cpu_0_nios2_oci_dbrk"
Info: Elaborating entity "cpu_0_nios2_oci_itrace" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace"
Info: Elaborating entity "cpu_0_nios2_oci_dtrace" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace"
Info: Elaborating entity "cpu_0_nios2_oci_td_mode" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_dtrace:the_cpu_0_nios2_oci_dtrace|cpu_0_nios2_oci_td_mode:cpu_0_nios2_oci_trc_ctrl_td_mode"
Info: Elaborating entity "cpu_0_nios2_oci_fifo" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo"
Info: Elaborating entity "cpu_0_nios2_oci_compute_tm_count" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_compute_tm_count:cpu_0_nios2_oci_compute_tm_count_tm_count"
Info: Elaborating entity "cpu_0_nios2_oci_fifowp_inc" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifowp_inc:cpu_0_nios2_oci_fifowp_inc_fifowp"
Info: Elaborating entity "cpu_0_nios2_oci_fifocount_inc" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_nios2_oci_fifocount_inc:cpu_0_nios2_oci_fifocount_inc_fifocount"
Warning: Using design file cpu_0_oci_test_bench.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_oci_test_bench-europa
    Info: Found entity 1: cpu_0_oci_test_bench
Info: Elaborating entity "cpu_0_oci_test_bench" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_fifo:the_cpu_0_nios2_oci_fifo|cpu_0_oci_test_bench:the_cpu_0_oci_test_bench"
Warning: Entity "cpu_0_oci_test_bench" contains only dangling pins
Info: Elaborating entity "cpu_0_nios2_oci_pib" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_pib:the_cpu_0_nios2_oci_pib"
Info: Elaborating entity "cpu_0_nios2_oci_im" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im"
Info: Elaborating entity "cpu_0_traceram_lpm_dram_bdp_component_module" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_n802.tdf
    Info: Found entity 1: altsyncram_n802
Info: Elaborating entity "altsyncram_n802" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated"
Warning: Using design file cpu_0_jtag_debug_module_wrapper.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_wrapper-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_wrapper
Info: Elaborating entity "cpu_0_jtag_debug_module_wrapper" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper"
Warning (10296): VHDL warning at cpu_0_jtag_debug_module_wrapper.vhd(306): ignored assignment of value to null range
Warning: Using design file cpu_0_jtag_debug_module_tck.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_tck-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_tck
Info: Elaborating entity "cpu_0_jtag_debug_module_tck" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck"
Info: Elaborating entity "altera_std_synchronizer" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Warning: Using design file cpu_0_jtag_debug_module_sysclk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: cpu_0_jtag_debug_module_sysclk-europa
    Info: Found entity 1: cpu_0_jtag_debug_module_sysclk
Info: Elaborating entity "cpu_0_jtag_debug_module_sysclk" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk"
Info: Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy"
Info: Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info: Elaborating entity "gen_code_strobe_s1_arbitrator" for hierarchy "nios2:inst|gen_code_strobe_s1_arbitrator:the_gen_code_strobe_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(1997): used implicit default value for signal "nios2_clock_13_out_read_data_valid_gen_code_strobe_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file gen_code_strobe.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: gen_code_strobe-europa
    Info: Found entity 1: gen_code_strobe
Info: Elaborating entity "gen_code_strobe" for hierarchy "nios2:inst|gen_code_strobe:the_gen_code_strobe"
Info: Elaborating entity "gen_code_value_pio_0_s1_arbitrator" for hierarchy "nios2:inst|gen_code_value_pio_0_s1_arbitrator:the_gen_code_value_pio_0_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(2230): used implicit default value for signal "nios2_clock_6_out_read_data_valid_gen_code_value_pio_0_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file gen_code_value_pio_0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: gen_code_value_pio_0-europa
    Info: Found entity 1: gen_code_value_pio_0
Info: Elaborating entity "gen_code_value_pio_0" for hierarchy "nios2:inst|gen_code_value_pio_0:the_gen_code_value_pio_0"
Info: Elaborating entity "gen_code_value_pio_1_s1_arbitrator" for hierarchy "nios2:inst|gen_code_value_pio_1_s1_arbitrator:the_gen_code_value_pio_1_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(2463): used implicit default value for signal "nios2_clock_7_out_read_data_valid_gen_code_value_pio_1_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file gen_code_value_pio_1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: gen_code_value_pio_1-europa
    Info: Found entity 1: gen_code_value_pio_1
Info: Elaborating entity "gen_code_value_pio_1" for hierarchy "nios2:inst|gen_code_value_pio_1:the_gen_code_value_pio_1"
Info: Elaborating entity "jtag_uart_0_avalon_jtag_slave_arbitrator" for hierarchy "nios2:inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(2705): used implicit default value for signal "nios2_clock_2_out_read_data_valid_jtag_uart_0_avalon_jtag_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file jtag_uart_0.vhd, which is not specified as a design file for the current project, but contains definitions for 14 design units and 7 entities in project
    Info: Found design unit 1: jtag_uart_0_log_module-europa
    Info: Found design unit 2: jtag_uart_0_sim_scfifo_w-europa
    Info: Found design unit 3: jtag_uart_0_scfifo_w-europa
    Info: Found design unit 4: jtag_uart_0_drom_module-europa
    Info: Found design unit 5: jtag_uart_0_sim_scfifo_r-europa
    Info: Found design unit 6: jtag_uart_0_scfifo_r-europa
    Info: Found design unit 7: jtag_uart_0-europa
    Info: Found entity 1: jtag_uart_0_log_module
    Info: Found entity 2: jtag_uart_0_sim_scfifo_w
    Info: Found entity 3: jtag_uart_0_scfifo_w
    Info: Found entity 4: jtag_uart_0_drom_module
    Info: Found entity 5: jtag_uart_0_sim_scfifo_r
    Info: Found entity 6: jtag_uart_0_scfifo_r
    Info: Found entity 7: jtag_uart_0
Info: Elaborating entity "jtag_uart_0" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "jtag_uart_0_scfifo_w" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w"
Info: Elaborating entity "scfifo" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Elaborated megafunction instantiation "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo"
Info: Instantiated megafunction "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter:
    Info: Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info: Parameter "lpm_numwords" = "64"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "8"
    Info: Parameter "lpm_widthu" = "6"
    Info: Parameter "overflow_checking" = "OFF"
    Info: Parameter "underflow_checking" = "OFF"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_aq21.tdf
    Info: Found entity 1: scfifo_aq21
Info: Elaborating entity "scfifo_aq21" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h031.tdf
    Info: Found entity 1: a_dpfifo_h031
Info: Elaborating entity "a_dpfifo_h031" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info: Found entity 1: a_fefifo_7cf
Info: Elaborating entity "a_fefifo_7cf" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state"
Info: Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf
    Info: Found entity 1: cntr_4n7
Info: Elaborating entity "cntr_4n7" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|a_fefifo_7cf:fifo_state|cntr_4n7:count_usedw"
Info: Found 1 design units, including 1 entities, in source file db/dpram_ek21.tdf
    Info: Found entity 1: dpram_ek21
Info: Elaborating entity "dpram_ek21" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_i0m1.tdf
    Info: Found entity 1: altsyncram_i0m1
Info: Elaborating entity "altsyncram_i0m1" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|dpram_ek21:FIFOram|altsyncram_i0m1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cntr_omb.tdf
    Info: Found entity 1: cntr_omb
Info: Elaborating entity "cntr_omb" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_aq21:auto_generated|a_dpfifo_h031:dpfifo|cntr_omb:rd_ptr_count"
Info: Elaborating entity "jtag_uart_0_scfifo_r" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r"
Info: Elaborating entity "alt_jtag_atlantic" for hierarchy "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Elaborated megafunction instantiation "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic"
Info: Instantiated megafunction "nios2:inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic" with the following parameter:
    Info: Parameter "INSTANCE_ID" = "0"
    Info: Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info: Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info: Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info: Elaborating entity "latch_pio_s1_arbitrator" for hierarchy "nios2:inst|latch_pio_s1_arbitrator:the_latch_pio_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(2951): used implicit default value for signal "nios2_clock_18_out_read_data_valid_latch_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file latch_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: latch_pio-europa
    Info: Found entity 1: latch_pio
Info: Elaborating entity "latch_pio" for hierarchy "nios2:inst|latch_pio:the_latch_pio"
Info: Elaborating entity "led_pio_s1_arbitrator" for hierarchy "nios2:inst|led_pio_s1_arbitrator:the_led_pio_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(3184): used implicit default value for signal "nios2_clock_12_out_read_data_valid_led_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file led_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: led_pio-europa
    Info: Found entity 1: led_pio
Info: Elaborating entity "led_pio" for hierarchy "nios2:inst|led_pio:the_led_pio"
Info: Elaborating entity "mode_select_s1_arbitrator" for hierarchy "nios2:inst|mode_select_s1_arbitrator:the_mode_select_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(3420): used implicit default value for signal "nios2_clock_10_out_read_data_valid_mode_select_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file mode_select.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: mode_select-europa
    Info: Found entity 1: mode_select
Info: Elaborating entity "mode_select" for hierarchy "nios2:inst|mode_select:the_mode_select"
Info: Elaborating entity "nios2_clock_0_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_0_in_arbitrator:the_nios2_clock_0_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_0_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_0_out_arbitrator:the_nios2_clock_0_out"
Warning: Using design file nios2_clock_0.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_0_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_0_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_0_master_FSM-europa
    Info: Found design unit 4: nios2_clock_0_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_0-europa
    Info: Found entity 1: nios2_clock_0_edge_to_pulse
    Info: Found entity 2: nios2_clock_0_slave_FSM
    Info: Found entity 3: nios2_clock_0_master_FSM
    Info: Found entity 4: nios2_clock_0_bit_pipe
    Info: Found entity 5: nios2_clock_0
Info: Elaborating entity "nios2_clock_0" for hierarchy "nios2:inst|nios2_clock_0:the_nios2_clock_0"
Info: Elaborating entity "nios2_clock_0_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_0_slave_FSM" for hierarchy "nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_0_master_FSM" for hierarchy "nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_0_bit_pipe" for hierarchy "nios2:inst|nios2_clock_0:the_nios2_clock_0|nios2_clock_0_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_1_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_1_in_arbitrator:the_nios2_clock_1_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_1_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_1_out_arbitrator:the_nios2_clock_1_out"
Warning: Using design file nios2_clock_1.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_1_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_1_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_1_master_FSM-europa
    Info: Found design unit 4: nios2_clock_1_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_1-europa
    Info: Found entity 1: nios2_clock_1_edge_to_pulse
    Info: Found entity 2: nios2_clock_1_slave_FSM
    Info: Found entity 3: nios2_clock_1_master_FSM
    Info: Found entity 4: nios2_clock_1_bit_pipe
    Info: Found entity 5: nios2_clock_1
Info: Elaborating entity "nios2_clock_1" for hierarchy "nios2:inst|nios2_clock_1:the_nios2_clock_1"
Info: Elaborating entity "nios2_clock_1_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_1_slave_FSM" for hierarchy "nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_1_master_FSM" for hierarchy "nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_1_bit_pipe" for hierarchy "nios2:inst|nios2_clock_1:the_nios2_clock_1|nios2_clock_1_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_10_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_10_in_arbitrator:the_nios2_clock_10_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_10_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_10_out_arbitrator:the_nios2_clock_10_out"
Warning: Using design file nios2_clock_10.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_10_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_10_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_10_master_FSM-europa
    Info: Found design unit 4: nios2_clock_10_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_10-europa
    Info: Found entity 1: nios2_clock_10_edge_to_pulse
    Info: Found entity 2: nios2_clock_10_slave_FSM
    Info: Found entity 3: nios2_clock_10_master_FSM
    Info: Found entity 4: nios2_clock_10_bit_pipe
    Info: Found entity 5: nios2_clock_10
Info: Elaborating entity "nios2_clock_10" for hierarchy "nios2:inst|nios2_clock_10:the_nios2_clock_10"
Info: Elaborating entity "nios2_clock_10_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_10_slave_FSM" for hierarchy "nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_10_master_FSM" for hierarchy "nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_10_bit_pipe" for hierarchy "nios2:inst|nios2_clock_10:the_nios2_clock_10|nios2_clock_10_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_11_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_11_in_arbitrator:the_nios2_clock_11_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_11_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_11_out_arbitrator:the_nios2_clock_11_out"
Warning: Using design file nios2_clock_11.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_11_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_11_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_11_master_FSM-europa
    Info: Found design unit 4: nios2_clock_11_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_11-europa
    Info: Found entity 1: nios2_clock_11_edge_to_pulse
    Info: Found entity 2: nios2_clock_11_slave_FSM
    Info: Found entity 3: nios2_clock_11_master_FSM
    Info: Found entity 4: nios2_clock_11_bit_pipe
    Info: Found entity 5: nios2_clock_11
Info: Elaborating entity "nios2_clock_11" for hierarchy "nios2:inst|nios2_clock_11:the_nios2_clock_11"
Info: Elaborating entity "nios2_clock_11_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_11_slave_FSM" for hierarchy "nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_11_master_FSM" for hierarchy "nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_11_bit_pipe" for hierarchy "nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_12_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_12_in_arbitrator:the_nios2_clock_12_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_12_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_12_out_arbitrator:the_nios2_clock_12_out"
Warning: Using design file nios2_clock_12.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_12_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_12_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_12_master_FSM-europa
    Info: Found design unit 4: nios2_clock_12_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_12-europa
    Info: Found entity 1: nios2_clock_12_edge_to_pulse
    Info: Found entity 2: nios2_clock_12_slave_FSM
    Info: Found entity 3: nios2_clock_12_master_FSM
    Info: Found entity 4: nios2_clock_12_bit_pipe
    Info: Found entity 5: nios2_clock_12
Info: Elaborating entity "nios2_clock_12" for hierarchy "nios2:inst|nios2_clock_12:the_nios2_clock_12"
Info: Elaborating entity "nios2_clock_12_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_12_slave_FSM" for hierarchy "nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_12_master_FSM" for hierarchy "nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_12_bit_pipe" for hierarchy "nios2:inst|nios2_clock_12:the_nios2_clock_12|nios2_clock_12_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_13_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_13_in_arbitrator:the_nios2_clock_13_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_13_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_13_out_arbitrator:the_nios2_clock_13_out"
Warning: Using design file nios2_clock_13.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_13_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_13_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_13_master_FSM-europa
    Info: Found design unit 4: nios2_clock_13_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_13-europa
    Info: Found entity 1: nios2_clock_13_edge_to_pulse
    Info: Found entity 2: nios2_clock_13_slave_FSM
    Info: Found entity 3: nios2_clock_13_master_FSM
    Info: Found entity 4: nios2_clock_13_bit_pipe
    Info: Found entity 5: nios2_clock_13
Info: Elaborating entity "nios2_clock_13" for hierarchy "nios2:inst|nios2_clock_13:the_nios2_clock_13"
Info: Elaborating entity "nios2_clock_13_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_13_slave_FSM" for hierarchy "nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_13_master_FSM" for hierarchy "nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_13_bit_pipe" for hierarchy "nios2:inst|nios2_clock_13:the_nios2_clock_13|nios2_clock_13_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_14_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_14_in_arbitrator:the_nios2_clock_14_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_14_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_14_out_arbitrator:the_nios2_clock_14_out"
Warning: Using design file nios2_clock_14.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_14_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_14_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_14_master_FSM-europa
    Info: Found design unit 4: nios2_clock_14_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_14-europa
    Info: Found entity 1: nios2_clock_14_edge_to_pulse
    Info: Found entity 2: nios2_clock_14_slave_FSM
    Info: Found entity 3: nios2_clock_14_master_FSM
    Info: Found entity 4: nios2_clock_14_bit_pipe
    Info: Found entity 5: nios2_clock_14
Info: Elaborating entity "nios2_clock_14" for hierarchy "nios2:inst|nios2_clock_14:the_nios2_clock_14"
Info: Elaborating entity "nios2_clock_14_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_14_slave_FSM" for hierarchy "nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_14_master_FSM" for hierarchy "nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_14_bit_pipe" for hierarchy "nios2:inst|nios2_clock_14:the_nios2_clock_14|nios2_clock_14_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_15_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_15_in_arbitrator:the_nios2_clock_15_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_15_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_15_out_arbitrator:the_nios2_clock_15_out"
Warning: Using design file nios2_clock_15.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_15_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_15_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_15_master_FSM-europa
    Info: Found design unit 4: nios2_clock_15_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_15-europa
    Info: Found entity 1: nios2_clock_15_edge_to_pulse
    Info: Found entity 2: nios2_clock_15_slave_FSM
    Info: Found entity 3: nios2_clock_15_master_FSM
    Info: Found entity 4: nios2_clock_15_bit_pipe
    Info: Found entity 5: nios2_clock_15
Info: Elaborating entity "nios2_clock_15" for hierarchy "nios2:inst|nios2_clock_15:the_nios2_clock_15"
Info: Elaborating entity "nios2_clock_15_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_15_slave_FSM" for hierarchy "nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_15_master_FSM" for hierarchy "nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_15_bit_pipe" for hierarchy "nios2:inst|nios2_clock_15:the_nios2_clock_15|nios2_clock_15_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_16_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_16_in_arbitrator:the_nios2_clock_16_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_16_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_16_out_arbitrator:the_nios2_clock_16_out"
Warning: Using design file nios2_clock_16.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_16_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_16_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_16_master_FSM-europa
    Info: Found design unit 4: nios2_clock_16_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_16-europa
    Info: Found entity 1: nios2_clock_16_edge_to_pulse
    Info: Found entity 2: nios2_clock_16_slave_FSM
    Info: Found entity 3: nios2_clock_16_master_FSM
    Info: Found entity 4: nios2_clock_16_bit_pipe
    Info: Found entity 5: nios2_clock_16
Info: Elaborating entity "nios2_clock_16" for hierarchy "nios2:inst|nios2_clock_16:the_nios2_clock_16"
Info: Elaborating entity "nios2_clock_16_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_16_slave_FSM" for hierarchy "nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_16_master_FSM" for hierarchy "nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_16_bit_pipe" for hierarchy "nios2:inst|nios2_clock_16:the_nios2_clock_16|nios2_clock_16_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_17_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_17_in_arbitrator:the_nios2_clock_17_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_17_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_17_out_arbitrator:the_nios2_clock_17_out"
Warning: Using design file nios2_clock_17.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_17_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_17_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_17_master_FSM-europa
    Info: Found design unit 4: nios2_clock_17_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_17-europa
    Info: Found entity 1: nios2_clock_17_edge_to_pulse
    Info: Found entity 2: nios2_clock_17_slave_FSM
    Info: Found entity 3: nios2_clock_17_master_FSM
    Info: Found entity 4: nios2_clock_17_bit_pipe
    Info: Found entity 5: nios2_clock_17
Info: Elaborating entity "nios2_clock_17" for hierarchy "nios2:inst|nios2_clock_17:the_nios2_clock_17"
Info: Elaborating entity "nios2_clock_17_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_17_slave_FSM" for hierarchy "nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_17_master_FSM" for hierarchy "nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_17_bit_pipe" for hierarchy "nios2:inst|nios2_clock_17:the_nios2_clock_17|nios2_clock_17_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_18_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_18_in_arbitrator:the_nios2_clock_18_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_18_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_18_out_arbitrator:the_nios2_clock_18_out"
Warning: Using design file nios2_clock_18.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_18_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_18_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_18_master_FSM-europa
    Info: Found design unit 4: nios2_clock_18_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_18-europa
    Info: Found entity 1: nios2_clock_18_edge_to_pulse
    Info: Found entity 2: nios2_clock_18_slave_FSM
    Info: Found entity 3: nios2_clock_18_master_FSM
    Info: Found entity 4: nios2_clock_18_bit_pipe
    Info: Found entity 5: nios2_clock_18
Info: Elaborating entity "nios2_clock_18" for hierarchy "nios2:inst|nios2_clock_18:the_nios2_clock_18"
Info: Elaborating entity "nios2_clock_18_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_18_slave_FSM" for hierarchy "nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_18_master_FSM" for hierarchy "nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_18_bit_pipe" for hierarchy "nios2:inst|nios2_clock_18:the_nios2_clock_18|nios2_clock_18_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_2_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_2_in_arbitrator:the_nios2_clock_2_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_2_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_2_out_arbitrator:the_nios2_clock_2_out"
Warning: Using design file nios2_clock_2.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_2_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_2_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_2_master_FSM-europa
    Info: Found design unit 4: nios2_clock_2_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_2-europa
    Info: Found entity 1: nios2_clock_2_edge_to_pulse
    Info: Found entity 2: nios2_clock_2_slave_FSM
    Info: Found entity 3: nios2_clock_2_master_FSM
    Info: Found entity 4: nios2_clock_2_bit_pipe
    Info: Found entity 5: nios2_clock_2
Info: Elaborating entity "nios2_clock_2" for hierarchy "nios2:inst|nios2_clock_2:the_nios2_clock_2"
Info: Elaborating entity "nios2_clock_2_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_2_slave_FSM" for hierarchy "nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_2_master_FSM" for hierarchy "nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_2_bit_pipe" for hierarchy "nios2:inst|nios2_clock_2:the_nios2_clock_2|nios2_clock_2_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_3_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_3_in_arbitrator:the_nios2_clock_3_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_3_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_3_out_arbitrator:the_nios2_clock_3_out"
Warning: Using design file nios2_clock_3.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_3_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_3_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_3_master_FSM-europa
    Info: Found design unit 4: nios2_clock_3_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_3-europa
    Info: Found entity 1: nios2_clock_3_edge_to_pulse
    Info: Found entity 2: nios2_clock_3_slave_FSM
    Info: Found entity 3: nios2_clock_3_master_FSM
    Info: Found entity 4: nios2_clock_3_bit_pipe
    Info: Found entity 5: nios2_clock_3
Info: Elaborating entity "nios2_clock_3" for hierarchy "nios2:inst|nios2_clock_3:the_nios2_clock_3"
Info: Elaborating entity "nios2_clock_3_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_3_slave_FSM" for hierarchy "nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_3_master_FSM" for hierarchy "nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_3_bit_pipe" for hierarchy "nios2:inst|nios2_clock_3:the_nios2_clock_3|nios2_clock_3_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_4_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_4_in_arbitrator:the_nios2_clock_4_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_4_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_4_out_arbitrator:the_nios2_clock_4_out"
Warning: Using design file nios2_clock_4.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_4_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_4_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_4_master_FSM-europa
    Info: Found design unit 4: nios2_clock_4_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_4-europa
    Info: Found entity 1: nios2_clock_4_edge_to_pulse
    Info: Found entity 2: nios2_clock_4_slave_FSM
    Info: Found entity 3: nios2_clock_4_master_FSM
    Info: Found entity 4: nios2_clock_4_bit_pipe
    Info: Found entity 5: nios2_clock_4
Info: Elaborating entity "nios2_clock_4" for hierarchy "nios2:inst|nios2_clock_4:the_nios2_clock_4"
Info: Elaborating entity "nios2_clock_4_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_4_slave_FSM" for hierarchy "nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_4_master_FSM" for hierarchy "nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_4_bit_pipe" for hierarchy "nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_5_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_5_in_arbitrator:the_nios2_clock_5_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_5_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_5_out_arbitrator:the_nios2_clock_5_out"
Warning: Using design file nios2_clock_5.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_5_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_5_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_5_master_FSM-europa
    Info: Found design unit 4: nios2_clock_5_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_5-europa
    Info: Found entity 1: nios2_clock_5_edge_to_pulse
    Info: Found entity 2: nios2_clock_5_slave_FSM
    Info: Found entity 3: nios2_clock_5_master_FSM
    Info: Found entity 4: nios2_clock_5_bit_pipe
    Info: Found entity 5: nios2_clock_5
Info: Elaborating entity "nios2_clock_5" for hierarchy "nios2:inst|nios2_clock_5:the_nios2_clock_5"
Info: Elaborating entity "nios2_clock_5_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_5_slave_FSM" for hierarchy "nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_5_master_FSM" for hierarchy "nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_5_bit_pipe" for hierarchy "nios2:inst|nios2_clock_5:the_nios2_clock_5|nios2_clock_5_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_6_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_6_in_arbitrator:the_nios2_clock_6_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_6_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_6_out_arbitrator:the_nios2_clock_6_out"
Warning: Using design file nios2_clock_6.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_6_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_6_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_6_master_FSM-europa
    Info: Found design unit 4: nios2_clock_6_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_6-europa
    Info: Found entity 1: nios2_clock_6_edge_to_pulse
    Info: Found entity 2: nios2_clock_6_slave_FSM
    Info: Found entity 3: nios2_clock_6_master_FSM
    Info: Found entity 4: nios2_clock_6_bit_pipe
    Info: Found entity 5: nios2_clock_6
Info: Elaborating entity "nios2_clock_6" for hierarchy "nios2:inst|nios2_clock_6:the_nios2_clock_6"
Info: Elaborating entity "nios2_clock_6_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_6_slave_FSM" for hierarchy "nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_6_master_FSM" for hierarchy "nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_6_bit_pipe" for hierarchy "nios2:inst|nios2_clock_6:the_nios2_clock_6|nios2_clock_6_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_7_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_7_in_arbitrator:the_nios2_clock_7_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_7_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_7_out_arbitrator:the_nios2_clock_7_out"
Warning: Using design file nios2_clock_7.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_7_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_7_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_7_master_FSM-europa
    Info: Found design unit 4: nios2_clock_7_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_7-europa
    Info: Found entity 1: nios2_clock_7_edge_to_pulse
    Info: Found entity 2: nios2_clock_7_slave_FSM
    Info: Found entity 3: nios2_clock_7_master_FSM
    Info: Found entity 4: nios2_clock_7_bit_pipe
    Info: Found entity 5: nios2_clock_7
Info: Elaborating entity "nios2_clock_7" for hierarchy "nios2:inst|nios2_clock_7:the_nios2_clock_7"
Info: Elaborating entity "nios2_clock_7_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_7_slave_FSM" for hierarchy "nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_7_master_FSM" for hierarchy "nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_7_bit_pipe" for hierarchy "nios2:inst|nios2_clock_7:the_nios2_clock_7|nios2_clock_7_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_8_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_8_in_arbitrator:the_nios2_clock_8_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_8_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_8_out_arbitrator:the_nios2_clock_8_out"
Warning: Using design file nios2_clock_8.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_8_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_8_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_8_master_FSM-europa
    Info: Found design unit 4: nios2_clock_8_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_8-europa
    Info: Found entity 1: nios2_clock_8_edge_to_pulse
    Info: Found entity 2: nios2_clock_8_slave_FSM
    Info: Found entity 3: nios2_clock_8_master_FSM
    Info: Found entity 4: nios2_clock_8_bit_pipe
    Info: Found entity 5: nios2_clock_8
Info: Elaborating entity "nios2_clock_8" for hierarchy "nios2:inst|nios2_clock_8:the_nios2_clock_8"
Info: Elaborating entity "nios2_clock_8_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_8_slave_FSM" for hierarchy "nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_8_master_FSM" for hierarchy "nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_8_bit_pipe" for hierarchy "nios2:inst|nios2_clock_8:the_nios2_clock_8|nios2_clock_8_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "nios2_clock_9_in_arbitrator" for hierarchy "nios2:inst|nios2_clock_9_in_arbitrator:the_nios2_clock_9_in"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "nios2_clock_9_out_arbitrator" for hierarchy "nios2:inst|nios2_clock_9_out_arbitrator:the_nios2_clock_9_out"
Warning: Using design file nios2_clock_9.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project
    Info: Found design unit 1: nios2_clock_9_edge_to_pulse-europa
    Info: Found design unit 2: nios2_clock_9_slave_FSM-europa
    Info: Found design unit 3: nios2_clock_9_master_FSM-europa
    Info: Found design unit 4: nios2_clock_9_bit_pipe-europa
    Info: Found design unit 5: nios2_clock_9-europa
    Info: Found entity 1: nios2_clock_9_edge_to_pulse
    Info: Found entity 2: nios2_clock_9_slave_FSM
    Info: Found entity 3: nios2_clock_9_master_FSM
    Info: Found entity 4: nios2_clock_9_bit_pipe
    Info: Found entity 5: nios2_clock_9
Info: Elaborating entity "nios2_clock_9" for hierarchy "nios2:inst|nios2_clock_9:the_nios2_clock_9"
Info: Elaborating entity "nios2_clock_9_edge_to_pulse" for hierarchy "nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_edge_to_pulse:read_done_edge_to_pulse"
Info: Elaborating entity "nios2_clock_9_slave_FSM" for hierarchy "nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_slave_FSM:slave_FSM"
Info: Elaborating entity "nios2_clock_9_master_FSM" for hierarchy "nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_master_FSM:master_FSM"
Info: Elaborating entity "nios2_clock_9_bit_pipe" for hierarchy "nios2:inst|nios2_clock_9:the_nios2_clock_9|nios2_clock_9_bit_pipe:endofpacket_bit_pipe"
Info: Elaborating entity "onchip_mem_s1_arbitrator" for hierarchy "nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file onchip_mem.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: onchip_mem-europa
    Info: Found entity 1: onchip_mem
Info: Elaborating entity "onchip_mem" for hierarchy "nios2:inst|onchip_mem:the_onchip_mem"
Info: Elaborating entity "altsyncram" for hierarchy "nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Elaborated megafunction instantiation "nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram"
Info: Instantiated megafunction "nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram" with the following parameter:
    Info: Parameter "byte_size" = "8"
    Info: Parameter "init_file" = "onchip_mem.hex"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "maximum_depth" = "8192"
    Info: Parameter "numwords_a" = "8192"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "ram_block_type" = "AUTO"
    Info: Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "4"
    Info: Parameter "widthad_a" = "13"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qmb1.tdf
    Info: Found entity 1: altsyncram_qmb1
Info: Elaborating entity "altsyncram_qmb1" for hierarchy "nios2:inst|onchip_mem:the_onchip_mem|altsyncram:the_altsyncram|altsyncram_qmb1:auto_generated"
Warning: Width of data items in "onchip_mem.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 1024 warnings, reporting 10
    Warning: Data at line (2) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (3) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (4) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (5) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (6) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (7) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (8) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (9) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (10) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning: Data at line (11) of memory initialization file "onchip_mem.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Info: Elaborating entity "sample_and_hold_pio_s1_arbitrator" for hierarchy "nios2:inst|sample_and_hold_pio_s1_arbitrator:the_sample_and_hold_pio_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(13065): used implicit default value for signal "nios2_clock_17_out_read_data_valid_sample_and_hold_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file sample_and_hold_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sample_and_hold_pio-europa
    Info: Found entity 1: sample_and_hold_pio
Info: Elaborating entity "sample_and_hold_pio" for hierarchy "nios2:inst|sample_and_hold_pio:the_sample_and_hold_pio"
Info: Elaborating entity "sdram_0_s1_arbitrator" for hierarchy "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module" for hierarchy "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_8_out_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module" for hierarchy "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1_module:rdv_fifo_for_nios2_clock_9_out_to_sdram_0_s1"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Warning: Using design file sdram_0.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project
    Info: Found design unit 1: sdram_0_input_efifo_module-europa
    Info: Found design unit 2: sdram_0-europa
    Info: Found entity 1: sdram_0_input_efifo_module
    Info: Found entity 2: sdram_0
Info: Elaborating entity "sdram_0" for hierarchy "nios2:inst|sdram_0:the_sdram_0"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sdram_0_input_efifo_module" for hierarchy "nios2:inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "switch_pio_s1_arbitrator" for hierarchy "nios2:inst|switch_pio_s1_arbitrator:the_switch_pio_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(14458): used implicit default value for signal "nios2_clock_14_out_read_data_valid_switch_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file switch_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: switch_pio-europa
    Info: Found entity 1: switch_pio
Info: Elaborating entity "switch_pio" for hierarchy "nios2:inst|switch_pio:the_switch_pio"
Info: Elaborating entity "sys_clk_timer_s1_arbitrator" for hierarchy "nios2:inst|sys_clk_timer_s1_arbitrator:the_sys_clk_timer_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(14692): used implicit default value for signal "nios2_clock_3_out_read_data_valid_sys_clk_timer_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file sys_clk_timer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sys_clk_timer-europa
    Info: Found entity 1: sys_clk_timer
Info: Elaborating entity "sys_clk_timer" for hierarchy "nios2:inst|sys_clk_timer:the_sys_clk_timer"
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(350): used initial value expression for variable "arg_copy" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at altera_europa_support_lib.vhd(354): used initial value expression for variable "arg_length" because variable was never assigned a value
Info: Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "nios2:inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(14927): used implicit default value for signal "nios2_clock_4_out_read_data_valid_sysid_control_slave" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file sysid.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: sysid-europa
    Info: Found entity 1: sysid
Info: Elaborating entity "sysid" for hierarchy "nios2:inst|sysid:the_sysid"
Info: Elaborating entity "usb_code_pio_s1_arbitrator" for hierarchy "nios2:inst|usb_code_pio_s1_arbitrator:the_usb_code_pio_s1"
Warning (10541): VHDL Signal Declaration warning at nios2.vhd(15152): used implicit default value for signal "nios2_clock_16_out_read_data_valid_usb_code_pio_s1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning: Using design file usb_code_pio.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info: Found design unit 1: usb_code_pio-europa
    Info: Found entity 1: usb_code_pio
Info: Elaborating entity "usb_code_pio" for hierarchy "nios2:inst|usb_code_pio:the_usb_code_pio"
Info: Elaborating entity "nios2_reset_clk_0_domain_synch_module" for hierarchy "nios2:inst|nios2_reset_clk_0_domain_synch_module:nios2_reset_clk_0_domain_synch"
Info: Elaborating entity "nios2_reset_altpll_0_c0_domain_synch_module" for hierarchy "nios2:inst|nios2_reset_altpll_0_c0_domain_synch_module:nios2_reset_altpll_0_c0_domain_synch"
Info: Elaborating entity "nios2_reset_processor_clk_domain_synch_module" for hierarchy "nios2:inst|nios2_reset_processor_clk_domain_synch_module:nios2_reset_processor_clk_domain_synch"
Info: Elaborating entity "nios2_reset_altpll_0_c1_out_domain_synch_module" for hierarchy "nios2:inst|nios2_reset_altpll_0_c1_out_domain_synch_module:nios2_reset_altpll_0_c1_out_domain_synch"
Info: Elaborating entity "lpm_mux0" for hierarchy "lpm_mux0:inst4"
Info: Elaborating entity "LPM_MUX" for hierarchy "lpm_mux0:inst4|LPM_MUX:LPM_MUX_component"
Info: Elaborated megafunction instantiation "lpm_mux0:inst4|LPM_MUX:LPM_MUX_component"
Info: Instantiated megafunction "lpm_mux0:inst4|LPM_MUX:LPM_MUX_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "1"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_c6e.tdf
    Info: Found entity 1: mux_c6e
Info: Elaborating entity "mux_c6e" for hierarchy "lpm_mux0:inst4|LPM_MUX:LPM_MUX_component|mux_c6e:auto_generated"
Info: Elaborating entity "altpll0" for hierarchy "altpll0:inst2"
Info: Elaborating entity "altpll" for hierarchy "altpll0:inst2|altpll:altpll_component"
Info: Elaborated megafunction instantiation "altpll0:inst2|altpll:altpll_component"
Info: Instantiated megafunction "altpll0:inst2|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "5"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "9"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk1_divide_by" = "2"
    Info: Parameter "clk1_duty_cycle" = "50"
    Info: Parameter "clk1_multiply_by" = "3"
    Info: Parameter "clk1_phase_shift" = "0"
    Info: Parameter "clk2_divide_by" = "5"
    Info: Parameter "clk2_duty_cycle" = "50"
    Info: Parameter "clk2_multiply_by" = "6"
    Info: Parameter "clk2_phase_shift" = "0"
    Info: Parameter "clk3_divide_by" = "5"
    Info: Parameter "clk3_duty_cycle" = "50"
    Info: Parameter "clk3_multiply_by" = "3"
    Info: Parameter "clk3_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll0"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_UNUSED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_UNUSED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_USED"
    Info: Parameter "port_clk2" = "PORT_USED"
    Info: Parameter "port_clk3" = "PORT_USED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/altpll0_altpll.v
    Info: Found entity 1: altpll0_altpll
Info: Elaborating entity "altpll0_altpll" for hierarchy "altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated"
Info: Elaborating entity "Spi_Controller" for hierarchy "Spi_Controller:spi_contrl_inst"
Warning (10542): VHDL Variable Declaration warning at Spi_Controller.vhd(31): used initial value expression for variable "refres" because variable was never assigned a value
Info: Elaborating entity "USB_Sender" for hierarchy "USB_Sender:usb_send_inst"
Warning (10541): VHDL Signal Declaration warning at Usb_Sender.vhd(13): used implicit default value for signal "rd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Usb_Sender.vhd(16): used implicit default value for signal "rxf" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at Usb_Sender.vhd(18): used implicit default value for signal "pwren" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10542): VHDL Variable Declaration warning at Usb_Sender.vhd(34): used initial value expression for variable "reftime" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Usb_Sender.vhd(36): used initial value expression for variable "t7" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Usb_Sender.vhd(38): used initial value expression for variable "t11" because variable was never assigned a value
Warning (10542): VHDL Variable Declaration warning at Usb_Sender.vhd(40): used initial value expression for variable "t71112" because variable was never assigned a value
Warning (10492): VHDL Process Statement warning at Usb_Sender.vhd(44): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Usb_Sender.vhd(45): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at Usb_Sender.vhd(46): signal "data" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "Switch" for hierarchy "Switch:inst18"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|cpu_0_traceram_lpm_dram_bdp_component_module:cpu_0_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_n802:auto_generated|q_a[35]"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer lpm_mux0:inst4|lpm_mux:LPM_MUX_component|mux_c6e:auto_generated|result_node[0]~synth
Warning: OpenCore Plus Hardware Evaluation feature is turned on for the following cores
    Warning: "Nios II Processor (6AF7_00A2)" will use the OpenCore Plus Hardware Evaluation feature
Warning: Messages from megafunction that supports OpenCore Plus feature
    Warning: Messages from megafunction that supports OpenCore Plus feature Nios II Processor
        Warning: The reset input will be asserted when the evaluation time expires
Warning: Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed
Info: Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "nreset" is stuck at VCC
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "nclr" is stuck at VCC
    Warning (13410): Pin "npd" is stuck at VCC
    Warning (13410): Pin "sdo" is stuck at GND
    Warning (13410): Pin "nrben" is stuck at VCC
    Warning (13410): Pin "rd" is stuck at GND
    Warning (13410): Pin "rxf" is stuck at GND
    Warning (13410): Pin "pwren" is stuck at GND
    Warning (13410): Pin "rst" is stuck at VCC
Info: 73 registers lost all their fanouts during netlist optimizations. The first 73 are displayed below.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[17]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[18]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[19]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[20]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[21]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[22]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[23]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[24]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[25]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[26]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[27]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[28]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[29]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[30]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[31]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[32]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[33]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[34]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_itrace:the_cpu_0_nios2_oci_itrace|itm[35]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[16]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[15]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[14]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[13]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[12]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[11]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[10]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[9]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[8]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[7]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[6]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[5]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[4]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[3]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[2]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_im:the_cpu_0_nios2_oci_im|trc_jtag_addr[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|d1_reasons_to_wait" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_nios2_clock_9_out_granted_slave_sdram_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|last_cycle_nios2_clock_8_out_granted_slave_sdram_0_s1" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|sdram_0_s1_arbitrator:the_sdram_0_s1|sdram_0_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_arb_share_counter" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_nios2_clock_1_out_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|last_cycle_nios2_clock_0_out_granted_slave_onchip_mem_s1" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|nios2_clock_11:the_nios2_clock_11|nios2_clock_11_master_FSM:master_FSM|internal_master_write1" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|nios2_clock_4:the_nios2_clock_4|nios2_clock_4_master_FSM:master_FSM|internal_master_write1" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_share_counter[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_instruction_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|last_cycle_cpu_0_data_master_granted_slave_cpu_0_jtag_debug_module" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_reg_firsttransfer" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[1]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
    Info: Register "nios2:inst|onchip_mem_s1_arbitrator:the_onchip_mem_s1|onchip_mem_s1_saved_chosen_master_vector[0]" lost all its fanouts during netlist optimizations.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
    Info: Adding node "nios2:inst|altpll_0:the_altpll_0|altpll_0_altpll_mpa2:sd1|pll7"
    Info: Adding node "altpll1:inst9|altpll:altpll_component|altpll1_altpll:auto_generated|pll1"
    Info: Adding node "altpll0:inst2|altpll:altpll_component|altpll0_altpll:auto_generated|pll1"
Info: Implemented 7715 device resources after synthesis - the final resource count might be different
    Info: Implemented 12 input pins
    Info: Implemented 80 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 7319 logic cells
    Info: Implemented 280 RAM segments
    Info: Implemented 3 PLLs
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 214 warnings
    Info: Peak virtual memory: 374 megabytes
    Info: Processing ended: Sat Oct 26 13:18:39 2013
    Info: Elapsed time: 00:02:15
    Info: Total CPU time (on all processors): 00:01:56


