## This directory contains a list of Verilog files that can be used to test the program
- `4bit_ctr.v` contains a four bit counter
- `basic_always.v` contains combinatorial logic in an always block
- `basic_assign.v` contains a minimal combinatorial module
- `d_ff.v` contains a D Flip-Flop with an asynchronous active_low reset
- `eight_bit_full_adder.v` contains an eight bit full adder. uses `full_adder.v`
- `full_adder.v` contains a four bit full adder
- `sr_latch.v` contains a set-reset latch
