/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu Apr 27 15:08:21 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkScoreboard_h__
#define __mkScoreboard_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkScoreboard module */
class MOD_mkScoreboard : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Wire<tUInt8> INST_sb_0_port_0;
  MOD_Wire<tUInt8> INST_sb_0_port_1;
  MOD_Wire<tUInt8> INST_sb_0_port_2;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_0_register;
  MOD_Wire<tUInt8> INST_sb_10_port_0;
  MOD_Wire<tUInt8> INST_sb_10_port_1;
  MOD_Wire<tUInt8> INST_sb_10_port_2;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_10_register;
  MOD_Wire<tUInt8> INST_sb_11_port_0;
  MOD_Wire<tUInt8> INST_sb_11_port_1;
  MOD_Wire<tUInt8> INST_sb_11_port_2;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_11_register;
  MOD_Wire<tUInt8> INST_sb_12_port_0;
  MOD_Wire<tUInt8> INST_sb_12_port_1;
  MOD_Wire<tUInt8> INST_sb_12_port_2;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_12_register;
  MOD_Wire<tUInt8> INST_sb_13_port_0;
  MOD_Wire<tUInt8> INST_sb_13_port_1;
  MOD_Wire<tUInt8> INST_sb_13_port_2;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_13_register;
  MOD_Wire<tUInt8> INST_sb_14_port_0;
  MOD_Wire<tUInt8> INST_sb_14_port_1;
  MOD_Wire<tUInt8> INST_sb_14_port_2;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_14_register;
  MOD_Wire<tUInt8> INST_sb_15_port_0;
  MOD_Wire<tUInt8> INST_sb_15_port_1;
  MOD_Wire<tUInt8> INST_sb_15_port_2;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_15_register;
  MOD_Wire<tUInt8> INST_sb_16_port_0;
  MOD_Wire<tUInt8> INST_sb_16_port_1;
  MOD_Wire<tUInt8> INST_sb_16_port_2;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_16_register;
  MOD_Wire<tUInt8> INST_sb_17_port_0;
  MOD_Wire<tUInt8> INST_sb_17_port_1;
  MOD_Wire<tUInt8> INST_sb_17_port_2;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_17_register;
  MOD_Wire<tUInt8> INST_sb_18_port_0;
  MOD_Wire<tUInt8> INST_sb_18_port_1;
  MOD_Wire<tUInt8> INST_sb_18_port_2;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_18_register;
  MOD_Wire<tUInt8> INST_sb_19_port_0;
  MOD_Wire<tUInt8> INST_sb_19_port_1;
  MOD_Wire<tUInt8> INST_sb_19_port_2;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_19_register;
  MOD_Wire<tUInt8> INST_sb_1_port_0;
  MOD_Wire<tUInt8> INST_sb_1_port_1;
  MOD_Wire<tUInt8> INST_sb_1_port_2;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_1_register;
  MOD_Wire<tUInt8> INST_sb_20_port_0;
  MOD_Wire<tUInt8> INST_sb_20_port_1;
  MOD_Wire<tUInt8> INST_sb_20_port_2;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_20_register;
  MOD_Wire<tUInt8> INST_sb_21_port_0;
  MOD_Wire<tUInt8> INST_sb_21_port_1;
  MOD_Wire<tUInt8> INST_sb_21_port_2;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_21_register;
  MOD_Wire<tUInt8> INST_sb_22_port_0;
  MOD_Wire<tUInt8> INST_sb_22_port_1;
  MOD_Wire<tUInt8> INST_sb_22_port_2;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_22_register;
  MOD_Wire<tUInt8> INST_sb_23_port_0;
  MOD_Wire<tUInt8> INST_sb_23_port_1;
  MOD_Wire<tUInt8> INST_sb_23_port_2;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_23_register;
  MOD_Wire<tUInt8> INST_sb_24_port_0;
  MOD_Wire<tUInt8> INST_sb_24_port_1;
  MOD_Wire<tUInt8> INST_sb_24_port_2;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_24_register;
  MOD_Wire<tUInt8> INST_sb_25_port_0;
  MOD_Wire<tUInt8> INST_sb_25_port_1;
  MOD_Wire<tUInt8> INST_sb_25_port_2;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_25_register;
  MOD_Wire<tUInt8> INST_sb_26_port_0;
  MOD_Wire<tUInt8> INST_sb_26_port_1;
  MOD_Wire<tUInt8> INST_sb_26_port_2;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_26_register;
  MOD_Wire<tUInt8> INST_sb_27_port_0;
  MOD_Wire<tUInt8> INST_sb_27_port_1;
  MOD_Wire<tUInt8> INST_sb_27_port_2;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_27_register;
  MOD_Wire<tUInt8> INST_sb_28_port_0;
  MOD_Wire<tUInt8> INST_sb_28_port_1;
  MOD_Wire<tUInt8> INST_sb_28_port_2;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_28_register;
  MOD_Wire<tUInt8> INST_sb_29_port_0;
  MOD_Wire<tUInt8> INST_sb_29_port_1;
  MOD_Wire<tUInt8> INST_sb_29_port_2;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_29_register;
  MOD_Wire<tUInt8> INST_sb_2_port_0;
  MOD_Wire<tUInt8> INST_sb_2_port_1;
  MOD_Wire<tUInt8> INST_sb_2_port_2;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_2_register;
  MOD_Wire<tUInt8> INST_sb_30_port_0;
  MOD_Wire<tUInt8> INST_sb_30_port_1;
  MOD_Wire<tUInt8> INST_sb_30_port_2;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_30_register;
  MOD_Wire<tUInt8> INST_sb_31_port_0;
  MOD_Wire<tUInt8> INST_sb_31_port_1;
  MOD_Wire<tUInt8> INST_sb_31_port_2;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_31_register;
  MOD_Wire<tUInt8> INST_sb_3_port_0;
  MOD_Wire<tUInt8> INST_sb_3_port_1;
  MOD_Wire<tUInt8> INST_sb_3_port_2;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_3_register;
  MOD_Wire<tUInt8> INST_sb_4_port_0;
  MOD_Wire<tUInt8> INST_sb_4_port_1;
  MOD_Wire<tUInt8> INST_sb_4_port_2;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_4_register;
  MOD_Wire<tUInt8> INST_sb_5_port_0;
  MOD_Wire<tUInt8> INST_sb_5_port_1;
  MOD_Wire<tUInt8> INST_sb_5_port_2;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_5_register;
  MOD_Wire<tUInt8> INST_sb_6_port_0;
  MOD_Wire<tUInt8> INST_sb_6_port_1;
  MOD_Wire<tUInt8> INST_sb_6_port_2;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_6_register;
  MOD_Wire<tUInt8> INST_sb_7_port_0;
  MOD_Wire<tUInt8> INST_sb_7_port_1;
  MOD_Wire<tUInt8> INST_sb_7_port_2;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_7_register;
  MOD_Wire<tUInt8> INST_sb_8_port_0;
  MOD_Wire<tUInt8> INST_sb_8_port_1;
  MOD_Wire<tUInt8> INST_sb_8_port_2;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_8_register;
  MOD_Wire<tUInt8> INST_sb_9_port_0;
  MOD_Wire<tUInt8> INST_sb_9_port_1;
  MOD_Wire<tUInt8> INST_sb_9_port_2;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_9_register;
 
 /* Constructor */
 public:
  MOD_mkScoreboard(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
 
 /* Local definitions */
 private:
  tUInt8 DEF_sb_31_register__h23038;
  tUInt8 DEF_sb_30_register__h22348;
  tUInt8 DEF_sb_29_register__h21658;
  tUInt8 DEF_sb_28_register__h20968;
  tUInt8 DEF_sb_27_register__h20278;
  tUInt8 DEF_sb_26_register__h19588;
  tUInt8 DEF_sb_25_register__h18898;
  tUInt8 DEF_sb_24_register__h18208;
  tUInt8 DEF_sb_23_register__h17518;
  tUInt8 DEF_sb_22_register__h16828;
  tUInt8 DEF_sb_21_register__h16138;
  tUInt8 DEF_sb_20_register__h15448;
  tUInt8 DEF_sb_19_register__h14758;
  tUInt8 DEF_sb_18_register__h14068;
  tUInt8 DEF_sb_17_register__h13378;
  tUInt8 DEF_sb_16_register__h12688;
  tUInt8 DEF_sb_15_register__h11998;
  tUInt8 DEF_sb_14_register__h11308;
  tUInt8 DEF_sb_13_register__h10618;
  tUInt8 DEF_sb_12_register__h9928;
  tUInt8 DEF_sb_11_register__h9238;
  tUInt8 DEF_sb_10_register__h8548;
  tUInt8 DEF_sb_9_register__h7858;
  tUInt8 DEF_sb_8_register__h7168;
  tUInt8 DEF_sb_7_register__h6478;
  tUInt8 DEF_sb_6_register__h5788;
  tUInt8 DEF_sb_5_register__h5098;
  tUInt8 DEF_sb_4_register__h4408;
  tUInt8 DEF_sb_3_register__h3718;
  tUInt8 DEF_sb_2_register__h3028;
  tUInt8 DEF_sb_1_register__h2338;
  tUInt8 DEF_sb_0_register__h1648;
  tUInt8 DEF_IF_sb_0_readBeforeLaterWrites_0_read__22_AND_s_ETC___d675;
  tUInt8 DEF_IF_sb_1_readBeforeLaterWrites_0_read__25_AND_s_ETC___d678;
  tUInt8 DEF_IF_sb_2_readBeforeLaterWrites_0_read__28_AND_s_ETC___d681;
  tUInt8 DEF_IF_sb_3_readBeforeLaterWrites_0_read__31_AND_s_ETC___d684;
  tUInt8 DEF_IF_sb_4_readBeforeLaterWrites_0_read__34_AND_s_ETC___d687;
  tUInt8 DEF_IF_sb_5_readBeforeLaterWrites_0_read__37_AND_s_ETC___d690;
  tUInt8 DEF_IF_sb_6_readBeforeLaterWrites_0_read__40_AND_s_ETC___d693;
  tUInt8 DEF_IF_sb_7_readBeforeLaterWrites_0_read__43_AND_s_ETC___d696;
  tUInt8 DEF_IF_sb_8_readBeforeLaterWrites_0_read__46_AND_s_ETC___d699;
  tUInt8 DEF_IF_sb_9_readBeforeLaterWrites_0_read__49_AND_s_ETC___d702;
  tUInt8 DEF_IF_sb_10_readBeforeLaterWrites_0_read__52_AND__ETC___d705;
  tUInt8 DEF_IF_sb_11_readBeforeLaterWrites_0_read__55_AND__ETC___d708;
  tUInt8 DEF_IF_sb_12_readBeforeLaterWrites_0_read__58_AND__ETC___d711;
  tUInt8 DEF_IF_sb_13_readBeforeLaterWrites_0_read__61_AND__ETC___d714;
  tUInt8 DEF_IF_sb_14_readBeforeLaterWrites_0_read__64_AND__ETC___d717;
  tUInt8 DEF_IF_sb_15_readBeforeLaterWrites_0_read__67_AND__ETC___d720;
  tUInt8 DEF_IF_sb_16_readBeforeLaterWrites_0_read__70_AND__ETC___d723;
  tUInt8 DEF_IF_sb_17_readBeforeLaterWrites_0_read__73_AND__ETC___d726;
  tUInt8 DEF_IF_sb_18_readBeforeLaterWrites_0_read__76_AND__ETC___d729;
  tUInt8 DEF_IF_sb_19_readBeforeLaterWrites_0_read__79_AND__ETC___d732;
  tUInt8 DEF_IF_sb_20_readBeforeLaterWrites_0_read__82_AND__ETC___d735;
  tUInt8 DEF_IF_sb_21_readBeforeLaterWrites_0_read__85_AND__ETC___d738;
  tUInt8 DEF_IF_sb_22_readBeforeLaterWrites_0_read__88_AND__ETC___d741;
  tUInt8 DEF_IF_sb_23_readBeforeLaterWrites_0_read__91_AND__ETC___d744;
  tUInt8 DEF_IF_sb_24_readBeforeLaterWrites_0_read__94_AND__ETC___d747;
  tUInt8 DEF_IF_sb_25_readBeforeLaterWrites_0_read__97_AND__ETC___d750;
  tUInt8 DEF_IF_sb_26_readBeforeLaterWrites_0_read__00_AND__ETC___d753;
  tUInt8 DEF_IF_sb_27_readBeforeLaterWrites_0_read__03_AND__ETC___d756;
  tUInt8 DEF_IF_sb_28_readBeforeLaterWrites_0_read__06_AND__ETC___d759;
  tUInt8 DEF_IF_sb_29_readBeforeLaterWrites_0_read__09_AND__ETC___d762;
  tUInt8 DEF_IF_sb_30_readBeforeLaterWrites_0_read__12_AND__ETC___d765;
  tUInt8 DEF_IF_sb_31_readBeforeLaterWrites_0_read__15_AND__ETC___d768;
  tUInt8 DEF_IF_sb_31_port_1_whas__13_THEN_sb_31_port_1_wge_ETC___d319;
  tUInt8 DEF_IF_sb_31_port_0_whas__15_THEN_sb_31_port_0_wge_ETC___d318;
  tUInt8 DEF_IF_sb_30_port_1_whas__03_THEN_sb_30_port_1_wge_ETC___d309;
  tUInt8 DEF_IF_sb_30_port_0_whas__05_THEN_sb_30_port_0_wge_ETC___d308;
  tUInt8 DEF_IF_sb_29_port_1_whas__93_THEN_sb_29_port_1_wge_ETC___d299;
  tUInt8 DEF_IF_sb_29_port_0_whas__95_THEN_sb_29_port_0_wge_ETC___d298;
  tUInt8 DEF_IF_sb_28_port_1_whas__83_THEN_sb_28_port_1_wge_ETC___d289;
  tUInt8 DEF_IF_sb_28_port_0_whas__85_THEN_sb_28_port_0_wge_ETC___d288;
  tUInt8 DEF_IF_sb_27_port_1_whas__73_THEN_sb_27_port_1_wge_ETC___d279;
  tUInt8 DEF_IF_sb_27_port_0_whas__75_THEN_sb_27_port_0_wge_ETC___d278;
  tUInt8 DEF_IF_sb_26_port_1_whas__63_THEN_sb_26_port_1_wge_ETC___d269;
  tUInt8 DEF_IF_sb_26_port_0_whas__65_THEN_sb_26_port_0_wge_ETC___d268;
  tUInt8 DEF_IF_sb_25_port_1_whas__53_THEN_sb_25_port_1_wge_ETC___d259;
  tUInt8 DEF_IF_sb_25_port_0_whas__55_THEN_sb_25_port_0_wge_ETC___d258;
  tUInt8 DEF_IF_sb_24_port_1_whas__43_THEN_sb_24_port_1_wge_ETC___d249;
  tUInt8 DEF_IF_sb_24_port_0_whas__45_THEN_sb_24_port_0_wge_ETC___d248;
  tUInt8 DEF_IF_sb_23_port_1_whas__33_THEN_sb_23_port_1_wge_ETC___d239;
  tUInt8 DEF_IF_sb_23_port_0_whas__35_THEN_sb_23_port_0_wge_ETC___d238;
  tUInt8 DEF_IF_sb_22_port_1_whas__23_THEN_sb_22_port_1_wge_ETC___d229;
  tUInt8 DEF_IF_sb_22_port_0_whas__25_THEN_sb_22_port_0_wge_ETC___d228;
  tUInt8 DEF_IF_sb_21_port_1_whas__13_THEN_sb_21_port_1_wge_ETC___d219;
  tUInt8 DEF_IF_sb_21_port_0_whas__15_THEN_sb_21_port_0_wge_ETC___d218;
  tUInt8 DEF_IF_sb_20_port_1_whas__03_THEN_sb_20_port_1_wge_ETC___d209;
  tUInt8 DEF_IF_sb_20_port_0_whas__05_THEN_sb_20_port_0_wge_ETC___d208;
  tUInt8 DEF_IF_sb_19_port_1_whas__93_THEN_sb_19_port_1_wge_ETC___d199;
  tUInt8 DEF_IF_sb_19_port_0_whas__95_THEN_sb_19_port_0_wge_ETC___d198;
  tUInt8 DEF_IF_sb_18_port_1_whas__83_THEN_sb_18_port_1_wge_ETC___d189;
  tUInt8 DEF_IF_sb_18_port_0_whas__85_THEN_sb_18_port_0_wge_ETC___d188;
  tUInt8 DEF_IF_sb_17_port_1_whas__73_THEN_sb_17_port_1_wge_ETC___d179;
  tUInt8 DEF_IF_sb_17_port_0_whas__75_THEN_sb_17_port_0_wge_ETC___d178;
  tUInt8 DEF_IF_sb_16_port_1_whas__63_THEN_sb_16_port_1_wge_ETC___d169;
  tUInt8 DEF_IF_sb_16_port_0_whas__65_THEN_sb_16_port_0_wge_ETC___d168;
  tUInt8 DEF_IF_sb_15_port_1_whas__53_THEN_sb_15_port_1_wge_ETC___d159;
  tUInt8 DEF_IF_sb_15_port_0_whas__55_THEN_sb_15_port_0_wge_ETC___d158;
  tUInt8 DEF_IF_sb_14_port_1_whas__43_THEN_sb_14_port_1_wge_ETC___d149;
  tUInt8 DEF_IF_sb_14_port_0_whas__45_THEN_sb_14_port_0_wge_ETC___d148;
  tUInt8 DEF_IF_sb_13_port_1_whas__33_THEN_sb_13_port_1_wge_ETC___d139;
  tUInt8 DEF_IF_sb_13_port_0_whas__35_THEN_sb_13_port_0_wge_ETC___d138;
  tUInt8 DEF_IF_sb_12_port_1_whas__23_THEN_sb_12_port_1_wge_ETC___d129;
  tUInt8 DEF_IF_sb_12_port_0_whas__25_THEN_sb_12_port_0_wge_ETC___d128;
  tUInt8 DEF_IF_sb_11_port_1_whas__13_THEN_sb_11_port_1_wge_ETC___d119;
  tUInt8 DEF_IF_sb_11_port_0_whas__15_THEN_sb_11_port_0_wge_ETC___d118;
  tUInt8 DEF_IF_sb_10_port_1_whas__03_THEN_sb_10_port_1_wge_ETC___d109;
  tUInt8 DEF_IF_sb_10_port_0_whas__05_THEN_sb_10_port_0_wge_ETC___d108;
  tUInt8 DEF_IF_sb_9_port_1_whas__3_THEN_sb_9_port_1_wget___ETC___d99;
  tUInt8 DEF_IF_sb_9_port_0_whas__5_THEN_sb_9_port_0_wget___ETC___d98;
  tUInt8 DEF_IF_sb_8_port_1_whas__3_THEN_sb_8_port_1_wget___ETC___d89;
  tUInt8 DEF_IF_sb_8_port_0_whas__5_THEN_sb_8_port_0_wget___ETC___d88;
  tUInt8 DEF_IF_sb_7_port_1_whas__3_THEN_sb_7_port_1_wget___ETC___d79;
  tUInt8 DEF_IF_sb_7_port_0_whas__5_THEN_sb_7_port_0_wget___ETC___d78;
  tUInt8 DEF_IF_sb_6_port_1_whas__3_THEN_sb_6_port_1_wget___ETC___d69;
  tUInt8 DEF_IF_sb_6_port_0_whas__5_THEN_sb_6_port_0_wget___ETC___d68;
  tUInt8 DEF_IF_sb_5_port_1_whas__3_THEN_sb_5_port_1_wget___ETC___d59;
  tUInt8 DEF_IF_sb_5_port_0_whas__5_THEN_sb_5_port_0_wget___ETC___d58;
  tUInt8 DEF_IF_sb_4_port_1_whas__3_THEN_sb_4_port_1_wget___ETC___d49;
  tUInt8 DEF_IF_sb_4_port_0_whas__5_THEN_sb_4_port_0_wget___ETC___d48;
  tUInt8 DEF_IF_sb_3_port_1_whas__3_THEN_sb_3_port_1_wget___ETC___d39;
  tUInt8 DEF_IF_sb_3_port_0_whas__5_THEN_sb_3_port_0_wget___ETC___d38;
  tUInt8 DEF_IF_sb_2_port_1_whas__3_THEN_sb_2_port_1_wget___ETC___d29;
  tUInt8 DEF_IF_sb_2_port_0_whas__5_THEN_sb_2_port_0_wget___ETC___d28;
  tUInt8 DEF_IF_sb_1_port_1_whas__3_THEN_sb_1_port_1_wget___ETC___d19;
  tUInt8 DEF_IF_sb_1_port_0_whas__5_THEN_sb_1_port_0_wget___ETC___d18;
  tUInt8 DEF_IF_sb_0_port_1_whas_THEN_sb_0_port_1_wget_ELSE_ETC___d9;
  tUInt8 DEF_IF_sb_0_port_0_whas_THEN_sb_0_port_0_wget_ELSE_ETC___d8;
 
 /* Rules */
 public:
  void RL_sb_0_canonicalize();
  void RL_sb_1_canonicalize();
  void RL_sb_2_canonicalize();
  void RL_sb_3_canonicalize();
  void RL_sb_4_canonicalize();
  void RL_sb_5_canonicalize();
  void RL_sb_6_canonicalize();
  void RL_sb_7_canonicalize();
  void RL_sb_8_canonicalize();
  void RL_sb_9_canonicalize();
  void RL_sb_10_canonicalize();
  void RL_sb_11_canonicalize();
  void RL_sb_12_canonicalize();
  void RL_sb_13_canonicalize();
  void RL_sb_14_canonicalize();
  void RL_sb_15_canonicalize();
  void RL_sb_16_canonicalize();
  void RL_sb_17_canonicalize();
  void RL_sb_18_canonicalize();
  void RL_sb_19_canonicalize();
  void RL_sb_20_canonicalize();
  void RL_sb_21_canonicalize();
  void RL_sb_22_canonicalize();
  void RL_sb_23_canonicalize();
  void RL_sb_24_canonicalize();
  void RL_sb_25_canonicalize();
  void RL_sb_26_canonicalize();
  void RL_sb_27_canonicalize();
  void RL_sb_28_canonicalize();
  void RL_sb_29_canonicalize();
  void RL_sb_30_canonicalize();
  void RL_sb_31_canonicalize();
 
 /* Methods */
 public:
  void METH_insert(tUInt8 ARG_insert_rd_idx);
  tUInt8 METH_RDY_insert();
  void METH_remove1(tUInt8 ARG_remove1_rd_idx);
  tUInt8 METH_RDY_remove1();
  void METH_remove2(tUInt8 ARG_remove2_rd_idx);
  tUInt8 METH_RDY_remove2();
  tUInt8 METH_search1(tUInt8 ARG_search1_rs1_idx);
  tUInt8 METH_RDY_search1();
  tUInt8 METH_search2(tUInt8 ARG_search2_rs2_idx);
  tUInt8 METH_RDY_search2();
  tUInt8 METH_search3(tUInt8 ARG_search3_rd_idx);
  tUInt8 METH_RDY_search3();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkScoreboard &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkScoreboard &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkScoreboard &backing);
};

#endif /* ifndef __mkScoreboard_h__ */
