// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pqcrystals_dilithium_20_HH_
#define _pqcrystals_dilithium_20_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct pqcrystals_dilithium_20 : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<64> > a;
    sc_out< sc_lv<32> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    pqcrystals_dilithium_20(sc_module_name name);
    SC_HAS_PROCESS(pqcrystals_dilithium_20);

    ~pqcrystals_dilithium_20();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<32> > t_fu_24_p2;
    sc_signal< sc_lv<32> > t_reg_65;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<56> > trunc_ln19_fu_30_p1;
    sc_signal< sc_lv<56> > trunc_ln19_reg_70;
    sc_signal< sc_lv<56> > trunc_ln19_reg_70_pp0_iter1_reg;
    sc_signal< sc_lv<55> > mul_ln19_fu_37_p2;
    sc_signal< sc_lv<55> > mul_ln19_reg_75;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<32> > trunc_ln18_fu_20_p1;
    sc_signal< sc_lv<32> > mul_ln19_fu_37_p1;
    sc_signal< sc_lv<56> > sext_ln19_8_fu_43_p1;
    sc_signal< sc_lv<56> > add_ln19_fu_46_p2;
    sc_signal< sc_lv<24> > tmp_fu_51_p4;
    sc_signal< sc_lv<32> > t_9_fu_61_p1;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<64> > a_int_reg;
    sc_signal< sc_lv<32> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3802001;
    static const sc_lv<55> ap_const_lv55_7FFFFFFF801FFF;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_37;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln19_fu_46_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_return();
    void thread_mul_ln19_fu_37_p1();
    void thread_mul_ln19_fu_37_p2();
    void thread_sext_ln19_8_fu_43_p1();
    void thread_t_9_fu_61_p1();
    void thread_t_fu_24_p2();
    void thread_tmp_fu_51_p4();
    void thread_trunc_ln18_fu_20_p1();
    void thread_trunc_ln19_fu_30_p1();
};

}

using namespace ap_rtl;

#endif
