<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1839" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1839{left:96px;bottom:48px;letter-spacing:-0.15px;}
#t2_1839{left:483px;bottom:48px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#t3_1839{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_1839{left:601px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.71px;}
#t5_1839{left:101px;bottom:944px;letter-spacing:0.19px;}
#t6_1839{left:136px;bottom:944px;letter-spacing:0.2px;}
#t7_1839{left:385px;bottom:818px;letter-spacing:0.12px;word-spacing:0.07px;}
#t8_1839{left:385px;bottom:799px;letter-spacing:0.1px;word-spacing:-0.04px;}
#t9_1839{left:510px;bottom:808px;letter-spacing:0.13px;word-spacing:-0.04px;}
#ta_1839{left:588px;bottom:896px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tb_1839{left:588px;bottom:877px;letter-spacing:0.09px;word-spacing:0.07px;}
#tc_1839{left:588px;bottom:859px;letter-spacing:0.11px;word-spacing:-0.03px;}
#td_1839{left:157px;bottom:920px;letter-spacing:0.09px;}
#te_1839{left:157px;bottom:896px;letter-spacing:0.11px;}
#tf_1839{left:157px;bottom:853px;letter-spacing:0.15px;}
#tg_1839{left:716px;bottom:871px;letter-spacing:0.11px;word-spacing:0.07px;}
#th_1839{left:716px;bottom:853px;letter-spacing:0.12px;word-spacing:-0.03px;}
#ti_1839{left:716px;bottom:834px;letter-spacing:0.11px;word-spacing:-0.03px;}
#tj_1839{left:157px;bottom:810px;letter-spacing:0.14px;word-spacing:-0.03px;}
#tk_1839{left:716px;bottom:810px;letter-spacing:0.12px;word-spacing:0.07px;}
#tl_1839{left:157px;bottom:786px;letter-spacing:0.1px;}
#tm_1839{left:588px;bottom:786px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tn_1839{left:588px;bottom:767px;letter-spacing:0.09px;word-spacing:0.07px;}
#to_1839{left:588px;bottom:749px;letter-spacing:0.11px;word-spacing:-0.31px;}
#tp_1839{left:588px;bottom:727px;letter-spacing:0.11px;word-spacing:-0.01px;}
#tq_1839{left:588px;bottom:709px;letter-spacing:0.13px;word-spacing:-0.03px;}
#tr_1839{left:588px;bottom:691px;letter-spacing:0.12px;word-spacing:-0.4px;}
#ts_1839{left:588px;bottom:672px;letter-spacing:0.09px;word-spacing:0.02px;}
#tt_1839{left:716px;bottom:767px;letter-spacing:0.1px;}
#tu_1839{left:716px;bottom:749px;letter-spacing:0.11px;word-spacing:0.08px;}
#tv_1839{left:716px;bottom:731px;letter-spacing:0.11px;word-spacing:-0.34px;}
#tw_1839{left:716px;bottom:712px;letter-spacing:0.1px;word-spacing:-0.03px;}
#tx_1839{left:157px;bottom:717px;letter-spacing:0.1px;}
#ty_1839{left:101px;bottom:648px;letter-spacing:0.19px;}
#tz_1839{left:136px;bottom:648px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t10_1839{left:385px;bottom:614px;letter-spacing:0.12px;word-spacing:0.08px;}
#t11_1839{left:385px;bottom:596px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t12_1839{left:510px;bottom:636px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t13_1839{left:588px;bottom:645px;letter-spacing:0.11px;}
#t14_1839{left:588px;bottom:627px;letter-spacing:0.1px;word-spacing:0.02px;}
#t15_1839{left:157px;bottom:624px;letter-spacing:0.12px;}
#t16_1839{left:157px;bottom:581px;letter-spacing:0.11px;}
#t17_1839{left:487px;bottom:599px;letter-spacing:0.11px;word-spacing:-1.39px;}
#t18_1839{left:487px;bottom:581px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t19_1839{left:487px;bottom:562px;letter-spacing:0.09px;}
#t1a_1839{left:588px;bottom:581px;letter-spacing:0.12px;}
#t1b_1839{left:101px;bottom:538px;letter-spacing:0.18px;}
#t1c_1839{left:163px;bottom:538px;}
#t1d_1839{left:172px;bottom:538px;}
#t1e_1839{left:177px;bottom:538px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1f_1839{left:101px;bottom:520px;letter-spacing:0.12px;}
#t1g_1839{left:385px;bottom:514px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1h_1839{left:385px;bottom:495px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1i_1839{left:487px;bottom:523px;letter-spacing:0.12px;word-spacing:-1.77px;}
#t1j_1839{left:497px;bottom:504px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1k_1839{left:519px;bottom:486px;letter-spacing:0.09px;}
#t1l_1839{left:588px;bottom:532px;letter-spacing:0.11px;}
#t1m_1839{left:588px;bottom:514px;letter-spacing:0.1px;word-spacing:-0.35px;}
#t1n_1839{left:588px;bottom:495px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t1o_1839{left:588px;bottom:477px;letter-spacing:0.08px;word-spacing:0.14px;}
#t1p_1839{left:157px;bottom:495px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1q_1839{left:157px;bottom:471px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t1r_1839{left:101px;bottom:446px;letter-spacing:0.18px;}
#t1s_1839{left:163px;bottom:446px;}
#t1t_1839{left:172px;bottom:446px;}
#t1u_1839{left:177px;bottom:446px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1v_1839{left:101px;bottom:428px;letter-spacing:0.12px;}
#t1w_1839{left:385px;bottom:419px;letter-spacing:0.12px;word-spacing:0.07px;}
#t1x_1839{left:385px;bottom:401px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t1y_1839{left:487px;bottom:428px;letter-spacing:0.12px;word-spacing:-1.77px;}
#t1z_1839{left:497px;bottom:410px;letter-spacing:0.1px;word-spacing:0.02px;}
#t20_1839{left:519px;bottom:391px;letter-spacing:0.09px;}
#t21_1839{left:588px;bottom:446px;letter-spacing:0.12px;}
#t22_1839{left:588px;bottom:428px;letter-spacing:0.1px;word-spacing:-0.35px;}
#t23_1839{left:588px;bottom:410px;letter-spacing:0.12px;}
#t24_1839{left:588px;bottom:391px;letter-spacing:0.13px;word-spacing:-0.31px;}
#t25_1839{left:588px;bottom:373px;letter-spacing:0.06px;word-spacing:0.23px;}
#t26_1839{left:157px;bottom:404px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t27_1839{left:157px;bottom:376px;letter-spacing:0.14px;word-spacing:-0.02px;}
#t28_1839{left:96px;bottom:1038px;letter-spacing:-0.18px;word-spacing:1.21px;}
#t29_1839{left:161px;bottom:1038px;}
#t2a_1839{left:167px;bottom:1038px;letter-spacing:0.12px;}
#t2b_1839{left:201px;bottom:1038px;letter-spacing:0.16px;word-spacing:0.03px;}
#t2c_1839{left:183px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2d_1839{left:186px;bottom:978px;letter-spacing:0.14px;word-spacing:0.07px;}
#t2e_1839{left:284px;bottom:986px;}
#t2f_1839{left:405px;bottom:1000px;letter-spacing:-0.11px;word-spacing:0.21px;}
#t2g_1839{left:392px;bottom:978px;letter-spacing:0.14px;}
#t2h_1839{left:464px;bottom:986px;}
#t2i_1839{left:507px;bottom:1010px;letter-spacing:0.11px;}
#t2j_1839{left:501px;bottom:991px;letter-spacing:0.13px;}
#t2k_1839{left:514px;bottom:969px;letter-spacing:0.14px;}
#t2l_1839{left:545px;bottom:976px;}
#t2m_1839{left:612px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2n_1839{left:595px;bottom:978px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t2o_1839{left:693px;bottom:986px;}
#t2p_1839{left:739px;bottom:1000px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t2q_1839{left:723px;bottom:978px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t2r_1839{left:820px;bottom:986px;}
#t2s_1839{left:101px;bottom:350px;letter-spacing:-0.14px;}
#t2t_1839{left:123px;bottom:334px;letter-spacing:-0.14px;}
#t2u_1839{left:145px;bottom:334px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2v_1839{left:123px;bottom:317px;letter-spacing:-0.14px;}
#t2w_1839{left:145px;bottom:317px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t2x_1839{left:145px;bottom:303px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2y_1839{left:123px;bottom:286px;letter-spacing:-0.14px;}
#t2z_1839{left:145px;bottom:286px;letter-spacing:-0.12px;word-spacing:-0.16px;}
#t30_1839{left:145px;bottom:272px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t31_1839{left:123px;bottom:256px;letter-spacing:-0.14px;}
#t32_1839{left:145px;bottom:256px;letter-spacing:-0.11px;word-spacing:-0.77px;}
#t33_1839{left:830px;bottom:256px;}
#t34_1839{left:145px;bottom:242px;letter-spacing:-0.12px;word-spacing:0.45px;}
#t35_1839{left:830px;bottom:242px;}
#t36_1839{left:145px;bottom:228px;letter-spacing:-0.13px;word-spacing:0.99px;}
#t37_1839{left:145px;bottom:214px;letter-spacing:-0.09px;}
#t38_1839{left:123px;bottom:198px;letter-spacing:-0.14px;}
#t39_1839{left:145px;bottom:198px;letter-spacing:-0.12px;word-spacing:-0.15px;}
#t3a_1839{left:145px;bottom:184px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3b_1839{left:123px;bottom:167px;letter-spacing:-0.14px;}
#t3c_1839{left:145px;bottom:167px;letter-spacing:-0.12px;word-spacing:0.19px;}
#t3d_1839{left:145px;bottom:153px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t3e_1839{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1839{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s2_1839{font-size:15px;font-family:Arial-Bold_61q;color:#000;}
.s3_1839{font-size:15px;font-family:Arial_61s;color:#000;}
.s4_1839{font-size:15px;font-family:Arial-BoldItalic_623;color:#000;}
.s5_1839{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_1839{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s7_1839{font-size:12px;font-family:Arial-Bold_61q;color:#000;}
.s8_1839{font-size:14px;font-family:Arial-BoldItalic_623;color:#000;}
.s9_1839{font-size:14px;font-family:Arial-Italic_62c;color:#000;}
.sa_1839{font-size:14px;font-family:Arial-Italic_62g;color:#000;}
.sb_1839{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1839" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62g;
	src: url("fonts/Arial-Italic_62g.woff") format("woff");
}

@font-face {
	font-family: Arial_61s;
	src: url("fonts/Arial_61s.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1839Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1839" style="-webkit-user-select: none;"><object width="935" height="1210" data="1839/1839.svg" type="image/svg+xml" id="pdf1839" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1839" class="t s1_1839">572 </span><span id="t2_1839" class="t s1_1839">General-Purpose Instructions in 64-Bit Mode </span>
<span id="t3_1839" class="t s1_1839">AMD64 Technology </span><span id="t4_1839" class="t s1_1839">24594—Rev. 3.35—June 2023 </span>
<span id="t5_1839" class="t s2_1839">MOV</span><span id="t6_1839" class="t s3_1839">—Move </span>
<span id="t7_1839" class="t s3_1839">Promoted to </span>
<span id="t8_1839" class="t s3_1839">64 bits. </span>
<span id="t9_1839" class="t s3_1839">32 bits </span>
<span id="ta_1839" class="t s3_1839">Zero-extends 32- </span>
<span id="tb_1839" class="t s3_1839">bit register </span>
<span id="tc_1839" class="t s3_1839">results to 64 bits. </span>
<span id="td_1839" class="t s3_1839">89 </span>
<span id="te_1839" class="t s3_1839">8B </span>
<span id="tf_1839" class="t s3_1839">C7 </span>
<span id="tg_1839" class="t s3_1839">32-bit immediate </span>
<span id="th_1839" class="t s3_1839">is sign-extended </span>
<span id="ti_1839" class="t s3_1839">to 64 bits. </span>
<span id="tj_1839" class="t s3_1839">B8 through BF </span><span id="tk_1839" class="t s3_1839">64-bit immediate. </span>
<span id="tl_1839" class="t s3_1839">A1 (moffset) </span><span id="tm_1839" class="t s3_1839">Zero-extends 32- </span>
<span id="tn_1839" class="t s3_1839">bit register </span>
<span id="to_1839" class="t s3_1839">results to 64 bits. </span>
<span id="tp_1839" class="t s3_1839">Memory offsets </span>
<span id="tq_1839" class="t s3_1839">are address- </span>
<span id="tr_1839" class="t s3_1839">sized and default </span>
<span id="ts_1839" class="t s3_1839">to 64 bits. </span>
<span id="tt_1839" class="t s3_1839">Memory offsets </span>
<span id="tu_1839" class="t s3_1839">are address- </span>
<span id="tv_1839" class="t s3_1839">sized and default </span>
<span id="tw_1839" class="t s3_1839">to 64 bits. </span>
<span id="tx_1839" class="t s3_1839">A3 (moffset) </span>
<span id="ty_1839" class="t s2_1839">MOV</span><span id="tz_1839" class="t s3_1839">—Move to/from Segment Registers </span>
<span id="t10_1839" class="t s3_1839">Same as </span>
<span id="t11_1839" class="t s3_1839">legacy mode. </span>
<span id="t12_1839" class="t s3_1839">32 bits </span>
<span id="t13_1839" class="t s3_1839">Zero-extends 32-bit register results </span>
<span id="t14_1839" class="t s3_1839">to 64 bits. </span>
<span id="t15_1839" class="t s3_1839">8C </span>
<span id="t16_1839" class="t s3_1839">8E </span>
<span id="t17_1839" class="t s3_1839">Operand size </span>
<span id="t18_1839" class="t s3_1839">fixed at 16 </span>
<span id="t19_1839" class="t s3_1839">bits. </span>
<span id="t1a_1839" class="t s3_1839">No GPR register results. </span>
<span id="t1b_1839" class="t s2_1839">MOV(CR</span><span id="t1c_1839" class="t s4_1839">n</span><span id="t1d_1839" class="t s2_1839">)</span><span id="t1e_1839" class="t s3_1839">—Move to/from Control </span>
<span id="t1f_1839" class="t s3_1839">Registers </span>
<span id="t1g_1839" class="t s3_1839">Promoted to </span>
<span id="t1h_1839" class="t s3_1839">64 bits. </span>
<span id="t1i_1839" class="t s3_1839">Operand size </span>
<span id="t1j_1839" class="t s3_1839">fixed at 64 </span>
<span id="t1k_1839" class="t s3_1839">bits. </span>
<span id="t1l_1839" class="t s3_1839">The high 32 bits of control registers </span>
<span id="t1m_1839" class="t s3_1839">differ in their writability and reserved </span>
<span id="t1n_1839" class="t s3_1839">status. See “System Resources” in </span>
<span id="t1o_1839" class="t s3_1839">APM Volume 2 for details. </span>
<span id="t1p_1839" class="t s3_1839">0F 22 </span>
<span id="t1q_1839" class="t s3_1839">0F 20 </span>
<span id="t1r_1839" class="t s2_1839">MOV(DR</span><span id="t1s_1839" class="t s4_1839">n</span><span id="t1t_1839" class="t s2_1839">)</span><span id="t1u_1839" class="t s3_1839">—Move to/from Debug </span>
<span id="t1v_1839" class="t s3_1839">Registers </span>
<span id="t1w_1839" class="t s3_1839">Promoted to </span>
<span id="t1x_1839" class="t s3_1839">64 bits. </span>
<span id="t1y_1839" class="t s3_1839">Operand size </span>
<span id="t1z_1839" class="t s3_1839">fixed at 64 </span>
<span id="t20_1839" class="t s3_1839">bits. </span>
<span id="t21_1839" class="t s3_1839">The high 32 bits of debug registers </span>
<span id="t22_1839" class="t s3_1839">differ in their writability and reserved </span>
<span id="t23_1839" class="t s3_1839">status. See “Debug and </span>
<span id="t24_1839" class="t s3_1839">Performance Resources” in APM </span>
<span id="t25_1839" class="t s3_1839">Volume 2 for details. </span>
<span id="t26_1839" class="t s3_1839">0F 21 </span>
<span id="t27_1839" class="t s3_1839">0F 23 </span>
<span id="t28_1839" class="t s5_1839">Table B</span><span id="t29_1839" class="t s6_1839">-</span><span id="t2a_1839" class="t s5_1839">1. </span><span id="t2b_1839" class="t s5_1839">Operations and Operands in 64-Bit Mode (continued) </span>
<span id="t2c_1839" class="t s2_1839">Instruction and </span>
<span id="t2d_1839" class="t s2_1839">Opcode (hex) </span>
<span id="t2e_1839" class="t s7_1839">1 </span>
<span id="t2f_1839" class="t s2_1839">Type of </span>
<span id="t2g_1839" class="t s2_1839">Operation </span>
<span id="t2h_1839" class="t s7_1839">2 </span>
<span id="t2i_1839" class="t s2_1839">Default </span>
<span id="t2j_1839" class="t s2_1839">Operand </span>
<span id="t2k_1839" class="t s2_1839">Size </span>
<span id="t2l_1839" class="t s7_1839">3 </span>
<span id="t2m_1839" class="t s2_1839">For 32-Bit </span>
<span id="t2n_1839" class="t s2_1839">Operand Size </span>
<span id="t2o_1839" class="t s7_1839">4 </span>
<span id="t2p_1839" class="t s2_1839">For 64-Bit </span>
<span id="t2q_1839" class="t s2_1839">Operand Size </span>
<span id="t2r_1839" class="t s7_1839">4 </span>
<span id="t2s_1839" class="t s8_1839">Notes: </span>
<span id="t2t_1839" class="t s9_1839">1. </span><span id="t2u_1839" class="t s9_1839">See “General Rules for 64-Bit Mode” on page 559, for opcodes that do not appear in this table. </span>
<span id="t2v_1839" class="t s9_1839">2. </span><span id="t2w_1839" class="t s9_1839">The type of operation, excluding considerations of operand size or extension of results. See “General Rules for 64- </span>
<span id="t2x_1839" class="t s9_1839">Bit Mode” on page 559 for definitions of “Promoted to 64 bits” and related topics. </span>
<span id="t2y_1839" class="t s9_1839">3. </span><span id="t2z_1839" class="t s9_1839">If “Type of Operation” is 64 bits, a REX prefix is needed for 64-bit operand size, unless the instruction size defaults </span>
<span id="t30_1839" class="t s9_1839">to 64 bits. If the operand size is fixed, operand-size overrides are silently ignored. </span>
<span id="t31_1839" class="t s9_1839">4. </span><span id="t32_1839" class="t s9_1839">Special actions in 64-bit mode, in addition to legacy-mode actions. Zero or sign extensions apply only to result oper</span><span id="t33_1839" class="t sa_1839">- </span>
<span id="t34_1839" class="t s9_1839">ands, not source operands. Unless otherwise stated, 8-bit and 16-bit results leave the high 56 or 48 bits, respec</span><span id="t35_1839" class="t sa_1839">- </span>
<span id="t36_1839" class="t s9_1839">tively, of 64-bit destination registers unchanged. Immediates and branch displacements are sign-extended to 64 </span>
<span id="t37_1839" class="t s9_1839">bits. </span>
<span id="t38_1839" class="t s9_1839">5. </span><span id="t39_1839" class="t s9_1839">Any pointer registers (rDI, rSI) or count registers (rCX) are address-sized and default to 64 bits. For 32-bit address </span>
<span id="t3a_1839" class="t s9_1839">size, any pointer and count registers are zero-extended to 64 bits. </span>
<span id="t3b_1839" class="t s9_1839">6. </span><span id="t3c_1839" class="t s9_1839">The default operand size can be overridden to 16 bits with 66h prefix, but there is no 32-bit operand-size override </span>
<span id="t3d_1839" class="t s9_1839">in 64-bit mode. </span>
<span id="t3e_1839" class="t sb_1839">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
