// Seed: 860255665
module module_0 ();
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input supply0 id_2,
    output logic id_3,
    input wor id_4,
    input uwire id_5,
    input uwire id_6,
    input wand id_7
);
  assign id_3 = 1'b0;
  wire id_9;
  ;
  initial begin : LABEL_0
    id_0 <= (id_7 + id_5);
    if (1) begin : LABEL_1
      wait (1);
      id_3 <= id_5;
    end
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply0 id_0,
    input supply0 id_1
);
  logic id_3;
  module_0 modCall_1 ();
endmodule
