
                                 PrimeTime (R)

              Version P-2019.03-SP5-1 for linux64 - Dec 13, 2019 

                    Copyright (c) 1988 - 2019 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
# specify parameters
set DESIGN "CDC"
CDC
#Step 1 Read in the design data, which includes a gate-level netlist and associated logic libraries.
set search_path " ../02_SYN/Netlist 			./ 			~iclabta01/umc018/Synthesis/ 			/usr/synthesis/libraries/syn/ " 
 ../02_SYN/Netlist    ./    ~iclabta01/umc018/Synthesis/    /usr/synthesis/libraries/syn/ 
#set link_library { slow.db dw_foundation.sldb }
set link_path "* slow.db"
* slow.db
read_verilog Netlist/$DESIGN\_SYN.v
1
current_design $DESIGN
Information: current_design won't return any data before link (DES-071)
link_design -keep_sub_designs $DESIGN
Loading verilog file '/RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/02_SYN/Netlist/CDC_SYN.v'
Loading db file '/RAID2/COURSE/iclab/iclabta01/umc018/Synthesis/slow.db'
Warning: -keep_sub_design option of link_design will be made obsolete and removed from future releases of PrimeTime starting with the 2017.12 release. (PT-007)
Linking design CDC...
Information: 374 (79.57%) library cells are unused in library slow..... (LNK-045)
Information: total 374 library cells are unused (LNK-046)
Design 'CDC' was successfully linked.
Information: There are 2611 leaf cells, ports, hiers and 3018 nets in the design (LNK-047)
1
#create_clock -period $CLK_period CLK
read_sdc Netlist/$DESIGN\_SYN.sdc

Reading SDC version 2.1...
Warning: Setting input delay on clock port (clk1) relative to a clock (clk1) defined at the same port. Command is ignored. (UITE-489)
Warning: Setting input delay on clock port (clk2) relative to a clock (clk2) defined at the same port. Command is ignored. (UITE-489)
1
1
#Step 6 Specify case and mode analysis settings.
#Step 7 Back-annotate delay and parasitics.
read_sdf Netlist/$DESIGN\_SYN.sdf

****************************************
Report : read_sdf /RAID2/COURSE/iclab/iclab034/Lab07/EXERCISE/02_SYN/Netlist/CDC_SYN.sdf
	-load_delay cell
	-analysis_type on_chip_variation
	-min_type sdf_min
	-max_type sdf_max
Design : CDC
Version: P-2019.03-SP5-1
Date   : Mon Apr 17 02:40:28 2023
****************************************

        0 error(s)
        Number of annotated cell delay arcs :     23301
        Number of annotated net delay arcs  :      6482
        Number of annotated timing checks   :      1868
        Number of annotated constraints     :       934
        TEMPERATURE: 125.00 (min)  125.00 (max)
        VOLTAGE    : 1.62 (min)  1.62 (max)
        PROCESS    : slow (min)  slow (max)
1
# set_annotated_check 
foreach_in_collection x [get_cells afifo*/rq1_wptr_reg*] {
  set_annotated_check -0 -setup -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
  set_annotated_check -0 -hold  -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
}
foreach_in_collection x [get_cell afifo*/wq1_rptr_reg*] {
  set_annotated_check -0 -setup -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
  set_annotated_check -0 -hold  -from [get_object_name $x]/CK -to [get_object_name $x]/D -clock rise
}
write_sdf Netlist/$DESIGN\_SYN_pt.sdf
Warning: Zero transition time will be used at to pins of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-066)
Information: Building multi voltage information for entire design. (MV-022)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Zero transition time used at to pin of annotated arcs. Delays on not annotated delay arcs will be estimated using best available slew.  (PTE-054)
Information: Expanding clock 'clk2' to base period of 584.800 (old period was 13.600, added 84 edges). (PTE-016)
Information: Expanding clock 'clk1' to base period of 584.800 (old period was 8.600, added 134 edges). (PTE-016)
1
#Step 8 (Optional) Apply variation.
#Step 9 Specify power information
#Step 10 (Optional) Specify options and data for signal integrity analysis.
#Step 11 (Optional) Apply options for specific design techniques.
#Step 12 Check the design data and analysis setup.
check_timing
Information: Checking 'no_input_delay'.
Information: Checking 'no_driving_cell'.
Information: Checking 'unconstrained_endpoints'.
Information: Checking 'unexpandable_clocks'.
Information: Checking 'latch_fanout'.
Information: Checking 'no_clock'.
Information: Checking 'partial_input_delay'.
Information: Checking 'generic'.
Information: Checking 'loops'.
Information: Checking 'generated_clocks'.
Information: Checking 'pulse_clock_non_pulse_clock_merge'.
Information: Checking 'pll_configuration'.
check_timing succeeded.
1
#Step 13 Perform a full timing analysis and examine the results.
report_timing
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : CDC
Version: P-2019.03-SP5-1
Date   : Mon Apr 17 02:40:28 2023
****************************************


  Startpoint: weights_reg_2__0_
               (rising edge-triggered flip-flop clocked by clk1)
  Endpoint: info_0_reg_1__0__7_
               (rising edge-triggered flip-flop clocked by clk1)
  Path Group: clk1
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk1 (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  weights_reg_2__0_/CK (DFFRHQX2)                         0.00       0.00 r
  weights_reg_2__0_/Q (DFFRHQX2)                          0.36 *     0.36 r
  U1998/Y (INVX4)                                         0.24 *     0.60 f
  U1693/Y (NOR2X1)                                        0.17 *     0.77 r
  U1953/S (ADDHXL)                                        0.33 *     1.10 r
  U1296/S (ADDFX1)                                        0.62 *     1.72 f
  U937/S (ADDFX1)                                         0.58 *     2.30 f
  U1276/CO (ADDFX1)                                       0.34 *     2.64 f
  U2061/CO (ADDFXL)                                       1.26 *     3.91 f
  U1847/CO (ADDFHX1)                                      0.32 *     4.22 f
  U1126/CO (ADDFX1)                                       0.32 *     4.54 f
  U898/CO (ADDFX1)                                        0.34 *     4.88 f
  U1123/CO (ADDFX1)                                       0.34 *     5.22 f
  U1018/CO (ADDFXL)                                       0.44 *     5.65 f
  U1236/S (ADDHXL)                                        0.24 *     5.89 f
  U1228/Y (MXI2X1)                                        0.23 *     6.12 r
  U1454/Y (NAND3X2)                                       0.11 *     6.23 f
  U1097/Y (AND2X2)                                        0.21 *     6.44 f
  U1095/Y (NAND4X1)                                       0.16 *     6.61 r
  U1451/Y (NAND2X2)                                       0.11 *     6.71 f
  U1208/Y (NOR2X4)                                        0.16 *     6.87 r
  U1020/Y (NAND3X1)                                       0.20 *     7.07 f
  U2617/Y (NAND2X4)                                       0.14 *     7.20 r
  U1206/Y (INVX2)                                         0.08 *     7.29 f
  U1033/Y (NAND2X4)                                       0.12 *     7.40 r
  U1023/Y (OAI2BB1X2)                                     0.37 *     7.78 f
  U2167/Y (AOI222XL)                                      0.35 *     8.12 r
  U2166/Y (INVXL)                                         0.06 *     8.19 f
  info_0_reg_1__0__7_/D (DFFRHQX1)                        0.00 *     8.19 f
  data arrival time                                                  8.19

  clock clk1 (rise edge)                                  8.60       8.60
  clock network delay (ideal)                             0.00       8.60
  clock reconvergence pessimism                           0.00       8.60
  info_0_reg_1__0__7_/CK (DFFRHQX1)                                  8.60 r
  library setup time                                     -0.41 *     8.19
  data required time                                                 8.19
  ------------------------------------------------------------------------------
  data required time                                                 8.19
  data arrival time                                                 -8.19
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
#Step 14 (Optional) Perform ECO to fix timing violations and recover power.
#Step 15 Save the PrimeTime session.
#save_session
exit
Information: Defining new variable 'x'. (CMD-041)
Information: Defining new variable 'DESIGN'. (CMD-041)

Timing updates: 1 (1 implicit, 0 explicit) (0 incremental, 1 full, 0 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 1129.19 MB
CPU usage for this session: 3 seconds 
Elapsed time for this session: 4 seconds
Diagnostics summary: 4 warnings, 11 informationals

Thank you for using pt_shell!
