

================================================================
== Vivado HLS Report for 'qrf_top'
================================================================
* Date:           Sat Aug  1 17:19:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        hls_proj
* Solution:       solution5
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    42.963|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |  118|  946|  119|  947| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |                         |                      |  Latency  |  Interval | Pipeline|
        |         Instance        |        Module        | min | max | min | max |   Type  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+
        |qrf_top_Loop_1_proc3_U0  |qrf_top_Loop_1_proc3  |  118|  946|  118|  946|   none  |
        |qrf_top_Loop_qrf_out_U0  |qrf_top_Loop_qrf_out  |   53|   53|   53|   53|   none  |
        +-------------------------+----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     22|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     37|    6242|  15490|    -|
|Memory           |        8|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|     36|    -|
|Register         |        -|      -|       4|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|     37|    6246|  15548|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     16|       5|     29|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+------+-------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +-------------------------+----------------------+---------+-------+------+-------+-----+
    |qrf_top_Loop_1_proc3_U0  |qrf_top_Loop_1_proc3  |        0|     37|  6202|  15226|    0|
    |qrf_top_Loop_qrf_out_U0  |qrf_top_Loop_qrf_out  |        0|      0|    40|    264|    0|
    +-------------------------+----------------------+---------+-------+------+-------+-----+
    |Total                    |                      |        0|     37|  6242|  15490|    0|
    +-------------------------+----------------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |       Module      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Qi_M_real_U  |qrf_top_Qi_M_real  |        2|  0|   0|    0|    16|   32|     2|         1024|
    |Qi_M_imag_U  |qrf_top_Qi_M_real  |        2|  0|   0|    0|    16|   32|     2|         1024|
    |Ri_M_real_U  |qrf_top_Qi_M_real  |        2|  0|   0|    0|    16|   32|     2|         1024|
    |Ri_M_imag_U  |qrf_top_Qi_M_real  |        2|  0|   0|    0|    16|   32|     2|         1024|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                   |        8|  0|   0|    0|    64|  128|     8|         4096|
    +-------------+-------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_Qi_M_imag            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Qi_M_real            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Ri_M_imag            |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Ri_M_real            |    and   |      0|  0|   2|           1|           1|
    |ap_idle                              |    and   |      0|  0|   2|           1|           1|
    |qrf_top_Loop_1_proc3_U0_ap_continue  |    and   |      0|  0|   2|           1|           1|
    |qrf_top_Loop_qrf_out_U0_ap_start     |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Qi_M_imag      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Qi_M_real      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Ri_M_imag      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Ri_M_real      |    or    |      0|  0|   2|           1|           1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|  22|          11|          11|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Qi_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Qi_M_real  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Ri_M_imag  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Ri_M_real  |   9|          2|    1|          2|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  36|          8|    4|          8|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+---+----+-----+-----------+
    |                 Name                | FF| LUT| Bits| Const Bits|
    +-------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Qi_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Qi_M_real  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Ri_M_imag  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Ri_M_real  |  1|   0|    1|          0|
    +-------------------------------------+---+----+-----+-----------+
    |Total                                |  4|   0|    4|          0|
    +-------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    qrf_top   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    qrf_top   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    qrf_top   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    qrf_top   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    qrf_top   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    qrf_top   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    qrf_top   | return value |
|A_M_real_address0  | out |    4|  ap_memory |   A_M_real   |     array    |
|A_M_real_ce0       | out |    1|  ap_memory |   A_M_real   |     array    |
|A_M_real_d0        | out |   32|  ap_memory |   A_M_real   |     array    |
|A_M_real_q0        |  in |   32|  ap_memory |   A_M_real   |     array    |
|A_M_real_we0       | out |    1|  ap_memory |   A_M_real   |     array    |
|A_M_real_address1  | out |    4|  ap_memory |   A_M_real   |     array    |
|A_M_real_ce1       | out |    1|  ap_memory |   A_M_real   |     array    |
|A_M_real_d1        | out |   32|  ap_memory |   A_M_real   |     array    |
|A_M_real_q1        |  in |   32|  ap_memory |   A_M_real   |     array    |
|A_M_real_we1       | out |    1|  ap_memory |   A_M_real   |     array    |
|A_M_imag_address0  | out |    4|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_ce0       | out |    1|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_d0        | out |   32|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_q0        |  in |   32|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_we0       | out |    1|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_address1  | out |    4|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_ce1       | out |    1|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_d1        | out |   32|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_q1        |  in |   32|  ap_memory |   A_M_imag   |     array    |
|A_M_imag_we1       | out |    1|  ap_memory |   A_M_imag   |     array    |
|Q_M_real_address0  | out |    4|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_ce0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_d0        | out |   32|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_q0        |  in |   32|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_we0       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_address1  | out |    4|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_ce1       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_d1        | out |   32|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_q1        |  in |   32|  ap_memory |   Q_M_real   |     array    |
|Q_M_real_we1       | out |    1|  ap_memory |   Q_M_real   |     array    |
|Q_M_imag_address0  | out |    4|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_ce0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_d0        | out |   32|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_q0        |  in |   32|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_we0       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_address1  | out |    4|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_ce1       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_d1        | out |   32|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_q1        |  in |   32|  ap_memory |   Q_M_imag   |     array    |
|Q_M_imag_we1       | out |    1|  ap_memory |   Q_M_imag   |     array    |
|R_M_real_address0  | out |    4|  ap_memory |   R_M_real   |     array    |
|R_M_real_ce0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_d0        | out |   32|  ap_memory |   R_M_real   |     array    |
|R_M_real_q0        |  in |   32|  ap_memory |   R_M_real   |     array    |
|R_M_real_we0       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_address1  | out |    4|  ap_memory |   R_M_real   |     array    |
|R_M_real_ce1       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_real_d1        | out |   32|  ap_memory |   R_M_real   |     array    |
|R_M_real_q1        |  in |   32|  ap_memory |   R_M_real   |     array    |
|R_M_real_we1       | out |    1|  ap_memory |   R_M_real   |     array    |
|R_M_imag_address0  | out |    4|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_ce0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_d0        | out |   32|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_q0        |  in |   32|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_we0       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_address1  | out |    4|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_ce1       | out |    1|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_d1        | out |   32|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_q1        |  in |   32|  ap_memory |   R_M_imag   |     array    |
|R_M_imag_we1       | out |    1|  ap_memory |   R_M_imag   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 5 [1/1] (2.32ns)   --->   "%Qi_M_real = alloca [16 x float], align 4"   --->   Operation 5 'alloca' 'Qi_M_real' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 6 [1/1] (2.32ns)   --->   "%Qi_M_imag = alloca [16 x float], align 4"   --->   Operation 6 'alloca' 'Qi_M_imag' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 7 [1/1] (2.32ns)   --->   "%Ri_M_real = alloca [16 x float], align 4"   --->   Operation 7 'alloca' 'Ri_M_real' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (2.32ns)   --->   "%Ri_M_imag = alloca [16 x float], align 4"   --->   Operation 8 'alloca' 'Ri_M_imag' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @qrf_top_Loop_1_proc3([16 x float]* %Qi_M_real, [16 x float]* %Qi_M_imag, [16 x float]* %Ri_M_real, [16 x float]* %Ri_M_imag, [16 x float]* %A_M_real, [16 x float]* %A_M_imag)"   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 10 [1/2] (0.00ns)   --->   "call fastcc void @qrf_top_Loop_1_proc3([16 x float]* %Qi_M_real, [16 x float]* %Qi_M_imag, [16 x float]* %Ri_M_real, [16 x float]* %Ri_M_imag, [16 x float]* %A_M_real, [16 x float]* %A_M_imag)"   --->   Operation 10 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 11 [2/2] (0.00ns)   --->   "call fastcc void @qrf_top_Loop_qrf_out([16 x float]* %R_M_real, [16 x float]* %Ri_M_real, [16 x float]* %R_M_imag, [16 x float]* %Ri_M_imag, [16 x float]* %Qi_M_real, [16 x float]* %Qi_M_imag, [16 x float]* %Q_M_real, [16 x float]* %Q_M_imag)"   --->   Operation 11 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str) nounwind" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:449->C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:714]   --->   Operation 12 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "call fastcc void @qrf_top_Loop_qrf_out([16 x float]* %R_M_real, [16 x float]* %Ri_M_real, [16 x float]* %R_M_imag, [16 x float]* %Ri_M_imag, [16 x float]* %Qi_M_real, [16 x float]* %Qi_M_imag, [16 x float]* %Q_M_real, [16 x float]* %Q_M_imag)"   --->   Operation 13 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "ret void" [C:/Xilinx/Vivado/2019.1/common/technology/autopilothls/linear_algebra/hls_qrf.h:723]   --->   Operation 14 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ A_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ Q_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ Q_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ R_M_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Qi_M_real                  (alloca              ) [ 00111]
Qi_M_imag                  (alloca              ) [ 00111]
Ri_M_real                  (alloca              ) [ 00111]
Ri_M_imag                  (alloca              ) [ 00111]
call_ln0                   (call                ) [ 00000]
specdataflowpipeline_ln449 (specdataflowpipeline) [ 00000]
call_ln0                   (call                ) [ 00000]
ret_ln723                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_M_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_M_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_M_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Q_M_real">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Q_M_imag">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Q_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="R_M_real">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_real"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="R_M_imag">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_M_imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_top_Loop_1_proc3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="qrf_top_Loop_qrf_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="Qi_M_real_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Qi_M_real/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="Qi_M_imag_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Qi_M_imag/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="Ri_M_real_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ri_M_real/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="Ri_M_imag_alloca_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Ri_M_imag/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="grp_qrf_top_Loop_1_proc3_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="0" index="3" bw="32" slack="0"/>
<pin id="47" dir="0" index="4" bw="32" slack="0"/>
<pin id="48" dir="0" index="5" bw="32" slack="0"/>
<pin id="49" dir="0" index="6" bw="32" slack="0"/>
<pin id="50" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_qrf_top_Loop_qrf_out_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="62" dir="0" index="3" bw="32" slack="0"/>
<pin id="63" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="64" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="7" bw="32" slack="0"/>
<pin id="67" dir="0" index="8" bw="32" slack="0"/>
<pin id="68" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="12" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="12" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="12" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="12" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="52"><net_src comp="26" pin="1"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="30" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="54"><net_src comp="34" pin="1"/><net_sink comp="42" pin=3"/></net>

<net id="55"><net_src comp="38" pin="1"/><net_sink comp="42" pin=4"/></net>

<net id="56"><net_src comp="0" pin="0"/><net_sink comp="42" pin=5"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="42" pin=6"/></net>

<net id="69"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="58" pin=3"/></net>

<net id="72"><net_src comp="4" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="58" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Q_M_real | {3 4 }
	Port: Q_M_imag | {3 4 }
	Port: R_M_real | {3 4 }
	Port: R_M_imag | {3 4 }
 - Input state : 
	Port: qrf_top : A_M_real | {1 2 }
	Port: qrf_top : A_M_imag | {1 2 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_qrf_top_Loop_1_proc3_fu_42 |    37   |  102.09 |   6246  |  14166  |
|          | grp_qrf_top_Loop_qrf_out_fu_58 |    0    |  8.845  |   119   |   194   |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    37   | 110.935 |   6365  |  14360  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |  URAM  |
+---------+--------+--------+--------+--------+
|Qi_M_imag|    2   |    0   |    0   |    0   |
|Qi_M_real|    2   |    0   |    0   |    0   |
|Ri_M_imag|    2   |    0   |    0   |    0   |
|Ri_M_real|    2   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+
|  Total  |    8   |    0   |    0   |    0   |
+---------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   37   |   110  |  6365  |  14360 |    -   |
|   Memory  |    8   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    8   |   37   |   110  |  6365  |  14360 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
