module test (
o,
d,
c,
sl,
);
wire  _LOGIC0;
wire  _LOGIC1;
input  c;
input  d;
output  o;
input  sl;
pullup (_LOGIC1);
pulldown (_LOGIC0);
ivl_mux mux0 (o, d, c, sl); // line no 6
endmodule
module ivl_mux (out, in0, in1, select);
  output out;
  input in0, in1, select;
  assign out = select ? in1 : in0;
endmodule
