<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>ZIP (four registers) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">ZIP (four registers)</h2><p>Interleave elements from four vectors</p>
      <p class="aml">This instruction places the four-way interleaved elements from the four source vectors
in the corresponding elements of the four destination vectors.</p>
      <p class="aml">This instruction is unpredicated.</p>
    
    <p class="desc">
      It has encodings from 2 classes:
      <a href="#iclass_8_bit_to_64_bit_elements">8-bit to 64-bit elements</a>
       and 
      <a href="#iclass_128_bit_element">128-bit element</a>
    </p>
    <h3 class="classheading"><a id="iclass_8_bit_to_64_bit_elements"/>8-bit to 64-bit elements<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td colspan="2" class="lr">size</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">0</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td class="r">0</td><td colspan="3" class="lr">Zd</td><td class="lr">0</td><td class="lr">0</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="3"/><td colspan="2"/><td colspan="6"/><td colspan="3"/><td colspan="2"/><td colspan="3"/><td class="droppedname">op</td><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="zip_mz_z_4"/><p class="asm-code">ZIP  { <a href="#Zd1__2" title="For the &quot;Four registers&quot; variant: is the name of the first scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 4.">&lt;Zd1&gt;</a>.<a href="#T__102" title="Is the size specifier, ">&lt;T&gt;</a>-<a href="#Zd4" title="For the &quot;Consecutive&quot; variant: is the name of the fourth scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 4 plus 3.">&lt;Zd4&gt;</a>.<a href="#T__102" title="Is the size specifier, ">&lt;T&gt;</a> }, { <a href="#Zn1__6" title="For the &quot;Four registers&quot; variant: is the name of the first scalable vector register of the source multi-vector group, encoded as &quot;Zn&quot; times 4.">&lt;Zn1&gt;</a>.<a href="#T__102" title="Is the size specifier, ">&lt;T&gt;</a>-<a href="#Zn4__3" title="Is the name of the fourth scalable vector register of the source multi-vector group, encoded as &quot;Zn&quot; times 4 plus 3.">&lt;Zn4&gt;</a>.<a href="#T__102" title="Is the size specifier, ">&lt;T&gt;</a> }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if size == '11' &amp;&amp; MaxImplementedSVL() &lt; 256 then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 8 &lt;&lt; UInt(size);
let n : integer = UInt(Zn::'00');
let d : integer = UInt(Zd::'00');</p>
    <h3 class="classheading"><a id="iclass_128_bit_element"/>128-bit element<span style="font-size:smaller;"><br/>(FEAT_SME2)
          </span></h3><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">1</td><td class="l">1</td><td class="r">0</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">1</td><td class="l">0</td><td class="r">0</td><td class="lr">1</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td colspan="3" class="lr">Zn</td><td class="l">0</td><td class="r">0</td><td colspan="3" class="lr">Zd</td><td class="lr">0</td><td class="lr">0</td></tr><tr class="secondrow"><td/><td colspan="2"/><td colspan="4"/><td/><td colspan="2"/><td/><td colspan="3"/><td colspan="2"/><td colspan="6"/><td colspan="3"/><td colspan="2"/><td colspan="3"/><td class="droppedname">op</td><td/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="zip_mz_z_4q"/><p class="asm-code">ZIP  { <a href="#Zd1__2" title="For the &quot;Four registers&quot; variant: is the name of the first scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 4.">&lt;Zd1&gt;</a>.Q-<a href="#Zd4" title="For the &quot;Consecutive&quot; variant: is the name of the fourth scalable vector register of the destination multi-vector group, encoded as &quot;Zd&quot; times 4 plus 3.">&lt;Zd4&gt;</a>.Q }, { <a href="#Zn1__6" title="For the &quot;Four registers&quot; variant: is the name of the first scalable vector register of the source multi-vector group, encoded as &quot;Zn&quot; times 4.">&lt;Zn1&gt;</a>.Q-<a href="#Zn4__3" title="Is the name of the fourth scalable vector register of the source multi-vector group, encoded as &quot;Zn&quot; times 4 plus 3.">&lt;Zn4&gt;</a>.Q }</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SME2) then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
if MaxImplementedSVL() &lt; 512 then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let esize : integer{} = 128;
let n : integer = UInt(Zn::'00');
let d : integer = UInt(Zd::'00');</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd1&gt;</td><td><a id="Zd1__2"/>
        
          <p class="aml">Is the name of the first scalable vector register of the destination multi-vector group, encoded as "Zd" times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;T&gt;</td><td><a id="T__102"/>
        <p>Is the size specifier, 
          encoded in
          <q>size</q>:
            </p>
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">size</th>
                <th class="symbol">&lt;T&gt;</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">00</td>
                <td class="symbol">B</td>
              </tr>
              <tr>
                <td class="bitfield">01</td>
                <td class="symbol">H</td>
              </tr>
              <tr>
                <td class="bitfield">10</td>
                <td class="symbol">S</td>
              </tr>
              <tr>
                <td class="bitfield">11</td>
                <td class="symbol">D</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zd4&gt;</td><td><a id="Zd4"/>
        
          <p class="aml">Is the name of the fourth scalable vector register of the destination multi-vector group, encoded as "Zd" times 4 plus 3.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn1&gt;</td><td><a id="Zn1__6"/>
        
          <p class="aml">Is the name of the first scalable vector register of the source multi-vector group, encoded as "Zn" times 4.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Zn4&gt;</td><td><a id="Zn4__3"/>
        
          <p class="aml">Is the name of the fourth scalable vector register of the source multi-vector group, encoded as "Zn" times 4 plus 3.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckStreamingSVEEnabled();
let VL : integer{} = CurrentVL();
if VL &lt; esize * 4 then EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>); end;
let quads : integer = VL DIV (esize * 4);
let operand0 : bits(VL) = Z{}(n);
let operand1 : bits(VL) = Z{}(n+1);
let operand2 : bits(VL) = Z{}(n+2);
let operand3 : bits(VL) = Z{}(n+3);
var result : bits(VL);

for r = 0 to 3 do
    let base : integer = r * quads;
    for q = 0 to quads-1 do
        result[(4*q+0)*:esize] = operand0[(base+q)*:esize];
        result[(4*q+1)*:esize] = operand1[(base+q)*:esize];
        result[(4*q+2)*:esize] = operand2[(base+q)*:esize];
        result[(4*q+3)*:esize] = operand3[(base+q)*:esize];
    end;
    <a href="shared_pseudocode.html#accessor_Z_2" title="">Z</a>{VL}(d+r) = result;
end;</p>
    </div>
  <h3>Operational information</h3>
    
      
        <p class="aml">This instruction is a data-independent-time instruction as described in <a class="armarm-xref" title="Reference to Armv8 ARM section" data-linkend="ARMARM_BEICCDDAB3">About PSTATE.DIT</a>.</p>
      
    
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
