#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000290fe10 .scope module, "CPUTester2" "CPUTester2" 2 4;
 .timescale 0 0;
v00000000029a0680_0 .var "clk", 0 0;
v00000000029a0720_0 .var/i "f", 31 0;
v00000000029a0860_0 .var/i "index", 31 0;
v00000000029a14e0_0 .var/i "memoryFile", 31 0;
v00000000029a09a0_0 .var "reset", 0 0;
S_0000000002807650 .scope module, "CPU_Test1" "mipsCPUData2" 2 11, 3 126 0, S_000000000290fe10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000299c660_0 .net "MOC", 0 0, v000000000299a7c0_0;  1 drivers
v000000000299d560_0 .net *"_s11", 3 0, L_0000000002a1f3d0;  1 drivers
v000000000299c700_0 .net "aluB", 31 0, v000000000292f2b0_0;  1 drivers
v000000000299c980_0 .net "aluCode", 5 0, v000000000292e270_0;  1 drivers
v000000000299ce80_0 .net "aluOut", 31 0, v000000000299c7a0_0;  1 drivers
v000000000299cfc0_0 .net "aluSource", 1 0, v000000000292e310_0;  1 drivers
v000000000299d060_0 .net "andOut", 0 0, v000000000299c840_0;  1 drivers
v00000000029a1e40_0 .net "branch", 0 0, v000000000292e6d0_0;  1 drivers
v00000000029a0f40_0 .net "branchAddOut", 31 0, v000000000299d9c0_0;  1 drivers
v00000000029a0c20_0 .net "branchSelect", 31 0, v000000000292e9f0_0;  1 drivers
v00000000029a07c0_0 .net "byte", 0 0, v000000000292f530_0;  1 drivers
v00000000029a1120_0 .net "clk", 0 0, v00000000029a0680_0;  1 drivers
v00000000029a1b20_0 .net "func", 5 0, v000000000299d6a0_0;  1 drivers
v00000000029a0220_0 .net "immediate", 0 0, v000000000292f5d0_0;  1 drivers
v00000000029a0ae0_0 .net "instruction", 31 0, v000000000299aea0_0;  1 drivers
v00000000029a11c0_0 .net "irLoad", 0 0, v000000000292f350_0;  1 drivers
v00000000029a0180_0 .net "jump", 0 0, v000000000292e770_0;  1 drivers
v00000000029a18a0_0 .net "jumpMuxOut", 31 0, v000000000299a9a0_0;  1 drivers
v00000000029a0fe0_0 .net "marInput", 31 0, v000000000299cb60_0;  1 drivers
v00000000029a1940_0 .net "marLoad", 0 0, v000000000292eb30_0;  1 drivers
v00000000029a1440_0 .net "mdrData", 31 0, v000000000299a5e0_0;  1 drivers
v00000000029a1d00_0 .net "mdrIn", 31 0, v000000000299d100_0;  1 drivers
v00000000029a1080_0 .net "mdrLoad", 0 0, v000000000292edb0_0;  1 drivers
v00000000029a1da0_0 .net "mdrSource", 0 0, v000000000292ee50_0;  1 drivers
v00000000029a1bc0_0 .net "memAdress", 31 0, v000000000299af40_0;  1 drivers
v00000000029a1260_0 .net "memData", 31 0, v0000000002999780_0;  1 drivers
v00000000029a0cc0_0 .net "memEnable", 0 0, v000000000292eef0_0;  1 drivers
v00000000029a1580_0 .net "next", 31 0, v0000000002999e60_0;  1 drivers
v00000000029a0d60_0 .net "npcLoad", 0 0, v000000000292f030_0;  1 drivers
v00000000029a1300_0 .net "pcAdd4", 31 0, L_0000000002a1f790;  1 drivers
v00000000029a02c0_0 .net "pcLoad", 0 0, v000000000292f670_0;  1 drivers
v00000000029a1c60_0 .net "pcOut", 31 0, v000000000299a360_0;  1 drivers
v00000000029a19e0_0 .net "pcSelect", 0 0, v000000000292f710_0;  1 drivers
v00000000029a1ee0_0 .net "regMuxOut", 4 0, v0000000002999f00_0;  1 drivers
v00000000029a2020_0 .net "regOutA", 31 0, v0000000002999460_0;  1 drivers
v00000000029a1760_0 .net "regOutB", 31 0, v000000000299a860_0;  1 drivers
v00000000029a0360_0 .net "regWrite", 0 0, v000000000292f7b0_0;  1 drivers
v00000000029a0540_0 .net "reset", 0 0, v00000000029a09a0_0;  1 drivers
v00000000029a1f80_0 .net "rfSource", 0 0, v0000000002999a00_0;  1 drivers
v00000000029a0400_0 .net "rw", 0 0, v000000000292fc10_0;  1 drivers
v00000000029a0900_0 .net "shftLeft28Out", 27 0, v000000000299c2a0_0;  1 drivers
v00000000029a04a0_0 .net "shftLeftOut", 31 0, v000000000299c8e0_0;  1 drivers
v00000000029a13a0_0 .net "signExtOut", 31 0, v000000000299c340_0;  1 drivers
v00000000029a05e0_0 .net "unSign", 0 0, v000000000299a0e0_0;  1 drivers
v00000000029a1620_0 .net "zFlag", 0 0, v000000000299da60_0;  1 drivers
L_00000000029bdc40 .part v000000000299aea0_0, 26, 6;
L_00000000029bdce0 .part v000000000299aea0_0, 0, 6;
L_00000000029bdd80 .part v000000000299aea0_0, 16, 5;
L_00000000029bdf60 .part v000000000299aea0_0, 11, 5;
L_0000000002a1f3d0 .part L_0000000002a1f790, 28, 4;
L_0000000002a1f290 .concat [ 28 4 0 0], v000000000299c2a0_0, L_0000000002a1f3d0;
L_0000000002a1ec50 .part v000000000299aea0_0, 21, 5;
L_0000000002a200f0 .part v000000000299aea0_0, 16, 5;
L_0000000002a1fc90 .part v000000000299aea0_0, 0, 16;
L_0000000002a1f970 .part v000000000299aea0_0, 0, 26;
S_0000000002811910 .scope module, "ALU_Mux" "mux4inputs" 3 218, 4 47 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000292e630_0 .net "one", 31 0, v000000000299c340_0;  alias, 1 drivers
v000000000292f2b0_0 .var "result", 31 0;
v000000000292ebd0_0 .net "s", 1 0, v000000000292e310_0;  alias, 1 drivers
L_00000000029c41f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000292fdf0_0 .net "three", 31 0, L_00000000029c41f8;  1 drivers
v000000000292e450_0 .net "two", 31 0, v000000000299a5e0_0;  alias, 1 drivers
v000000000292fb70_0 .net "zero", 31 0, v000000000299a860_0;  alias, 1 drivers
E_0000000002909d10/0 .event edge, v000000000292ebd0_0, v000000000292fb70_0, v000000000292e630_0, v000000000292e450_0;
E_0000000002909d10/1 .event edge, v000000000292fdf0_0;
E_0000000002909d10 .event/or E_0000000002909d10/0, E_0000000002909d10/1;
S_0000000002811a90 .scope module, "Branch_Mux" "mux32" 3 220, 4 33 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000292e8b0_0 .net "one", 31 0, v000000000299d9c0_0;  alias, 1 drivers
v000000000292e9f0_0 .var "result", 31 0;
v000000000292ed10_0 .net "s", 0 0, v000000000299c840_0;  alias, 1 drivers
v000000000292f490_0 .net "zero", 31 0, L_0000000002a1f790;  alias, 1 drivers
E_0000000002909f50 .event edge, v000000000292ed10_0, v000000000292f490_0, v000000000292e8b0_0;
S_00000000028088e0 .scope module, "Control_Unit" "control" 3 209, 5 1 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v000000000292dff0_0 .net "MOC", 0 0, v000000000299a7c0_0;  alias, 1 drivers
v000000000292fc10_0 .var "RW", 0 0;
v000000000292e270_0 .var "aluCode", 5 0;
v000000000292e310_0 .var "aluSrc", 1 0;
v000000000292e6d0_0 .var "branch", 0 0;
v000000000292f530_0 .var "byte", 0 0;
v000000000292f210_0 .net "clk", 0 0, v00000000029a0680_0;  alias, 1 drivers
v000000000292f5d0_0 .var "immediate", 0 0;
v000000000292f350_0 .var "irLoad", 0 0;
v000000000292e770_0 .var "jump", 0 0;
v000000000292eb30_0 .var "marLoad", 0 0;
v000000000292edb0_0 .var "mdrLoad", 0 0;
v000000000292ee50_0 .var "mdrSource", 0 0;
v000000000292eef0_0 .var "memEnable", 0 0;
v000000000292f030_0 .var "npcLoad", 0 0;
v000000000292f0d0_0 .net "opCode", 5 0, L_00000000029bdc40;  1 drivers
v000000000292f670_0 .var "pcLoad", 0 0;
v000000000292f710_0 .var "pcSelect", 0 0;
v000000000292f7b0_0 .var "regWrite", 0 0;
v0000000002999aa0_0 .net "reset", 0 0, v00000000029a09a0_0;  alias, 1 drivers
v0000000002999a00_0 .var "rfSource", 0 0;
v0000000002999640_0 .var "state", 4 0;
v000000000299a0e0_0 .var "unSign", 0 0;
E_00000000028fe7d0 .event posedge, v000000000292f210_0;
S_00000000027bb890 .scope module, "IR" "register" 3 203, 6 48 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299afe0_0 .net "clk", 0 0, v00000000029a0680_0;  alias, 1 drivers
v0000000002999280_0 .net "in", 31 0, v0000000002999780_0;  alias, 1 drivers
v0000000002999c80_0 .net "load", 0 0, v000000000292f350_0;  alias, 1 drivers
v000000000299aea0_0 .var "result", 31 0;
E_00000000028ff1d0 .event posedge, v000000000292f350_0;
S_00000000027bba10 .scope module, "Jump_Mux" "mux32" 3 221, 4 33 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000299a400_0 .net "one", 31 0, L_0000000002a1f290;  1 drivers
v000000000299a9a0_0 .var "result", 31 0;
v000000000299ae00_0 .net "s", 0 0, v000000000292e770_0;  alias, 1 drivers
v0000000002999be0_0 .net "zero", 31 0, v000000000292e9f0_0;  alias, 1 drivers
E_00000000028ff410 .event edge, v000000000292e770_0, v000000000292e9f0_0, v000000000299a400_0;
S_00000000027ab240 .scope module, "MAR" "register" 3 200, 6 48 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299a2c0_0 .net "clk", 0 0, v00000000029a0680_0;  alias, 1 drivers
v000000000299aa40_0 .net "in", 31 0, v000000000299cb60_0;  alias, 1 drivers
v000000000299ab80_0 .net "load", 0 0, v000000000292eb30_0;  alias, 1 drivers
v000000000299af40_0 .var "result", 31 0;
E_00000000028ff150 .event posedge, v000000000292eb30_0;
S_00000000027ab3c0 .scope module, "MDR" "register" 3 201, 6 48 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002999140_0 .net "clk", 0 0, v00000000029a0680_0;  alias, 1 drivers
v00000000029991e0_0 .net "in", 31 0, v000000000299d100_0;  alias, 1 drivers
v000000000299a4a0_0 .net "load", 0 0, v000000000292edb0_0;  alias, 1 drivers
v000000000299a5e0_0 .var "result", 31 0;
E_00000000028fec90 .event posedge, v000000000292edb0_0;
S_000000000279c520 .scope module, "Memory" "MemoryTest1" 3 231, 7 1 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000299a7c0_0 .var "MOC", 0 0;
v000000000299a180 .array "Mem", 511 0, 7 0;
v00000000029993c0_0 .net "address", 31 0, v000000000299af40_0;  alias, 1 drivers
v0000000002999320_0 .net "byte", 0 0, v000000000292f530_0;  alias, 1 drivers
v0000000002999960_0 .net "dataIn", 31 0, v000000000299a5e0_0;  alias, 1 drivers
v000000000299ac20_0 .net "memEnable", 0 0, v000000000292eef0_0;  alias, 1 drivers
v0000000002999780_0 .var "output_destination", 31 0;
v000000000299a680_0 .net "rw", 0 0, v000000000292fc10_0;  alias, 1 drivers
E_00000000028fef10 .event posedge, v000000000292eef0_0;
S_000000000279c6a0 .scope module, "NPC" "register" 3 202, 6 48 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002999500_0 .net "clk", 0 0, v00000000029a0680_0;  alias, 1 drivers
v000000000299a220_0 .net "in", 31 0, v000000000299a9a0_0;  alias, 1 drivers
v000000000299a720_0 .net "load", 0 0, v000000000292f030_0;  alias, 1 drivers
v0000000002999e60_0 .var "result", 31 0;
E_00000000028ff090 .event posedge, v000000000292f030_0;
S_00000000027e7720 .scope module, "Program_Counter" "ProgramCounter" 3 206, 5 335 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v0000000002999820_0 .net "Clk", 0 0, v00000000029a0680_0;  alias, 1 drivers
v0000000002999d20_0 .net "Load", 0 0, v000000000292f670_0;  alias, 1 drivers
v000000000299ad60_0 .net "PCNext", 31 0, v0000000002999e60_0;  alias, 1 drivers
v000000000299a360_0 .var "PCResult", 31 0;
v0000000002999b40_0 .net "Reset", 0 0, v00000000029a09a0_0;  alias, 1 drivers
E_00000000028ff5d0 .event posedge, v000000000292f670_0;
S_000000000299b750 .scope module, "Register_File" "RegisterFile" 3 225, 8 1 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002999dc0_0 .net "A_Address", 4 0, L_0000000002a1ec50;  1 drivers
v0000000002999460_0 .var "A_Data", 31 0;
v00000000029995a0_0 .net "B_Address", 4 0, L_0000000002a200f0;  1 drivers
v000000000299a860_0 .var "B_Data", 31 0;
v0000000002999fa0_0 .net "C_Address", 4 0, v0000000002999f00_0;  alias, 1 drivers
v000000000299a040_0 .net "C_Data", 31 0, v000000000299d100_0;  alias, 1 drivers
v000000000299acc0_0 .net "Clk", 0 0, v00000000029a0680_0;  alias, 1 drivers
v000000000299a540 .array "Registers", 31 0, 31 0;
v00000000029996e0_0 .net "Write", 0 0, v000000000292f7b0_0;  alias, 1 drivers
v000000000299a540_0 .array/port v000000000299a540, 0;
v000000000299a540_1 .array/port v000000000299a540, 1;
v000000000299a540_2 .array/port v000000000299a540, 2;
E_00000000028ff610/0 .event edge, v0000000002999dc0_0, v000000000299a540_0, v000000000299a540_1, v000000000299a540_2;
v000000000299a540_3 .array/port v000000000299a540, 3;
v000000000299a540_4 .array/port v000000000299a540, 4;
v000000000299a540_5 .array/port v000000000299a540, 5;
v000000000299a540_6 .array/port v000000000299a540, 6;
E_00000000028ff610/1 .event edge, v000000000299a540_3, v000000000299a540_4, v000000000299a540_5, v000000000299a540_6;
v000000000299a540_7 .array/port v000000000299a540, 7;
v000000000299a540_8 .array/port v000000000299a540, 8;
v000000000299a540_9 .array/port v000000000299a540, 9;
v000000000299a540_10 .array/port v000000000299a540, 10;
E_00000000028ff610/2 .event edge, v000000000299a540_7, v000000000299a540_8, v000000000299a540_9, v000000000299a540_10;
v000000000299a540_11 .array/port v000000000299a540, 11;
v000000000299a540_12 .array/port v000000000299a540, 12;
v000000000299a540_13 .array/port v000000000299a540, 13;
v000000000299a540_14 .array/port v000000000299a540, 14;
E_00000000028ff610/3 .event edge, v000000000299a540_11, v000000000299a540_12, v000000000299a540_13, v000000000299a540_14;
v000000000299a540_15 .array/port v000000000299a540, 15;
v000000000299a540_16 .array/port v000000000299a540, 16;
v000000000299a540_17 .array/port v000000000299a540, 17;
v000000000299a540_18 .array/port v000000000299a540, 18;
E_00000000028ff610/4 .event edge, v000000000299a540_15, v000000000299a540_16, v000000000299a540_17, v000000000299a540_18;
v000000000299a540_19 .array/port v000000000299a540, 19;
v000000000299a540_20 .array/port v000000000299a540, 20;
v000000000299a540_21 .array/port v000000000299a540, 21;
v000000000299a540_22 .array/port v000000000299a540, 22;
E_00000000028ff610/5 .event edge, v000000000299a540_19, v000000000299a540_20, v000000000299a540_21, v000000000299a540_22;
v000000000299a540_23 .array/port v000000000299a540, 23;
v000000000299a540_24 .array/port v000000000299a540, 24;
v000000000299a540_25 .array/port v000000000299a540, 25;
v000000000299a540_26 .array/port v000000000299a540, 26;
E_00000000028ff610/6 .event edge, v000000000299a540_23, v000000000299a540_24, v000000000299a540_25, v000000000299a540_26;
v000000000299a540_27 .array/port v000000000299a540, 27;
v000000000299a540_28 .array/port v000000000299a540, 28;
v000000000299a540_29 .array/port v000000000299a540, 29;
v000000000299a540_30 .array/port v000000000299a540, 30;
E_00000000028ff610/7 .event edge, v000000000299a540_27, v000000000299a540_28, v000000000299a540_29, v000000000299a540_30;
v000000000299a540_31 .array/port v000000000299a540, 31;
E_00000000028ff610/8 .event edge, v000000000299a540_31, v00000000029995a0_0;
E_00000000028ff610 .event/or E_00000000028ff610/0, E_00000000028ff610/1, E_00000000028ff610/2, E_00000000028ff610/3, E_00000000028ff610/4, E_00000000028ff610/5, E_00000000028ff610/6, E_00000000028ff610/7, E_00000000028ff610/8;
E_00000000028ff890 .event posedge, v000000000292f7b0_0;
S_000000000299b8d0 .scope module, "Register_Mux" "mux4" 3 216, 4 13 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029998c0_0 .net "one", 4 0, L_00000000029bdf60;  1 drivers
v0000000002999f00_0 .var "result", 4 0;
v000000000299a900_0 .net "s", 0 0, v0000000002999a00_0;  alias, 1 drivers
v000000000299aae0_0 .net "zero", 4 0, L_00000000029bdd80;  1 drivers
E_00000000028ff210 .event edge, v0000000002999a00_0, v000000000299aae0_0, v00000000029998c0_0;
S_000000000299b150 .scope module, "addFour" "addplus4" 3 238, 6 3 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029c4240 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000299cca0_0 .net/2u *"_s0", 31 0, L_00000000029c4240;  1 drivers
v000000000299d740_0 .net "pc", 31 0, v000000000299a360_0;  alias, 1 drivers
v000000000299cd40_0 .net "result", 31 0, L_0000000002a1f790;  alias, 1 drivers
L_0000000002a1f790 .arith/sum 32, v000000000299a360_0, L_00000000029c4240;
S_000000000299b450 .scope module, "adder" "adder" 3 239, 6 7 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000299de20_0 .net "entry0", 31 0, v000000000299c8e0_0;  alias, 1 drivers
v000000000299d2e0_0 .net "entry1", 31 0, v000000000299a360_0;  alias, 1 drivers
v000000000299d9c0_0 .var "result", 31 0;
E_00000000028ff790 .event edge, v000000000299de20_0, v000000000299a360_0;
S_000000000299bbd0 .scope module, "alu" "ALU" 3 228, 9 1 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v000000000299c7a0_0 .var "Result", 31 0;
v000000000299c200_0 .net "a", 31 0, v0000000002999460_0;  alias, 1 drivers
v000000000299c160_0 .net "b", 31 0, v000000000292f2b0_0;  alias, 1 drivers
v000000000299c520_0 .var "carryFlag", 0 0;
v000000000299da60_0 .var "condition", 0 0;
v000000000299e000_0 .var/i "counter", 31 0;
v000000000299d600_0 .var/i "index", 31 0;
v000000000299d7e0_0 .var "negativeFlag", 0 0;
v000000000299d880_0 .net "operation", 5 0, v000000000299d6a0_0;  alias, 1 drivers
v000000000299cac0_0 .var "overFlowFlag", 0 0;
v000000000299cf20_0 .var "tempVar", 31 0;
v000000000299ca20_0 .var/i "var", 31 0;
v000000000299cde0_0 .var "zeroFlag", 0 0;
E_00000000028fecd0 .event edge, v000000000299d880_0, v000000000292f2b0_0, v0000000002999460_0;
S_000000000299ba50 .scope module, "funcMux" "mux6" 3 215, 4 23 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v000000000299dec0_0 .net "one", 5 0, v000000000292e270_0;  alias, 1 drivers
v000000000299d6a0_0 .var "result", 5 0;
v000000000299c5c0_0 .net "s", 0 0, v000000000292f5d0_0;  alias, 1 drivers
v000000000299dd80_0 .net "zero", 5 0, L_00000000029bdce0;  1 drivers
E_00000000028ff250 .event edge, v000000000292f5d0_0, v000000000299dd80_0, v000000000292e270_0;
S_000000000299bd50 .scope module, "mdrMux" "mux32" 3 219, 4 33 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000299dc40_0 .net "one", 31 0, v000000000299c7a0_0;  alias, 1 drivers
v000000000299d100_0 .var "result", 31 0;
v000000000299d920_0 .net "s", 0 0, v000000000292ee50_0;  alias, 1 drivers
v000000000299df60_0 .net "zero", 31 0, v0000000002999780_0;  alias, 1 drivers
E_00000000028ff290 .event edge, v000000000292ee50_0, v0000000002999280_0, v000000000299c7a0_0;
S_000000000299b5d0 .scope module, "pcMux" "mux32" 3 214, 4 33 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000299d380_0 .net "one", 31 0, v000000000299a360_0;  alias, 1 drivers
v000000000299cb60_0 .var "result", 31 0;
v000000000299cc00_0 .net "s", 0 0, v000000000292f710_0;  alias, 1 drivers
v000000000299db00_0 .net "zero", 31 0, v000000000299c7a0_0;  alias, 1 drivers
E_00000000028ff190 .event edge, v000000000292f710_0, v000000000299c7a0_0, v000000000299a360_0;
S_000000000299b2d0 .scope module, "shftJump" "shftLeft28" 3 236, 6 19 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000299dba0_0 .net "in", 25 0, L_0000000002a1f970;  1 drivers
v000000000299c2a0_0 .var "result", 27 0;
E_00000000028ff990 .event edge, v000000000299dba0_0;
S_000000000299bed0 .scope module, "shftLeft" "shftLeft" 3 237, 6 41 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000299d420_0 .net "in", 31 0, v000000000299c340_0;  alias, 1 drivers
v000000000299c8e0_0 .var "result", 31 0;
E_00000000028ff7d0 .event edge, v000000000292e630_0;
S_000000000299e170 .scope module, "signExt" "signExtender" 3 235, 6 26 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000299dce0_0 .net "ins", 15 0, L_0000000002a1fc90;  1 drivers
v000000000299c340_0 .var "result", 31 0;
v000000000299c3e0_0 .var "tempOnes", 15 0;
v000000000299d4c0_0 .var "tempZero", 15 0;
v000000000299d240_0 .net "unSign", 0 0, v000000000299a0e0_0;  alias, 1 drivers
E_00000000028ff950 .event edge, v000000000299dce0_0;
S_000000000299e770 .scope module, "simpleAND" "AND" 3 240, 6 13 0, S_0000000002807650;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v000000000299d1a0_0 .net "branch", 0 0, v000000000292e6d0_0;  alias, 1 drivers
v000000000299c480_0 .net "condition", 0 0, v000000000299da60_0;  alias, 1 drivers
v000000000299c840_0 .var "result", 0 0;
E_00000000028ff650 .event edge, v000000000292e6d0_0, v000000000299da60_0;
S_0000000002939ee0 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029a0a40_0 .var "MOC", 0 0;
v00000000029a0e00 .array "Mem", 511 0, 7 0;
o000000000294f888 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029a0b80_0 .net "address", 31 0, o000000000294f888;  0 drivers
o000000000294f8b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a0ea0_0 .net "byte", 0 0, o000000000294f8b8;  0 drivers
o000000000294f8e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029a16c0_0 .net "dataIn", 31 0, o000000000294f8e8;  0 drivers
o000000000294f918 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a1800_0 .net "memEnable", 0 0, o000000000294f918;  0 drivers
v00000000029a1a80_0 .var "output_destination", 31 0;
o000000000294f978 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a3d10_0 .net "rw", 0 0, o000000000294f978;  0 drivers
E_00000000028fedd0 .event posedge, v00000000029a1800_0;
S_000000000293a060 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029a3450_0 .var "MOC", 0 0;
v00000000029a3ef0 .array "Mem", 511 0, 7 0;
o000000000294fb28 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029a36d0_0 .net "address", 31 0, o000000000294fb28;  0 drivers
o000000000294fb58 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a22d0_0 .net "byte", 0 0, o000000000294fb58;  0 drivers
o000000000294fb88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029a3c70_0 .net "dataIn", 31 0, o000000000294fb88;  0 drivers
o000000000294fbb8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a25f0_0 .net "memEnable", 0 0, o000000000294fbb8;  0 drivers
v00000000029a2f50_0 .var "output_destination", 31 0;
o000000000294fc18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a2730_0 .net "rw", 0 0, o000000000294fc18;  0 drivers
E_0000000002909010 .event posedge, v00000000029a25f0_0;
S_000000000293a500 .scope module, "mipsCPUData1" "mipsCPUData1" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029b08b0_0 .net "MOC", 0 0, v00000000029ae260_0;  1 drivers
v00000000029b0f90_0 .net *"_s11", 3 0, L_0000000002a1fdd0;  1 drivers
v00000000029b1cb0_0 .net "aluB", 31 0, v00000000029a3db0_0;  1 drivers
v00000000029b1030_0 .net "aluCode", 5 0, v00000000029a3e50_0;  1 drivers
v00000000029b1d50_0 .net "aluOut", 31 0, v00000000029ae8a0_0;  1 drivers
v00000000029b10d0_0 .net "aluSource", 1 0, v00000000029a2870_0;  1 drivers
v00000000029b1210_0 .net "andOut", 0 0, v00000000029b0ef0_0;  1 drivers
v00000000029b1e90_0 .net "branch", 0 0, v00000000029a2b90_0;  1 drivers
v00000000029b1350_0 .net "branchAddOut", 31 0, v00000000029afd40_0;  1 drivers
v00000000029b1f30_0 .net "branchSelect", 31 0, v00000000029a3090_0;  1 drivers
v00000000029b01d0_0 .net "byte", 0 0, v00000000029a2a50_0;  1 drivers
o0000000002950248 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029b0310_0 .net "clk", 0 0, o0000000002950248;  0 drivers
v00000000029b1530_0 .net "func", 5 0, v00000000029b0db0_0;  1 drivers
v00000000029b0450_0 .net "immediate", 0 0, v00000000029a2eb0_0;  1 drivers
v00000000029b04f0_0 .net "instruction", 31 0, v00000000029a3bd0_0;  1 drivers
v00000000029b15d0_0 .net "irLoad", 0 0, v00000000029a3a90_0;  1 drivers
v00000000029b0590_0 .net "jump", 0 0, v00000000029a3270_0;  1 drivers
v00000000029b0630_0 .net "jumpMuxOut", 31 0, v00000000029a2410_0;  1 drivers
v00000000029b0770_0 .net "marInput", 31 0, v00000000029b1df0_0;  1 drivers
v00000000029b5ce0_0 .net "marLoad", 0 0, v00000000029a2cd0_0;  1 drivers
v00000000029b4ca0_0 .net "mdrData", 31 0, v00000000029af020_0;  1 drivers
v00000000029b4700_0 .net "mdrIn", 31 0, v00000000029b2070_0;  1 drivers
v00000000029b5240_0 .net "mdrLoad", 0 0, v00000000029a2d70_0;  1 drivers
v00000000029b54c0_0 .net "mdrSource", 0 0, v00000000029a3770_0;  1 drivers
v00000000029b5a60_0 .net "memAdress", 31 0, v00000000029af660_0;  1 drivers
v00000000029b5c40_0 .net "memData", 31 0, v00000000029af7a0_0;  1 drivers
v00000000029b4200_0 .net "memEnable", 0 0, v00000000029a2370_0;  1 drivers
v00000000029b48e0_0 .net "next", 31 0, v00000000029aec60_0;  1 drivers
v00000000029b4340_0 .net "npcLoad", 0 0, v00000000029a3310_0;  1 drivers
v00000000029b6960_0 .net "pcAdd4", 31 0, L_0000000002a1eb10;  1 drivers
v00000000029b61e0_0 .net "pcLoad", 0 0, v00000000029a33b0_0;  1 drivers
v00000000029b5b00_0 .net "pcOut", 31 0, v00000000029af5c0_0;  1 drivers
v00000000029b5d80_0 .net "pcSelect", 0 0, v00000000029a3590_0;  1 drivers
v00000000029b4de0_0 .net "regMuxOut", 4 0, v00000000029afa20_0;  1 drivers
v00000000029b4d40_0 .net "regOutA", 31 0, v00000000029af8e0_0;  1 drivers
v00000000029b5880_0 .net "regOutB", 31 0, v00000000029b0060_0;  1 drivers
v00000000029b5420_0 .net "regWrite", 0 0, v00000000029a4030_0;  1 drivers
o00000000029504b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029b5060_0 .net "reset", 0 0, o00000000029504b8;  0 drivers
v00000000029b52e0_0 .net "rfSource", 0 0, v00000000029a3630_0;  1 drivers
v00000000029b4e80_0 .net "rw", 0 0, v00000000029a29b0_0;  1 drivers
v00000000029b59c0_0 .net "shftLeft28Out", 27 0, v00000000029b1ad0_0;  1 drivers
v00000000029b4f20_0 .net "shftLeftOut", 31 0, v00000000029b1fd0_0;  1 drivers
v00000000029b5560_0 .net "signExtOut", 31 0, v00000000029b0270_0;  1 drivers
v00000000029b57e0_0 .net "unSign", 0 0, v00000000029a3950_0;  1 drivers
v00000000029b6780_0 .net "zFlag", 0 0, v00000000029af0c0_0;  1 drivers
L_0000000002a1fd30 .part v00000000029a3bd0_0, 26, 6;
L_0000000002a1ecf0 .part v00000000029a3bd0_0, 0, 6;
L_0000000002a1f0b0 .part v00000000029a3bd0_0, 16, 5;
L_0000000002a1f650 .part v00000000029a3bd0_0, 11, 5;
L_0000000002a1fdd0 .part L_0000000002a1eb10, 28, 4;
L_0000000002a1ffb0 .concat [ 28 4 0 0], v00000000029b1ad0_0, L_0000000002a1fdd0;
L_0000000002a1ea70 .part v00000000029a3bd0_0, 21, 5;
L_0000000002a1f150 .part v00000000029a3bd0_0, 16, 5;
L_0000000002a1fe70 .part v00000000029a3bd0_0, 0, 16;
L_0000000002a1f1f0 .part v00000000029a3bd0_0, 0, 26;
S_000000000299f7f0 .scope module, "ALU_Mux" "mux4inputs" 3 93, 4 47 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000029a2af0_0 .net "one", 31 0, v00000000029b0270_0;  alias, 1 drivers
v00000000029a3db0_0 .var "result", 31 0;
v00000000029a27d0_0 .net "s", 1 0, v00000000029a2870_0;  alias, 1 drivers
L_00000000029c4288 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029a2ff0_0 .net "three", 31 0, L_00000000029c4288;  1 drivers
v00000000029a31d0_0 .net "two", 31 0, v00000000029af020_0;  alias, 1 drivers
v00000000029a2e10_0 .net "zero", 31 0, v00000000029b0060_0;  alias, 1 drivers
E_00000000028fee10/0 .event edge, v00000000029a27d0_0, v00000000029a2e10_0, v00000000029a2af0_0, v00000000029a31d0_0;
E_00000000028fee10/1 .event edge, v00000000029a2ff0_0;
E_00000000028fee10 .event/or E_00000000028fee10/0, E_00000000028fee10/1;
S_000000000299f670 .scope module, "Branch_Mux" "mux32" 3 95, 4 33 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029a2690_0 .net "one", 31 0, v00000000029afd40_0;  alias, 1 drivers
v00000000029a3090_0 .var "result", 31 0;
v00000000029a34f0_0 .net "s", 0 0, v00000000029b0ef0_0;  alias, 1 drivers
v00000000029a3130_0 .net "zero", 31 0, L_0000000002a1eb10;  alias, 1 drivers
E_00000000029092d0 .event edge, v00000000029a34f0_0, v00000000029a3130_0, v00000000029a2690_0;
S_000000000299fdf0 .scope module, "Control_Unit" "control" 3 84, 5 1 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000029a2910_0 .net "MOC", 0 0, v00000000029ae260_0;  alias, 1 drivers
v00000000029a29b0_0 .var "RW", 0 0;
v00000000029a3e50_0 .var "aluCode", 5 0;
v00000000029a2870_0 .var "aluSrc", 1 0;
v00000000029a2b90_0 .var "branch", 0 0;
v00000000029a2a50_0 .var "byte", 0 0;
v00000000029a2c30_0 .net "clk", 0 0, o0000000002950248;  alias, 0 drivers
v00000000029a2eb0_0 .var "immediate", 0 0;
v00000000029a3a90_0 .var "irLoad", 0 0;
v00000000029a3270_0 .var "jump", 0 0;
v00000000029a2cd0_0 .var "marLoad", 0 0;
v00000000029a2d70_0 .var "mdrLoad", 0 0;
v00000000029a3770_0 .var "mdrSource", 0 0;
v00000000029a2370_0 .var "memEnable", 0 0;
v00000000029a3310_0 .var "npcLoad", 0 0;
v00000000029a38b0_0 .net "opCode", 5 0, L_0000000002a1fd30;  1 drivers
v00000000029a33b0_0 .var "pcLoad", 0 0;
v00000000029a3590_0 .var "pcSelect", 0 0;
v00000000029a4030_0 .var "regWrite", 0 0;
v00000000029a3f90_0 .net "reset", 0 0, o00000000029504b8;  alias, 0 drivers
v00000000029a3630_0 .var "rfSource", 0 0;
v00000000029a3810_0 .var "state", 4 0;
v00000000029a3950_0 .var "unSign", 0 0;
E_00000000028ff810 .event posedge, v00000000029a2c30_0;
S_000000000299e2f0 .scope module, "IR" "register" 3 78, 6 48 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029a2190_0 .net "clk", 0 0, o0000000002950248;  alias, 0 drivers
v00000000029a3b30_0 .net "in", 31 0, v00000000029af7a0_0;  alias, 1 drivers
v00000000029a39f0_0 .net "load", 0 0, v00000000029a3a90_0;  alias, 1 drivers
v00000000029a3bd0_0 .var "result", 31 0;
E_00000000028fec50 .event posedge, v00000000029a3a90_0;
S_000000000299eef0 .scope module, "Jump_Mux" "mux32" 3 96, 4 33 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029a2230_0 .net "one", 31 0, L_0000000002a1ffb0;  1 drivers
v00000000029a2410_0 .var "result", 31 0;
v00000000029a24b0_0 .net "s", 0 0, v00000000029a3270_0;  alias, 1 drivers
v00000000029a2550_0 .net "zero", 31 0, v00000000029a3090_0;  alias, 1 drivers
E_00000000028fed10 .event edge, v00000000029a3270_0, v00000000029a3090_0, v00000000029a2230_0;
S_000000000299e8f0 .scope module, "MAR" "register" 3 75, 6 48 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029aeb20_0 .net "clk", 0 0, o0000000002950248;  alias, 0 drivers
v00000000029ae620_0 .net "in", 31 0, v00000000029b1df0_0;  alias, 1 drivers
v00000000029ae940_0 .net "load", 0 0, v00000000029a2cd0_0;  alias, 1 drivers
v00000000029af660_0 .var "result", 31 0;
E_00000000028ff3d0 .event posedge, v00000000029a2cd0_0;
S_000000000299ea70 .scope module, "MDR" "register" 3 76, 6 48 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029afde0_0 .net "clk", 0 0, o0000000002950248;  alias, 0 drivers
v00000000029ae1c0_0 .net "in", 31 0, v00000000029b2070_0;  alias, 1 drivers
v00000000029af200_0 .net "load", 0 0, v00000000029a2d70_0;  alias, 1 drivers
v00000000029af020_0 .var "result", 31 0;
E_00000000028ff310 .event posedge, v00000000029a2d70_0;
S_000000000299f070 .scope module, "Memory" "MemoryTest1" 3 106, 7 1 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029ae260_0 .var "MOC", 0 0;
v00000000029af700 .array "Mem", 511 0, 7 0;
v00000000029afe80_0 .net "address", 31 0, v00000000029af660_0;  alias, 1 drivers
v00000000029af480_0 .net "byte", 0 0, v00000000029a2a50_0;  alias, 1 drivers
v00000000029aebc0_0 .net "dataIn", 31 0, v00000000029af020_0;  alias, 1 drivers
v00000000029affc0_0 .net "memEnable", 0 0, v00000000029a2370_0;  alias, 1 drivers
v00000000029af7a0_0 .var "output_destination", 31 0;
v00000000029afac0_0 .net "rw", 0 0, v00000000029a29b0_0;  alias, 1 drivers
E_00000000028ff690 .event posedge, v00000000029a2370_0;
S_000000000299e470 .scope module, "NPC" "register" 3 77, 6 48 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029afb60_0 .net "clk", 0 0, o0000000002950248;  alias, 0 drivers
v00000000029aee40_0 .net "in", 31 0, v00000000029a2410_0;  alias, 1 drivers
v00000000029ae9e0_0 .net "load", 0 0, v00000000029a3310_0;  alias, 1 drivers
v00000000029aec60_0 .var "result", 31 0;
E_00000000028ff450 .event posedge, v00000000029a3310_0;
S_000000000299f970 .scope module, "Program_Counter" "ProgramCounter" 3 81, 5 335 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029ae800_0 .net "Clk", 0 0, o0000000002950248;  alias, 0 drivers
v00000000029ae580_0 .net "Load", 0 0, v00000000029a33b0_0;  alias, 1 drivers
v00000000029ae300_0 .net "PCNext", 31 0, v00000000029aec60_0;  alias, 1 drivers
v00000000029af5c0_0 .var "PCResult", 31 0;
v00000000029af840_0 .net "Reset", 0 0, o00000000029504b8;  alias, 0 drivers
E_00000000028feb90 .event posedge, v00000000029a33b0_0;
S_000000000299f1f0 .scope module, "Register_File" "RegisterFile" 3 100, 8 1 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029aed00_0 .net "A_Address", 4 0, L_0000000002a1ea70;  1 drivers
v00000000029af8e0_0 .var "A_Data", 31 0;
v00000000029af2a0_0 .net "B_Address", 4 0, L_0000000002a1f150;  1 drivers
v00000000029b0060_0 .var "B_Data", 31 0;
v00000000029af980_0 .net "C_Address", 4 0, v00000000029afa20_0;  alias, 1 drivers
v00000000029ae6c0_0 .net "C_Data", 31 0, v00000000029b2070_0;  alias, 1 drivers
v00000000029aff20_0 .net "Clk", 0 0, o0000000002950248;  alias, 0 drivers
v00000000029af520 .array "Registers", 31 0, 31 0;
v00000000029af3e0_0 .net "Write", 0 0, v00000000029a4030_0;  alias, 1 drivers
v00000000029af520_0 .array/port v00000000029af520, 0;
v00000000029af520_1 .array/port v00000000029af520, 1;
v00000000029af520_2 .array/port v00000000029af520, 2;
E_00000000028ff490/0 .event edge, v00000000029aed00_0, v00000000029af520_0, v00000000029af520_1, v00000000029af520_2;
v00000000029af520_3 .array/port v00000000029af520, 3;
v00000000029af520_4 .array/port v00000000029af520, 4;
v00000000029af520_5 .array/port v00000000029af520, 5;
v00000000029af520_6 .array/port v00000000029af520, 6;
E_00000000028ff490/1 .event edge, v00000000029af520_3, v00000000029af520_4, v00000000029af520_5, v00000000029af520_6;
v00000000029af520_7 .array/port v00000000029af520, 7;
v00000000029af520_8 .array/port v00000000029af520, 8;
v00000000029af520_9 .array/port v00000000029af520, 9;
v00000000029af520_10 .array/port v00000000029af520, 10;
E_00000000028ff490/2 .event edge, v00000000029af520_7, v00000000029af520_8, v00000000029af520_9, v00000000029af520_10;
v00000000029af520_11 .array/port v00000000029af520, 11;
v00000000029af520_12 .array/port v00000000029af520, 12;
v00000000029af520_13 .array/port v00000000029af520, 13;
v00000000029af520_14 .array/port v00000000029af520, 14;
E_00000000028ff490/3 .event edge, v00000000029af520_11, v00000000029af520_12, v00000000029af520_13, v00000000029af520_14;
v00000000029af520_15 .array/port v00000000029af520, 15;
v00000000029af520_16 .array/port v00000000029af520, 16;
v00000000029af520_17 .array/port v00000000029af520, 17;
v00000000029af520_18 .array/port v00000000029af520, 18;
E_00000000028ff490/4 .event edge, v00000000029af520_15, v00000000029af520_16, v00000000029af520_17, v00000000029af520_18;
v00000000029af520_19 .array/port v00000000029af520, 19;
v00000000029af520_20 .array/port v00000000029af520, 20;
v00000000029af520_21 .array/port v00000000029af520, 21;
v00000000029af520_22 .array/port v00000000029af520, 22;
E_00000000028ff490/5 .event edge, v00000000029af520_19, v00000000029af520_20, v00000000029af520_21, v00000000029af520_22;
v00000000029af520_23 .array/port v00000000029af520, 23;
v00000000029af520_24 .array/port v00000000029af520, 24;
v00000000029af520_25 .array/port v00000000029af520, 25;
v00000000029af520_26 .array/port v00000000029af520, 26;
E_00000000028ff490/6 .event edge, v00000000029af520_23, v00000000029af520_24, v00000000029af520_25, v00000000029af520_26;
v00000000029af520_27 .array/port v00000000029af520, 27;
v00000000029af520_28 .array/port v00000000029af520, 28;
v00000000029af520_29 .array/port v00000000029af520, 29;
v00000000029af520_30 .array/port v00000000029af520, 30;
E_00000000028ff490/7 .event edge, v00000000029af520_27, v00000000029af520_28, v00000000029af520_29, v00000000029af520_30;
v00000000029af520_31 .array/port v00000000029af520, 31;
E_00000000028ff490/8 .event edge, v00000000029af520_31, v00000000029af2a0_0;
E_00000000028ff490 .event/or E_00000000028ff490/0, E_00000000028ff490/1, E_00000000028ff490/2, E_00000000028ff490/3, E_00000000028ff490/4, E_00000000028ff490/5, E_00000000028ff490/6, E_00000000028ff490/7, E_00000000028ff490/8;
E_00000000028fed50 .event posedge, v00000000029a4030_0;
S_000000000299f370 .scope module, "Register_Mux" "mux4" 3 91, 4 13 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029ae3a0_0 .net "one", 4 0, L_0000000002a1f650;  1 drivers
v00000000029afa20_0 .var "result", 4 0;
v00000000029afc00_0 .net "s", 0 0, v00000000029a3630_0;  alias, 1 drivers
v00000000029aea80_0 .net "zero", 4 0, L_0000000002a1f0b0;  1 drivers
E_00000000028ff710 .event edge, v00000000029a3630_0, v00000000029aea80_0, v00000000029ae3a0_0;
S_000000000299faf0 .scope module, "addFour" "addplus4" 3 113, 6 3 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029c42d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029afca0_0 .net/2u *"_s0", 31 0, L_00000000029c42d0;  1 drivers
v00000000029ae760_0 .net "pc", 31 0, v00000000029af5c0_0;  alias, 1 drivers
v00000000029ae4e0_0 .net "result", 31 0, L_0000000002a1eb10;  alias, 1 drivers
L_0000000002a1eb10 .arith/sum 32, v00000000029af5c0_0, L_00000000029c42d0;
S_000000000299f4f0 .scope module, "adder" "adder" 3 114, 6 7 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029aeee0_0 .net "entry0", 31 0, v00000000029b1fd0_0;  alias, 1 drivers
v00000000029ae440_0 .net "entry1", 31 0, v00000000029af5c0_0;  alias, 1 drivers
v00000000029afd40_0 .var "result", 31 0;
E_00000000028febd0 .event edge, v00000000029aeee0_0, v00000000029af5c0_0;
S_000000000299fc70 .scope module, "alu" "ALU" 3 103, 9 1 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000029ae8a0_0 .var "Result", 31 0;
v00000000029aeda0_0 .net "a", 31 0, v00000000029af8e0_0;  alias, 1 drivers
v00000000029aef80_0 .net "b", 31 0, v00000000029a3db0_0;  alias, 1 drivers
v00000000029af340_0 .var "carryFlag", 0 0;
v00000000029af0c0_0 .var "condition", 0 0;
v00000000029af160_0 .var/i "counter", 31 0;
v00000000029b17b0_0 .var/i "index", 31 0;
v00000000029b0d10_0 .var "negativeFlag", 0 0;
v00000000029b09f0_0 .net "operation", 5 0, v00000000029b0db0_0;  alias, 1 drivers
v00000000029b03b0_0 .var "overFlowFlag", 0 0;
v00000000029b12b0_0 .var "tempVar", 31 0;
v00000000029b1850_0 .var/i "var", 31 0;
v00000000029b18f0_0 .var "zeroFlag", 0 0;
E_00000000028ff550 .event edge, v00000000029b09f0_0, v00000000029a3db0_0, v00000000029af8e0_0;
S_000000000299e5f0 .scope module, "funcMux" "mux6" 3 90, 4 23 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029b1490_0 .net "one", 5 0, v00000000029a3e50_0;  alias, 1 drivers
v00000000029b0db0_0 .var "result", 5 0;
v00000000029b0810_0 .net "s", 0 0, v00000000029a2eb0_0;  alias, 1 drivers
v00000000029b0a90_0 .net "zero", 5 0, L_0000000002a1ecf0;  1 drivers
E_00000000028ff850 .event edge, v00000000029a2eb0_0, v00000000029b0a90_0, v00000000029a3e50_0;
S_000000000299ff70 .scope module, "mdrMux" "mux32" 3 94, 4 33 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029b0bd0_0 .net "one", 31 0, v00000000029ae8a0_0;  alias, 1 drivers
v00000000029b2070_0 .var "result", 31 0;
v00000000029b13f0_0 .net "s", 0 0, v00000000029a3770_0;  alias, 1 drivers
v00000000029b1670_0 .net "zero", 31 0, v00000000029af7a0_0;  alias, 1 drivers
E_00000000028fead0 .event edge, v00000000029a3770_0, v00000000029a3b30_0, v00000000029ae8a0_0;
S_000000000299ebf0 .scope module, "pcMux" "mux32" 3 89, 4 33 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029b0c70_0 .net "one", 31 0, v00000000029af5c0_0;  alias, 1 drivers
v00000000029b1df0_0 .var "result", 31 0;
v00000000029b1a30_0 .net "s", 0 0, v00000000029a3590_0;  alias, 1 drivers
v00000000029b1990_0 .net "zero", 31 0, v00000000029ae8a0_0;  alias, 1 drivers
E_00000000028fef50 .event edge, v00000000029a3590_0, v00000000029ae8a0_0, v00000000029af5c0_0;
S_000000000299ed70 .scope module, "shftJump" "shftLeft28" 3 111, 6 19 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029b0950_0 .net "in", 25 0, L_0000000002a1f1f0;  1 drivers
v00000000029b1ad0_0 .var "result", 27 0;
E_00000000028ffa50 .event edge, v00000000029b0950_0;
S_00000000029b3fe0 .scope module, "shftLeft" "shftLeft" 3 112, 6 41 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029b0b30_0 .net "in", 31 0, v00000000029b0270_0;  alias, 1 drivers
v00000000029b1fd0_0 .var "result", 31 0;
E_00000000028ff8d0 .event edge, v00000000029a2af0_0;
S_00000000029b27e0 .scope module, "signExt" "signExtender" 3 110, 6 26 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029b1170_0 .net "ins", 15 0, L_0000000002a1fe70;  1 drivers
v00000000029b0270_0 .var "result", 31 0;
v00000000029b1b70_0 .var "tempOnes", 15 0;
v00000000029b1c10_0 .var "tempZero", 15 0;
v00000000029b1710_0 .net "unSign", 0 0, v00000000029a3950_0;  alias, 1 drivers
E_00000000028ff910 .event edge, v00000000029b1170_0;
S_00000000029b33e0 .scope module, "simpleAND" "AND" 3 115, 6 13 0, S_000000000293a500;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029b06d0_0 .net "branch", 0 0, v00000000029a2b90_0;  alias, 1 drivers
v00000000029b0e50_0 .net "condition", 0 0, v00000000029af0c0_0;  alias, 1 drivers
v00000000029b0ef0_0 .var "result", 0 0;
E_00000000028fee50 .event edge, v00000000029a2b90_0, v00000000029af0c0_0;
S_000000000293a680 .scope module, "mipsCPUData3" "mipsCPUData3" 3 251;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029bc700_0 .net "MOC", 0 0, v00000000029b7400_0;  1 drivers
v00000000029bb120_0 .net *"_s11", 3 0, L_0000000002a1ed90;  1 drivers
v00000000029bbf80_0 .net "aluB", 31 0, v00000000029b5380_0;  1 drivers
v00000000029bb440_0 .net "aluCode", 5 0, v00000000029b66e0_0;  1 drivers
v00000000029bafe0_0 .net "aluOut", 31 0, v00000000029bbda0_0;  1 drivers
v00000000029ba5e0_0 .net "aluSource", 1 0, v00000000029b6000_0;  1 drivers
v00000000029ba220_0 .net "andOut", 0 0, v00000000029bc5c0_0;  1 drivers
v00000000029bc020_0 .net "branch", 0 0, v00000000029b4c00_0;  1 drivers
v00000000029bb4e0_0 .net "branchAddOut", 31 0, v00000000029bb6c0_0;  1 drivers
v00000000029ba680_0 .net "branchSelect", 31 0, v00000000029b4fc0_0;  1 drivers
v00000000029ba720_0 .net "byte", 0 0, v00000000029b6280_0;  1 drivers
o0000000002952978 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029ba7c0_0 .net "clk", 0 0, o0000000002952978;  0 drivers
v00000000029baa40_0 .net "func", 5 0, v00000000029bbb20_0;  1 drivers
v00000000029bb1c0_0 .net "immediate", 0 0, v00000000029b51a0_0;  1 drivers
v00000000029bb300_0 .net "instruction", 31 0, v00000000029b4ac0_0;  1 drivers
v00000000029bb580_0 .net "irLoad", 0 0, v00000000029b4520_0;  1 drivers
v00000000029bb620_0 .net "jump", 0 0, v00000000029b5740_0;  1 drivers
v00000000029bdba0_0 .net "jumpMuxOut", 31 0, v00000000029b7220_0;  1 drivers
v00000000029bcfc0_0 .net "marInput", 31 0, v00000000029ba400_0;  1 drivers
v00000000029bcb60_0 .net "marLoad", 0 0, v00000000029b6320_0;  1 drivers
v00000000029bd6a0_0 .net "mdrData", 31 0, v00000000029b6aa0_0;  1 drivers
v00000000029bcac0_0 .net "mdrIn", 31 0, v00000000029ba540_0;  1 drivers
v00000000029bcc00_0 .net "mdrLoad", 0 0, v00000000029b63c0_0;  1 drivers
v00000000029bde20_0 .net "mdrSource", 0 0, v00000000029b6460_0;  1 drivers
v00000000029bcca0_0 .net "memAdress", 31 0, v00000000029b7360_0;  1 drivers
v00000000029be000_0 .net "memData", 31 0, v00000000029b6c80_0;  1 drivers
v00000000029bcd40_0 .net "memEnable", 0 0, v00000000029b6500_0;  1 drivers
v00000000029bd740_0 .net "next", 31 0, v00000000029b7680_0;  1 drivers
v00000000029bd060_0 .net "npcLoad", 0 0, v00000000029b65a0_0;  1 drivers
v00000000029be0a0_0 .net "pcAdd4", 31 0, L_0000000002a1fa10;  1 drivers
v00000000029bd4c0_0 .net "pcLoad", 0 0, v00000000029b6820_0;  1 drivers
v00000000029bca20_0 .net "pcOut", 31 0, v00000000029b7ea0_0;  1 drivers
v00000000029bdb00_0 .net "pcSelect", 0 0, v00000000029b6640_0;  1 drivers
v00000000029bcde0_0 .net "regMuxOut", 4 0, v00000000029bb800_0;  1 drivers
v00000000029bce80_0 .net "regOutA", 31 0, v00000000029b6fa0_0;  1 drivers
v00000000029bd560_0 .net "regOutB", 31 0, v00000000029b6be0_0;  1 drivers
v00000000029bd600_0 .net "regWrite", 0 0, v00000000029b42a0_0;  1 drivers
o0000000002952be8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029bd2e0_0 .net "reset", 0 0, o0000000002952be8;  0 drivers
v00000000029bcf20_0 .net "rfSource", 0 0, v00000000029b4a20_0;  1 drivers
v00000000029bd880_0 .net "rw", 0 0, v00000000029b5f60_0;  1 drivers
v00000000029bd7e0_0 .net "shftLeft28Out", 27 0, v00000000029bc520_0;  1 drivers
v00000000029bd240_0 .net "shftLeftOut", 31 0, v00000000029ba4a0_0;  1 drivers
v00000000029bd100_0 .net "signExtOut", 31 0, v00000000029bc980_0;  1 drivers
v00000000029bd1a0_0 .net "unSign", 0 0, v00000000029b4660_0;  1 drivers
v00000000029bd920_0 .net "zFlag", 0 0, v00000000029ba860_0;  1 drivers
L_0000000002a1f830 .part v00000000029b4ac0_0, 26, 6;
L_0000000002a1f330 .part v00000000029b4ac0_0, 0, 6;
L_0000000002a1ff10 .part v00000000029b4ac0_0, 16, 5;
L_0000000002a1ebb0 .part v00000000029b4ac0_0, 11, 5;
L_0000000002a1ed90 .part L_0000000002a1fa10, 28, 4;
L_0000000002a1ee30 .concat [ 28 4 0 0], v00000000029bc520_0, L_0000000002a1ed90;
L_0000000002a1f8d0 .part v00000000029b4ac0_0, 21, 5;
L_0000000002a1f5b0 .part v00000000029b4ac0_0, 16, 5;
L_0000000002a1f470 .part v00000000029b4ac0_0, 0, 16;
L_0000000002a1f6f0 .part v00000000029b4ac0_0, 0, 26;
S_00000000029b2660 .scope module, "ALU_Mux" "mux4inputs" 3 343, 4 47 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000029b5e20_0 .net "one", 31 0, v00000000029bc980_0;  alias, 1 drivers
v00000000029b5380_0 .var "result", 31 0;
v00000000029b5100_0 .net "s", 1 0, v00000000029b6000_0;  alias, 1 drivers
L_00000000029c4318 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029b5920_0 .net "three", 31 0, L_00000000029c4318;  1 drivers
v00000000029b43e0_0 .net "two", 31 0, v00000000029b6aa0_0;  alias, 1 drivers
v00000000029b60a0_0 .net "zero", 31 0, v00000000029b6be0_0;  alias, 1 drivers
E_00000000028fefd0/0 .event edge, v00000000029b5100_0, v00000000029b60a0_0, v00000000029b5e20_0, v00000000029b43e0_0;
E_00000000028fefd0/1 .event edge, v00000000029b5920_0;
E_00000000028fefd0 .event/or E_00000000028fefd0/0, E_00000000028fefd0/1;
S_00000000029b2c60 .scope module, "Branch_Mux" "mux32" 3 345, 4 33 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029b5600_0 .net "one", 31 0, v00000000029bb6c0_0;  alias, 1 drivers
v00000000029b4fc0_0 .var "result", 31 0;
v00000000029b56a0_0 .net "s", 0 0, v00000000029bc5c0_0;  alias, 1 drivers
v00000000029b5ba0_0 .net "zero", 31 0, L_0000000002a1fa10;  alias, 1 drivers
E_00000000028fef90 .event edge, v00000000029b56a0_0, v00000000029b5ba0_0, v00000000029b5600_0;
S_00000000029b3560 .scope module, "Control_Unit" "control" 3 334, 5 1 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000029b5ec0_0 .net "MOC", 0 0, v00000000029b7400_0;  alias, 1 drivers
v00000000029b5f60_0 .var "RW", 0 0;
v00000000029b66e0_0 .var "aluCode", 5 0;
v00000000029b6000_0 .var "aluSrc", 1 0;
v00000000029b4c00_0 .var "branch", 0 0;
v00000000029b6280_0 .var "byte", 0 0;
v00000000029b6140_0 .net "clk", 0 0, o0000000002952978;  alias, 0 drivers
v00000000029b51a0_0 .var "immediate", 0 0;
v00000000029b4520_0 .var "irLoad", 0 0;
v00000000029b5740_0 .var "jump", 0 0;
v00000000029b6320_0 .var "marLoad", 0 0;
v00000000029b63c0_0 .var "mdrLoad", 0 0;
v00000000029b6460_0 .var "mdrSource", 0 0;
v00000000029b6500_0 .var "memEnable", 0 0;
v00000000029b65a0_0 .var "npcLoad", 0 0;
v00000000029b68c0_0 .net "opCode", 5 0, L_0000000002a1f830;  1 drivers
v00000000029b6820_0 .var "pcLoad", 0 0;
v00000000029b6640_0 .var "pcSelect", 0 0;
v00000000029b42a0_0 .var "regWrite", 0 0;
v00000000029b4480_0 .net "reset", 0 0, o0000000002952be8;  alias, 0 drivers
v00000000029b4a20_0 .var "rfSource", 0 0;
v00000000029b45c0_0 .var "state", 4 0;
v00000000029b4660_0 .var "unSign", 0 0;
E_00000000028ff0d0 .event posedge, v00000000029b6140_0;
S_00000000029b2960 .scope module, "IR" "register" 3 328, 6 48 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029b47a0_0 .net "clk", 0 0, o0000000002952978;  alias, 0 drivers
v00000000029b4840_0 .net "in", 31 0, v00000000029b6c80_0;  alias, 1 drivers
v00000000029b4980_0 .net "load", 0 0, v00000000029b4520_0;  alias, 1 drivers
v00000000029b4ac0_0 .var "result", 31 0;
E_00000000028ff110 .event posedge, v00000000029b4520_0;
S_00000000029b30e0 .scope module, "Jump_Mux" "mux32" 3 346, 4 33 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029b4b60_0 .net "one", 31 0, L_0000000002a1ee30;  1 drivers
v00000000029b7220_0 .var "result", 31 0;
v00000000029b6dc0_0 .net "s", 0 0, v00000000029b5740_0;  alias, 1 drivers
v00000000029b7720_0 .net "zero", 31 0, v00000000029b4fc0_0;  alias, 1 drivers
E_0000000002900a50 .event edge, v00000000029b5740_0, v00000000029b4fc0_0, v00000000029b4b60_0;
S_00000000029b36e0 .scope module, "MAR" "register" 3 325, 6 48 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029b7c20_0 .net "clk", 0 0, o0000000002952978;  alias, 0 drivers
v00000000029b6e60_0 .net "in", 31 0, v00000000029ba400_0;  alias, 1 drivers
v00000000029b7180_0 .net "load", 0 0, v00000000029b6320_0;  alias, 1 drivers
v00000000029b7360_0 .var "result", 31 0;
E_00000000029001d0 .event posedge, v00000000029b6320_0;
S_00000000029b39e0 .scope module, "MDR" "register" 3 326, 6 48 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029b72c0_0 .net "clk", 0 0, o0000000002952978;  alias, 0 drivers
v00000000029b7040_0 .net "in", 31 0, v00000000029ba540_0;  alias, 1 drivers
v00000000029b6b40_0 .net "load", 0 0, v00000000029b63c0_0;  alias, 1 drivers
v00000000029b6aa0_0 .var "result", 31 0;
E_00000000029005d0 .event posedge, v00000000029b63c0_0;
S_00000000029b24e0 .scope module, "Memory" "MemoryTest1" 3 356, 7 1 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029b7400_0 .var "MOC", 0 0;
v00000000029b7540 .array "Mem", 511 0, 7 0;
v00000000029b7cc0_0 .net "address", 31 0, v00000000029b7360_0;  alias, 1 drivers
v00000000029b7860_0 .net "byte", 0 0, v00000000029b6280_0;  alias, 1 drivers
v00000000029b8080_0 .net "dataIn", 31 0, v00000000029b6aa0_0;  alias, 1 drivers
v00000000029b70e0_0 .net "memEnable", 0 0, v00000000029b6500_0;  alias, 1 drivers
v00000000029b6c80_0 .var "output_destination", 31 0;
v00000000029b6f00_0 .net "rw", 0 0, v00000000029b5f60_0;  alias, 1 drivers
E_0000000002900390 .event posedge, v00000000029b6500_0;
S_00000000029b2ae0 .scope module, "NPC" "register" 3 327, 6 48 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029b7d60_0 .net "clk", 0 0, o0000000002952978;  alias, 0 drivers
v00000000029b7fe0_0 .net "in", 31 0, v00000000029b7220_0;  alias, 1 drivers
v00000000029b79a0_0 .net "load", 0 0, v00000000029b65a0_0;  alias, 1 drivers
v00000000029b7680_0 .var "result", 31 0;
E_00000000028ffa90 .event posedge, v00000000029b65a0_0;
S_00000000029b21e0 .scope module, "Program_Counter" "ProgramCounter" 3 331, 5 335 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029b77c0_0 .net "Clk", 0 0, o0000000002952978;  alias, 0 drivers
v00000000029b7900_0 .net "Load", 0 0, v00000000029b6820_0;  alias, 1 drivers
v00000000029b7e00_0 .net "PCNext", 31 0, v00000000029b7680_0;  alias, 1 drivers
v00000000029b7ea0_0 .var "PCResult", 31 0;
v00000000029b7f40_0 .net "Reset", 0 0, o0000000002952be8;  alias, 0 drivers
E_0000000002900910 .event posedge, v00000000029b6820_0;
S_00000000029b2360 .scope module, "Register_File" "RegisterFile" 3 350, 8 1 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029b7a40_0 .net "A_Address", 4 0, L_0000000002a1f8d0;  1 drivers
v00000000029b6fa0_0 .var "A_Data", 31 0;
v00000000029b6a00_0 .net "B_Address", 4 0, L_0000000002a1f5b0;  1 drivers
v00000000029b6be0_0 .var "B_Data", 31 0;
v00000000029b7ae0_0 .net "C_Address", 4 0, v00000000029bb800_0;  alias, 1 drivers
v00000000029b6d20_0 .net "C_Data", 31 0, v00000000029ba540_0;  alias, 1 drivers
v00000000029b7b80_0 .net "Clk", 0 0, o0000000002952978;  alias, 0 drivers
v00000000029b74a0 .array "Registers", 31 0, 31 0;
v00000000029b75e0_0 .net "Write", 0 0, v00000000029b42a0_0;  alias, 1 drivers
v00000000029b74a0_0 .array/port v00000000029b74a0, 0;
v00000000029b74a0_1 .array/port v00000000029b74a0, 1;
v00000000029b74a0_2 .array/port v00000000029b74a0, 2;
E_0000000002900590/0 .event edge, v00000000029b7a40_0, v00000000029b74a0_0, v00000000029b74a0_1, v00000000029b74a0_2;
v00000000029b74a0_3 .array/port v00000000029b74a0, 3;
v00000000029b74a0_4 .array/port v00000000029b74a0, 4;
v00000000029b74a0_5 .array/port v00000000029b74a0, 5;
v00000000029b74a0_6 .array/port v00000000029b74a0, 6;
E_0000000002900590/1 .event edge, v00000000029b74a0_3, v00000000029b74a0_4, v00000000029b74a0_5, v00000000029b74a0_6;
v00000000029b74a0_7 .array/port v00000000029b74a0, 7;
v00000000029b74a0_8 .array/port v00000000029b74a0, 8;
v00000000029b74a0_9 .array/port v00000000029b74a0, 9;
v00000000029b74a0_10 .array/port v00000000029b74a0, 10;
E_0000000002900590/2 .event edge, v00000000029b74a0_7, v00000000029b74a0_8, v00000000029b74a0_9, v00000000029b74a0_10;
v00000000029b74a0_11 .array/port v00000000029b74a0, 11;
v00000000029b74a0_12 .array/port v00000000029b74a0, 12;
v00000000029b74a0_13 .array/port v00000000029b74a0, 13;
v00000000029b74a0_14 .array/port v00000000029b74a0, 14;
E_0000000002900590/3 .event edge, v00000000029b74a0_11, v00000000029b74a0_12, v00000000029b74a0_13, v00000000029b74a0_14;
v00000000029b74a0_15 .array/port v00000000029b74a0, 15;
v00000000029b74a0_16 .array/port v00000000029b74a0, 16;
v00000000029b74a0_17 .array/port v00000000029b74a0, 17;
v00000000029b74a0_18 .array/port v00000000029b74a0, 18;
E_0000000002900590/4 .event edge, v00000000029b74a0_15, v00000000029b74a0_16, v00000000029b74a0_17, v00000000029b74a0_18;
v00000000029b74a0_19 .array/port v00000000029b74a0, 19;
v00000000029b74a0_20 .array/port v00000000029b74a0, 20;
v00000000029b74a0_21 .array/port v00000000029b74a0, 21;
v00000000029b74a0_22 .array/port v00000000029b74a0, 22;
E_0000000002900590/5 .event edge, v00000000029b74a0_19, v00000000029b74a0_20, v00000000029b74a0_21, v00000000029b74a0_22;
v00000000029b74a0_23 .array/port v00000000029b74a0, 23;
v00000000029b74a0_24 .array/port v00000000029b74a0, 24;
v00000000029b74a0_25 .array/port v00000000029b74a0, 25;
v00000000029b74a0_26 .array/port v00000000029b74a0, 26;
E_0000000002900590/6 .event edge, v00000000029b74a0_23, v00000000029b74a0_24, v00000000029b74a0_25, v00000000029b74a0_26;
v00000000029b74a0_27 .array/port v00000000029b74a0, 27;
v00000000029b74a0_28 .array/port v00000000029b74a0, 28;
v00000000029b74a0_29 .array/port v00000000029b74a0, 29;
v00000000029b74a0_30 .array/port v00000000029b74a0, 30;
E_0000000002900590/7 .event edge, v00000000029b74a0_27, v00000000029b74a0_28, v00000000029b74a0_29, v00000000029b74a0_30;
v00000000029b74a0_31 .array/port v00000000029b74a0, 31;
E_0000000002900590/8 .event edge, v00000000029b74a0_31, v00000000029b6a00_0;
E_0000000002900590 .event/or E_0000000002900590/0, E_0000000002900590/1, E_0000000002900590/2, E_0000000002900590/3, E_0000000002900590/4, E_0000000002900590/5, E_0000000002900590/6, E_0000000002900590/7, E_0000000002900590/8;
E_0000000002900350 .event posedge, v00000000029b42a0_0;
S_00000000029b3260 .scope module, "Register_Mux" "mux4" 3 341, 4 13 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029bc480_0 .net "one", 4 0, L_0000000002a1ebb0;  1 drivers
v00000000029bb800_0 .var "result", 4 0;
v00000000029bc340_0 .net "s", 0 0, v00000000029b4a20_0;  alias, 1 drivers
v00000000029ba900_0 .net "zero", 4 0, L_0000000002a1ff10;  1 drivers
E_00000000029009d0 .event edge, v00000000029b4a20_0, v00000000029ba900_0, v00000000029bc480_0;
S_00000000029b2de0 .scope module, "addFour" "addplus4" 3 363, 6 3 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029c4360 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029bb260_0 .net/2u *"_s0", 31 0, L_00000000029c4360;  1 drivers
v00000000029bb080_0 .net "pc", 31 0, v00000000029b7ea0_0;  alias, 1 drivers
v00000000029bb8a0_0 .net "result", 31 0, L_0000000002a1fa10;  alias, 1 drivers
L_0000000002a1fa10 .arith/sum 32, v00000000029b7ea0_0, L_00000000029c4360;
S_00000000029b2f60 .scope module, "adder" "adder" 3 364, 6 7 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029bc200_0 .net "entry0", 31 0, v00000000029ba4a0_0;  alias, 1 drivers
v00000000029ba2c0_0 .net "entry1", 31 0, v00000000029b7ea0_0;  alias, 1 drivers
v00000000029bb6c0_0 .var "result", 31 0;
E_0000000002900950 .event edge, v00000000029bc200_0, v00000000029b7ea0_0;
S_00000000029b3860 .scope module, "alu" "ALU" 3 353, 9 1 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000029bbda0_0 .var "Result", 31 0;
v00000000029baf40_0 .net "a", 31 0, v00000000029b6fa0_0;  alias, 1 drivers
v00000000029bc7a0_0 .net "b", 31 0, v00000000029b5380_0;  alias, 1 drivers
v00000000029bacc0_0 .var "carryFlag", 0 0;
v00000000029ba860_0 .var "condition", 0 0;
v00000000029bad60_0 .var/i "counter", 31 0;
v00000000029baea0_0 .var/i "index", 31 0;
v00000000029bb940_0 .var "negativeFlag", 0 0;
v00000000029ba360_0 .net "operation", 5 0, v00000000029bbb20_0;  alias, 1 drivers
v00000000029bc840_0 .var "overFlowFlag", 0 0;
v00000000029bb9e0_0 .var "tempVar", 31 0;
v00000000029bbd00_0 .var/i "var", 31 0;
v00000000029bbe40_0 .var "zeroFlag", 0 0;
E_00000000029006d0 .event edge, v00000000029ba360_0, v00000000029b5380_0, v00000000029b6fa0_0;
S_00000000029b3b60 .scope module, "funcMux" "mux6" 3 340, 4 23 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029bc660_0 .net "one", 5 0, v00000000029b66e0_0;  alias, 1 drivers
v00000000029bbb20_0 .var "result", 5 0;
v00000000029baae0_0 .net "s", 0 0, v00000000029b51a0_0;  alias, 1 drivers
v00000000029bba80_0 .net "zero", 5 0, L_0000000002a1f330;  1 drivers
E_0000000002900050 .event edge, v00000000029b51a0_0, v00000000029bba80_0, v00000000029b66e0_0;
S_00000000029b3ce0 .scope module, "mdrMux" "mux32" 3 344, 4 33 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029bc0c0_0 .net "one", 31 0, v00000000029bbda0_0;  alias, 1 drivers
v00000000029ba540_0 .var "result", 31 0;
v00000000029bc8e0_0 .net "s", 0 0, v00000000029b6460_0;  alias, 1 drivers
v00000000029bbbc0_0 .net "zero", 31 0, v00000000029b6c80_0;  alias, 1 drivers
E_00000000029003d0 .event edge, v00000000029b6460_0, v00000000029b4840_0, v00000000029bbda0_0;
S_00000000029b3e60 .scope module, "pcMux" "mux32" 3 339, 4 33 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029bab80_0 .net "one", 31 0, v00000000029b7ea0_0;  alias, 1 drivers
v00000000029ba400_0 .var "result", 31 0;
v00000000029bb760_0 .net "s", 0 0, v00000000029b6640_0;  alias, 1 drivers
v00000000029bb3a0_0 .net "zero", 31 0, v00000000029bbda0_0;  alias, 1 drivers
E_00000000028fff90 .event edge, v00000000029b6640_0, v00000000029bbda0_0, v00000000029b7ea0_0;
S_00000000029beca0 .scope module, "shftJump" "shftLeft28" 3 361, 6 19 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029bbee0_0 .net "in", 25 0, L_0000000002a1f6f0;  1 drivers
v00000000029bc520_0 .var "result", 27 0;
E_0000000002900110 .event edge, v00000000029bbee0_0;
S_00000000029bf420 .scope module, "shftLeft" "shftLeft" 3 362, 6 41 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029bbc60_0 .net "in", 31 0, v00000000029bc980_0;  alias, 1 drivers
v00000000029ba4a0_0 .var "result", 31 0;
E_00000000028fffd0 .event edge, v00000000029b5e20_0;
S_00000000029bfba0 .scope module, "signExt" "signExtender" 3 360, 6 26 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029bc3e0_0 .net "ins", 15 0, L_0000000002a1f470;  1 drivers
v00000000029bc980_0 .var "result", 31 0;
v00000000029ba9a0_0 .var "tempOnes", 15 0;
v00000000029bac20_0 .var "tempZero", 15 0;
v00000000029bc2a0_0 .net "unSign", 0 0, v00000000029b4660_0;  alias, 1 drivers
E_0000000002900850 .event edge, v00000000029bc3e0_0;
S_00000000029be520 .scope module, "simpleAND" "AND" 3 365, 6 13 0, S_000000000293a680;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029bc160_0 .net "branch", 0 0, v00000000029b4c00_0;  alias, 1 drivers
v00000000029bae00_0 .net "condition", 0 0, v00000000029ba860_0;  alias, 1 drivers
v00000000029bc5c0_0 .var "result", 0 0;
E_0000000002900410 .event edge, v00000000029b4c00_0, v00000000029ba860_0;
S_00000000028074d0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002954bf8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029bd9c0_0 .net "one", 4 0, o0000000002954bf8;  0 drivers
v00000000029bda60_0 .var "result", 4 0;
o0000000002954c58 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000029bd380_0 .net "s", 1 0, o0000000002954c58;  0 drivers
o0000000002954c88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029bd420_0 .net "two", 4 0, o0000000002954c88;  0 drivers
o0000000002954cb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029bdec0_0 .net "zero", 4 0, o0000000002954cb8;  0 drivers
E_0000000002900810 .event edge, v00000000029bd380_0, v00000000029bdec0_0, v00000000029bd9c0_0, v00000000029bd420_0;
    .scope S_00000000027ab240;
T_0 ;
    %wait E_00000000028ff150;
    %load/vec4 v000000000299aa40_0;
    %store/vec4 v000000000299af40_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000027ab3c0;
T_1 ;
    %wait E_00000000028fec90;
    %load/vec4 v00000000029991e0_0;
    %store/vec4 v000000000299a5e0_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000279c6a0;
T_2 ;
    %wait E_00000000028ff090;
    %load/vec4 v000000000299a220_0;
    %store/vec4 v0000000002999e60_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027bb890;
T_3 ;
    %wait E_00000000028ff1d0;
    %load/vec4 v0000000002999280_0;
    %store/vec4 v000000000299aea0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000027e7720;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000299a360_0, 0;
    %end;
    .thread T_4;
    .scope S_00000000027e7720;
T_5 ;
    %wait E_00000000028ff5d0;
    %delay 1, 0;
    %load/vec4 v000000000299ad60_0;
    %store/vec4 v000000000299a360_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000028088e0;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %end;
    .thread T_6;
    .scope S_00000000028088e0;
T_7 ;
    %wait E_00000000028fe7d0;
    %load/vec4 v0000000002999640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299a0e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f710_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000292e310_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002999a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ee50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f7b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299a0e0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000292e310_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000292e270_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f030_0, 0, 1;
    %load/vec4 v000000000292dff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f350_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ee50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f350_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000292e310_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000292e270_0, 0, 6;
    %load/vec4 v000000000292f0d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000292e270_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299a0e0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000000000292e270_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000000000292e270_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000292e270_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f530_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f530_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299a0e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f530_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %jmp T_7.34;
T_7.33 ;
    %vpi_call 5 175 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000000000292e270_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002999a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e6d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292ee50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000292e310_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f7b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002999a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292ee50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f710_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000292e310_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f7b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000292e310_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %load/vec4 v000000000292dff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292ee50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f7b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002999640_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000292e310_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292ee50_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000292e310_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000292e270_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %load/vec4 v000000000292dff0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002999a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292fc10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292eb30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292edb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292ee50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000292f710_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000292e310_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292e6d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f5d0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000292e310_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000292f030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002999640_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000299b5d0;
T_8 ;
    %wait E_00000000028ff190;
    %load/vec4 v000000000299cc00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000299db00_0;
    %store/vec4 v000000000299cb60_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000299d380_0;
    %store/vec4 v000000000299cb60_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000299ba50;
T_9 ;
    %wait E_00000000028ff250;
    %load/vec4 v000000000299c5c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000299dd80_0;
    %store/vec4 v000000000299d6a0_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000299dec0_0;
    %store/vec4 v000000000299d6a0_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000299b8d0;
T_10 ;
    %wait E_00000000028ff210;
    %load/vec4 v000000000299a900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v000000000299aae0_0;
    %store/vec4 v0000000002999f00_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000029998c0_0;
    %store/vec4 v0000000002999f00_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000002811910;
T_11 ;
    %wait E_0000000002909d10;
    %load/vec4 v000000000292ebd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000000000292fb70_0;
    %store/vec4 v000000000292f2b0_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000000000292fb70_0;
    %store/vec4 v000000000292f2b0_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000000000292e630_0;
    %store/vec4 v000000000292f2b0_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000000000292e450_0;
    %store/vec4 v000000000292f2b0_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000000000292fdf0_0;
    %store/vec4 v000000000292f2b0_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000299bd50;
T_12 ;
    %wait E_00000000028ff290;
    %load/vec4 v000000000299d920_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000299df60_0;
    %store/vec4 v000000000299d100_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000299dc40_0;
    %store/vec4 v000000000299d100_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000002811a90;
T_13 ;
    %wait E_0000000002909f50;
    %load/vec4 v000000000292ed10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000292f490_0;
    %store/vec4 v000000000292e9f0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000292e8b0_0;
    %store/vec4 v000000000292e9f0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000027bba10;
T_14 ;
    %wait E_00000000028ff410;
    %load/vec4 v000000000299ae00_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000002999be0_0;
    %store/vec4 v000000000299a9a0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000000000299a400_0;
    %store/vec4 v000000000299a9a0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000299b750;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
    %end;
    .thread T_15;
    .scope S_000000000299b750;
T_16 ;
    %wait E_00000000028ff890;
    %load/vec4 v0000000002999fa0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %load/vec4 v000000000299a040_0;
    %load/vec4 v0000000002999fa0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299a540, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000299b750;
T_17 ;
    %wait E_00000000028ff610;
    %load/vec4 v0000000002999dc0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000299a540, 4;
    %assign/vec4 v0000000002999460_0, 0;
    %load/vec4 v00000000029995a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000299a540, 4;
    %assign/vec4 v000000000299a860_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000299bbd0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299e000_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_000000000299bbd0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299ca20_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000000000299bbd0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299cde0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000000000299bbd0;
T_21 ;
    %wait E_00000000028fecd0;
    %load/vec4 v000000000299d880_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %jmp T_21.27;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
    %jmp T_21.27;
T_21.1 ;
    %load/vec4 v000000000299c200_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
    %jmp T_21.29;
T_21.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
T_21.29 ;
    %jmp T_21.27;
T_21.2 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.31, 8;
T_21.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.31, 8;
 ; End of false expr.
    %blend;
T_21.31;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %load/vec4 v000000000299c7a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.33, 8;
T_21.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.33, 8;
 ; End of false expr.
    %blend;
T_21.33;
    %store/vec4 v000000000299cde0_0, 0, 1;
    %load/vec4 v000000000299c7a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.35, 8;
T_21.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.35, 8;
 ; End of false expr.
    %blend;
T_21.35;
    %pad/s 1;
    %store/vec4 v000000000299d7e0_0, 0, 1;
    %jmp T_21.27;
T_21.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000299c160_0;
    %load/vec4 v000000000299c200_0;
    %cmp/s;
    %jmp/0xz  T_21.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
    %jmp T_21.37;
T_21.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
T_21.37 ;
    %jmp T_21.27;
T_21.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000299c200_0;
    %cmp/s;
    %jmp/0xz  T_21.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
    %jmp T_21.39;
T_21.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
T_21.39 ;
    %jmp T_21.27;
T_21.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000299c200_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
    %jmp T_21.41;
T_21.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299da60_0, 0, 1;
T_21.41 ;
    %jmp T_21.27;
T_21.6 ;
    %load/vec4 v000000000299c160_0;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.7 ;
    %load/vec4 v000000000299c160_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.42, 4;
    %load/vec4 v000000000299c200_0;
    %store/vec4 v000000000299c7a0_0, 0, 32;
T_21.42 ;
    %jmp T_21.27;
T_21.8 ;
    %load/vec4 v000000000299c160_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.44, 4;
    %load/vec4 v000000000299c200_0;
    %store/vec4 v000000000299c7a0_0, 0, 32;
T_21.44 ;
    %jmp T_21.27;
T_21.9 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %and;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.10 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %or;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.11 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %xor;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.12 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %or;
    %inv;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.13 ;
    %load/vec4 v000000000299c200_0;
    %pad/u 33;
    %load/vec4 v000000000299c160_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %store/vec4 v000000000299c520_0, 0, 1;
    %load/vec4 v000000000299c200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299c160_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.47, 8;
T_21.46 ; End of true expr.
    %load/vec4 v000000000299c160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299c7a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.49, 9;
T_21.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.49, 9;
 ; End of false expr.
    %blend;
T_21.49;
    %jmp/0 T_21.47, 8;
 ; End of false expr.
    %blend;
T_21.47;
    %pad/s 1;
    %store/vec4 v000000000299cac0_0, 0, 1;
    %jmp T_21.27;
T_21.14 ;
    %load/vec4 v000000000299c200_0;
    %pad/u 33;
    %load/vec4 v000000000299c160_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %store/vec4 v000000000299c520_0, 0, 1;
    %load/vec4 v000000000299c200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299c160_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.51, 8;
T_21.50 ; End of true expr.
    %load/vec4 v000000000299c160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299c7a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.53, 9;
T_21.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.53, 9;
 ; End of false expr.
    %blend;
T_21.53;
    %jmp/0 T_21.51, 8;
 ; End of false expr.
    %blend;
T_21.51;
    %pad/s 1;
    %store/vec4 v000000000299cac0_0, 0, 1;
    %jmp T_21.27;
T_21.15 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %add;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %load/vec4 v000000000299c200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299c160_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.55, 8;
T_21.54 ; End of true expr.
    %load/vec4 v000000000299c160_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299c7a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.57, 9;
T_21.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.57, 9;
 ; End of false expr.
    %blend;
T_21.57;
    %jmp/0 T_21.55, 8;
 ; End of false expr.
    %blend;
T_21.55;
    %pad/s 1;
    %store/vec4 v000000000299cac0_0, 0, 1;
    %load/vec4 v000000000299c7a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.59, 8;
T_21.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.59, 8;
 ; End of false expr.
    %blend;
T_21.59;
    %pad/s 1;
    %store/vec4 v000000000299d7e0_0, 0, 1;
    %load/vec4 v000000000299c7a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.61, 8;
T_21.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.61, 8;
 ; End of false expr.
    %blend;
T_21.61;
    %store/vec4 v000000000299cde0_0, 0, 1;
    %jmp T_21.27;
T_21.16 ;
    %load/vec4 v000000000299c160_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000299cf20_0, 0, 32;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299cf20_0;
    %add;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %load/vec4 v000000000299c200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299cf20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.63, 8;
T_21.62 ; End of true expr.
    %load/vec4 v000000000299cf20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299c7a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.65, 9;
T_21.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.65, 9;
 ; End of false expr.
    %blend;
T_21.65;
    %jmp/0 T_21.63, 8;
 ; End of false expr.
    %blend;
T_21.63;
    %pad/s 1;
    %store/vec4 v000000000299cac0_0, 0, 1;
    %load/vec4 v000000000299c7a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.67, 8;
T_21.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.67, 8;
 ; End of false expr.
    %blend;
T_21.67;
    %pad/s 1;
    %store/vec4 v000000000299d7e0_0, 0, 1;
    %load/vec4 v000000000299c7a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.69, 8;
T_21.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.69, 8;
 ; End of false expr.
    %blend;
T_21.69;
    %store/vec4 v000000000299cde0_0, 0, 1;
    %jmp T_21.27;
T_21.17 ;
    %load/vec4 v000000000299c160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.18 ;
    %load/vec4 v000000000299c160_0;
    %ix/getv 4, v000000000299c200_0;
    %shiftl 4;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.19 ;
    %load/vec4 v000000000299c160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.20 ;
    %load/vec4 v000000000299c160_0;
    %ix/getv 4, v000000000299c200_0;
    %shiftr 4;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.21 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.71;
T_21.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299c7a0_0, 0, 32;
T_21.71 ;
    %jmp T_21.27;
T_21.22 ;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299c160_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.73;
T_21.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299c7a0_0, 0, 32;
T_21.73 ;
    %jmp T_21.27;
T_21.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000299d600_0, 0, 32;
T_21.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000299d600_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.75, 5;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299d600_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000299ca20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000299d600_0, 0, 32;
T_21.76 ;
    %load/vec4 v000000000299ca20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.78, 4;
    %load/vec4 v000000000299e000_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000299e000_0, 0, 32;
T_21.78 ;
    %load/vec4 v000000000299d600_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000299d600_0, 0, 32;
    %jmp T_21.74;
T_21.75 ;
    %load/vec4 v000000000299e000_0;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000299d600_0, 0, 32;
T_21.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000299d600_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.81, 5;
    %load/vec4 v000000000299c200_0;
    %load/vec4 v000000000299d600_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000299ca20_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000299d600_0, 0, 32;
T_21.82 ;
    %load/vec4 v000000000299ca20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.84, 4;
    %load/vec4 v000000000299e000_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000299e000_0, 0, 32;
T_21.84 ;
    %load/vec4 v000000000299d600_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000299d600_0, 0, 32;
    %jmp T_21.80;
T_21.81 ;
    %load/vec4 v000000000299e000_0;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.25 ;
    %load/vec4 v000000000299c200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.26 ;
    %load/vec4 v000000000299c200_0;
    %ix/getv 4, v000000000299c160_0;
    %shiftr 4;
    %store/vec4 v000000000299c7a0_0, 0, 32;
    %jmp T_21.27;
T_21.27 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000000000279c520;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299a7c0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000000000279c520;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v000000000299a180 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000299a180, 0>, &A<v000000000299a180, 1>, &A<v000000000299a180, 2>, &A<v000000000299a180, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_000000000279c520;
T_24 ;
    %wait E_00000000028fef10;
    %delay 1, 0;
    %load/vec4 v0000000002999320_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v000000000299a680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
    %ix/getv 4, v00000000029993c0_0;
    %load/vec4a v000000000299a180, 4;
    %load/vec4 v00000000029993c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299a180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029993c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299a180, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029993c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299a180, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002999780_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
    %load/vec4 v0000000002999960_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029993c0_0;
    %store/vec4a v000000000299a180, 4, 0;
    %load/vec4 v0000000002999960_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029993c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299a180, 4, 0;
    %load/vec4 v0000000002999960_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029993c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299a180, 4, 0;
    %load/vec4 v0000000002999960_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029993c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299a180, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v000000000299a680_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029993c0_0;
    %load/vec4a v000000000299a180, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002999780_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
    %load/vec4 v0000000002999960_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029993c0_0;
    %store/vec4a v000000000299a180, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299a7c0_0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000299e170;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000299c3e0_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_000000000299e170;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000299d4c0_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_000000000299e170;
T_27 ;
    %wait E_00000000028ff950;
    %load/vec4 v000000000299dce0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000299d240_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v000000000299d4c0_0;
    %load/vec4 v000000000299dce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000299c340_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000299c3e0_0;
    %load/vec4 v000000000299dce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000299c340_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000299b2d0;
T_28 ;
    %wait E_00000000028ff990;
    %load/vec4 v000000000299dba0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000299c2a0_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000299bed0;
T_29 ;
    %wait E_00000000028ff7d0;
    %load/vec4 v000000000299d420_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000299c8e0_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000299b450;
T_30 ;
    %wait E_00000000028ff790;
    %load/vec4 v000000000299de20_0;
    %load/vec4 v000000000299d2e0_0;
    %add;
    %store/vec4 v000000000299d9c0_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000299e770;
T_31 ;
    %wait E_00000000028ff650;
    %load/vec4 v000000000299d1a0_0;
    %load/vec4 v000000000299c480_0;
    %and;
    %store/vec4 v000000000299c840_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000000000290fe10;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a09a0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000000000290fe10;
T_33 ;
    %vpi_call 2 15 "$dumpfile", "results/CPUFileTest2.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000029a0680_0, v00000000029a09a0_0, S_00000000027e7720, S_000000000279c520, S_00000000028088e0, S_000000000299bbd0, S_000000000299b750, S_000000000299b150, S_000000000299b450, S_000000000299e170, S_000000000299b2d0, S_000000000299bed0, S_000000000299e770, S_00000000027ab240, S_00000000027ab3c0, S_000000000279c6a0, S_00000000027bb890, S_000000000299ba50, S_000000000299b5d0, S_00000000027bba10, S_0000000002811910, S_000000000299b8d0, S_000000000299bd50, S_0000000002811a90 {0 0 0};
    %vpi_func 2 59 "$fopen" 32, "output/Memory2StatusFile.txt", "w" {0 0 0};
    %store/vec4 v00000000029a14e0_0, 0, 32;
    %vpi_func 2 60 "$fopen" 32, "output/StateChangeTest2.txt", "w" {0 0 0};
    %store/vec4 v00000000029a0720_0, 0, 32;
    %vpi_call 2 62 "$fwrite", v00000000029a14e0_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029a0860_0, 0, 32;
T_33.0 ;
    %load/vec4 v00000000029a0860_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v00000000029a0860_0;
    %addi 1, 0, 32;
    %load/vec4 v00000000029a0860_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000299a180, 4;
    %load/vec4 v00000000029a0860_0;
    %addi 2, 0, 32;
    %load/vec4 v00000000029a0860_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000299a180, 4;
    %load/vec4 v00000000029a0860_0;
    %addi 3, 0, 32;
    %load/vec4 v00000000029a0860_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000299a180, 4;
    %vpi_call 2 64 "$fwrite", v00000000029a14e0_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v00000000029a0860_0, &A<v000000000299a180, v00000000029a0860_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v00000000029a0860_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000029a0860_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029a0860_0, 0, 32;
T_33.2 ;
    %load/vec4 v00000000029a0860_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a0680_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a0680_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 70 "$fwrite", v00000000029a0720_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v00000000029a0860_0 {0 0 0};
    %vpi_call 2 72 "$fwrite", v00000000029a0720_0, "\012\012State: %d", v0000000002999640_0 {0 0 0};
    %vpi_call 2 74 "$fwrite", v00000000029a0720_0, "\012Current Instruction: %b", v0000000002999780_0 {0 0 0};
    %vpi_call 2 76 "$fwrite", v00000000029a0720_0, "\012Register S Address: %d , %b", v0000000002999dc0_0, v0000000002999dc0_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v00000000029a0720_0, "\012Register T Address: %d , %b", v00000000029995a0_0, v00000000029995a0_0 {0 0 0};
    %vpi_call 2 78 "$fwrite", v00000000029a0720_0, "\012Offset: %d\012\012", v000000000299dce0_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v00000000029a0720_0, "\012MAR: %d", v000000000299af40_0 {0 0 0};
    %vpi_call 2 83 "$fwrite", v00000000029a0720_0, "\012IR: %b", v000000000299aea0_0 {0 0 0};
    %load/vec4 v00000000029a0860_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029a0860_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %vpi_call 2 85 "$fwrite", v00000000029a14e0_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029a0860_0, 0, 32;
T_33.4 ;
    %load/vec4 v00000000029a0860_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v00000000029a0860_0;
    %addi 1, 0, 32;
    %load/vec4 v00000000029a0860_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000299a180, 4;
    %load/vec4 v00000000029a0860_0;
    %addi 2, 0, 32;
    %load/vec4 v00000000029a0860_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000299a180, 4;
    %load/vec4 v00000000029a0860_0;
    %addi 3, 0, 32;
    %load/vec4 v00000000029a0860_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000299a180, 4;
    %vpi_call 2 87 "$fwrite", v00000000029a14e0_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v00000000029a0860_0, &A<v000000000299a180, v00000000029a0860_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v00000000029a0860_0;
    %addi 4, 0, 32;
    %store/vec4 v00000000029a0860_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %vpi_call 2 89 "$fclose", v00000000029a0720_0 {0 0 0};
    %vpi_call 2 90 "$fclose", v00000000029a14e0_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000000002939ee0;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a0a40_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000000002939ee0;
T_35 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v00000000029a0e00 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029a0e00, 0>, &A<v00000000029a0e00, 1>, &A<v00000000029a0e00, 2>, &A<v00000000029a0e00, 3> {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000000002939ee0;
T_36 ;
    %wait E_00000000028fedd0;
    %load/vec4 v00000000029a0ea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v00000000029a3d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
    %ix/getv 4, v00000000029a0b80_0;
    %load/vec4a v00000000029a0e00, 4;
    %load/vec4 v00000000029a0b80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a0e00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029a0b80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a0e00, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029a0b80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a0e00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a1a80_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
    %load/vec4 v00000000029a16c0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029a0b80_0;
    %store/vec4a v00000000029a0e00, 4, 0;
    %load/vec4 v00000000029a16c0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029a0b80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a0e00, 4, 0;
    %load/vec4 v00000000029a16c0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029a0b80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a0e00, 4, 0;
    %load/vec4 v00000000029a16c0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029a0b80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a0e00, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000000029a3d10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029a0b80_0;
    %load/vec4a v00000000029a0e00, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a1a80_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
    %load/vec4 v00000000029a16c0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029a0b80_0;
    %store/vec4a v00000000029a0e00, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a0a40_0;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_000000000293a060;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3450_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_000000000293a060;
T_38 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v00000000029a3ef0 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029a3ef0, 0>, &A<v00000000029a3ef0, 1>, &A<v00000000029a3ef0, 2>, &A<v00000000029a3ef0, 3> {0 0 0};
    %end;
    .thread T_38;
    .scope S_000000000293a060;
T_39 ;
    %wait E_0000000002909010;
    %load/vec4 v00000000029a22d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v00000000029a2730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
    %ix/getv 4, v00000000029a36d0_0;
    %load/vec4a v00000000029a3ef0, 4;
    %load/vec4 v00000000029a36d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a3ef0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029a36d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a3ef0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029a36d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a3ef0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a2f50_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
    %load/vec4 v00000000029a3c70_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029a36d0_0;
    %store/vec4a v00000000029a3ef0, 4, 0;
    %load/vec4 v00000000029a3c70_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029a36d0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a3ef0, 4, 0;
    %load/vec4 v00000000029a3c70_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029a36d0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a3ef0, 4, 0;
    %load/vec4 v00000000029a3c70_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029a36d0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a3ef0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000029a2730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029a36d0_0;
    %load/vec4a v00000000029a3ef0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a2f50_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
    %load/vec4 v00000000029a3c70_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029a36d0_0;
    %store/vec4a v00000000029a3ef0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a3450_0;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000000000299e8f0;
T_40 ;
    %wait E_00000000028ff3d0;
    %load/vec4 v00000000029ae620_0;
    %store/vec4 v00000000029af660_0, 0, 32;
    %jmp T_40;
    .thread T_40;
    .scope S_000000000299ea70;
T_41 ;
    %wait E_00000000028ff310;
    %load/vec4 v00000000029ae1c0_0;
    %store/vec4 v00000000029af020_0, 0, 32;
    %jmp T_41;
    .thread T_41;
    .scope S_000000000299e470;
T_42 ;
    %wait E_00000000028ff450;
    %load/vec4 v00000000029aee40_0;
    %store/vec4 v00000000029aec60_0, 0, 32;
    %jmp T_42;
    .thread T_42;
    .scope S_000000000299e2f0;
T_43 ;
    %wait E_00000000028fec50;
    %load/vec4 v00000000029a3b30_0;
    %store/vec4 v00000000029a3bd0_0, 0, 32;
    %jmp T_43;
    .thread T_43;
    .scope S_000000000299f970;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029af5c0_0, 0;
    %end;
    .thread T_44;
    .scope S_000000000299f970;
T_45 ;
    %wait E_00000000028feb90;
    %delay 1, 0;
    %load/vec4 v00000000029ae300_0;
    %store/vec4 v00000000029af5c0_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_000000000299fdf0;
T_46 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %end;
    .thread T_46;
    .scope S_000000000299fdf0;
T_47 ;
    %wait E_00000000028ff810;
    %load/vec4 v00000000029a3810_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a33b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3590_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a2870_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3770_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %jmp T_47.16;
T_47.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4030_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a33b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3950_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000029a2870_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029a3e50_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2a50_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a33b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %jmp T_47.16;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a33b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3310_0, 0, 1;
    %load/vec4 v00000000029a2910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3a90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
T_47.17 ;
    %jmp T_47.16;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a2870_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029a3e50_0, 0, 6;
    %load/vec4 v00000000029a38b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_47.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_47.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_47.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_47.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_47.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_47.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_47.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_47.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_47.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_47.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_47.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_47.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_47.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_47.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_47.33, 6;
    %jmp T_47.34;
T_47.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000029a3e50_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3950_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000000029a3e50_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000000029a3e50_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000000029a3e50_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2a50_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2a50_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2a50_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.34;
T_47.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %jmp T_47.34;
T_47.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %jmp T_47.34;
T_47.33 ;
    %vpi_call 5 175 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000000029a3e50_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %jmp T_47.34;
T_47.34 ;
    %pop/vec4 1;
    %jmp T_47.16;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2b90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a2870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3590_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029a2870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %jmp T_47.16;
T_47.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029a2870_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %load/vec4 v00000000029a2910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
T_47.35 ;
    %jmp T_47.16;
T_47.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4030_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029a3810_0, 0, 5;
    %jmp T_47.16;
T_47.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029a2870_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000029a2870_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000029a3e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %load/vec4 v00000000029a2910_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
T_47.37 ;
    %jmp T_47.16;
T_47.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3270_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2370_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3630_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a29b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2cd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2d70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3770_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a3590_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a2870_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a2eb0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029a2870_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a3310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a3810_0, 0;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47;
    .scope S_000000000299ebf0;
T_48 ;
    %wait E_00000000028fef50;
    %load/vec4 v00000000029b1a30_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v00000000029b1990_0;
    %store/vec4 v00000000029b1df0_0, 0, 32;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000000029b0c70_0;
    %store/vec4 v00000000029b1df0_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_000000000299e5f0;
T_49 ;
    %wait E_00000000028ff850;
    %load/vec4 v00000000029b0810_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v00000000029b0a90_0;
    %store/vec4 v00000000029b0db0_0, 0, 6;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v00000000029b1490_0;
    %store/vec4 v00000000029b0db0_0, 0, 6;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000000000299f370;
T_50 ;
    %wait E_00000000028ff710;
    %load/vec4 v00000000029afc00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v00000000029aea80_0;
    %store/vec4 v00000000029afa20_0, 0, 5;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v00000000029ae3a0_0;
    %store/vec4 v00000000029afa20_0, 0, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000000000299f7f0;
T_51 ;
    %wait E_00000000028fee10;
    %load/vec4 v00000000029a27d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %load/vec4 v00000000029a2e10_0;
    %store/vec4 v00000000029a3db0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v00000000029a2e10_0;
    %store/vec4 v00000000029a3db0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v00000000029a2af0_0;
    %store/vec4 v00000000029a3db0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v00000000029a31d0_0;
    %store/vec4 v00000000029a3db0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v00000000029a2ff0_0;
    %store/vec4 v00000000029a3db0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000299ff70;
T_52 ;
    %wait E_00000000028fead0;
    %load/vec4 v00000000029b13f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v00000000029b1670_0;
    %store/vec4 v00000000029b2070_0, 0, 32;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v00000000029b0bd0_0;
    %store/vec4 v00000000029b2070_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000299f670;
T_53 ;
    %wait E_00000000029092d0;
    %load/vec4 v00000000029a34f0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v00000000029a3130_0;
    %store/vec4 v00000000029a3090_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v00000000029a2690_0;
    %store/vec4 v00000000029a3090_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000299eef0;
T_54 ;
    %wait E_00000000028fed10;
    %load/vec4 v00000000029a24b0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v00000000029a2550_0;
    %store/vec4 v00000000029a2410_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v00000000029a2230_0;
    %store/vec4 v00000000029a2410_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000000000299f1f0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
    %end;
    .thread T_55;
    .scope S_000000000299f1f0;
T_56 ;
    %wait E_00000000028fed50;
    %load/vec4 v00000000029af980_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_56.0, 4;
    %delay 1, 0;
    %load/vec4 v00000000029ae6c0_0;
    %load/vec4 v00000000029af980_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029af520, 0, 4;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000000000299f1f0;
T_57 ;
    %wait E_00000000028ff490;
    %load/vec4 v00000000029aed00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029af520, 4;
    %assign/vec4 v00000000029af8e0_0, 0;
    %load/vec4 v00000000029af2a0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029af520, 4;
    %assign/vec4 v00000000029b0060_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000000000299fc70;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029af160_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_000000000299fc70;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029b1850_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_000000000299fc70;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b18f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_000000000299fc70;
T_61 ;
    %wait E_00000000028ff550;
    %load/vec4 v00000000029b09f0_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_61.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_61.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_61.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_61.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_61.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_61.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_61.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_61.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_61.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_61.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_61.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_61.26, 6;
    %jmp T_61.27;
T_61.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
    %jmp T_61.27;
T_61.1 ;
    %load/vec4 v00000000029aeda0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
    %jmp T_61.29;
T_61.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
T_61.29 ;
    %jmp T_61.27;
T_61.2 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_61.31, 8;
T_61.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_61.31, 8;
 ; End of false expr.
    %blend;
T_61.31;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %load/vec4 v00000000029ae8a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.33, 8;
T_61.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.33, 8;
 ; End of false expr.
    %blend;
T_61.33;
    %store/vec4 v00000000029b18f0_0, 0, 1;
    %load/vec4 v00000000029ae8a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.35, 8;
T_61.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.35, 8;
 ; End of false expr.
    %blend;
T_61.35;
    %pad/s 1;
    %store/vec4 v00000000029b0d10_0, 0, 1;
    %jmp T_61.27;
T_61.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029aef80_0;
    %load/vec4 v00000000029aeda0_0;
    %cmp/s;
    %jmp/0xz  T_61.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
    %jmp T_61.37;
T_61.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
T_61.37 ;
    %jmp T_61.27;
T_61.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029aeda0_0;
    %cmp/s;
    %jmp/0xz  T_61.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
    %jmp T_61.39;
T_61.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
T_61.39 ;
    %jmp T_61.27;
T_61.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029aeda0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_61.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
    %jmp T_61.41;
T_61.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029af0c0_0, 0, 1;
T_61.41 ;
    %jmp T_61.27;
T_61.6 ;
    %load/vec4 v00000000029aef80_0;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.7 ;
    %load/vec4 v00000000029aef80_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_61.42, 4;
    %load/vec4 v00000000029aeda0_0;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
T_61.42 ;
    %jmp T_61.27;
T_61.8 ;
    %load/vec4 v00000000029aef80_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.44, 4;
    %load/vec4 v00000000029aeda0_0;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
T_61.44 ;
    %jmp T_61.27;
T_61.9 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %and;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.10 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %or;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.11 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %xor;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.12 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %or;
    %inv;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.13 ;
    %load/vec4 v00000000029aeda0_0;
    %pad/u 33;
    %load/vec4 v00000000029aef80_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %store/vec4 v00000000029af340_0, 0, 1;
    %load/vec4 v00000000029aeda0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029aef80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.47, 8;
T_61.46 ; End of true expr.
    %load/vec4 v00000000029aef80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ae8a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.49, 9;
T_61.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.49, 9;
 ; End of false expr.
    %blend;
T_61.49;
    %jmp/0 T_61.47, 8;
 ; End of false expr.
    %blend;
T_61.47;
    %pad/s 1;
    %store/vec4 v00000000029b03b0_0, 0, 1;
    %jmp T_61.27;
T_61.14 ;
    %load/vec4 v00000000029aeda0_0;
    %pad/u 33;
    %load/vec4 v00000000029aef80_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %store/vec4 v00000000029af340_0, 0, 1;
    %load/vec4 v00000000029aeda0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029aef80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.51, 8;
T_61.50 ; End of true expr.
    %load/vec4 v00000000029aef80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ae8a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.53, 9;
T_61.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.53, 9;
 ; End of false expr.
    %blend;
T_61.53;
    %jmp/0 T_61.51, 8;
 ; End of false expr.
    %blend;
T_61.51;
    %pad/s 1;
    %store/vec4 v00000000029b03b0_0, 0, 1;
    %jmp T_61.27;
T_61.15 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %add;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %load/vec4 v00000000029aeda0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029aef80_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.55, 8;
T_61.54 ; End of true expr.
    %load/vec4 v00000000029aef80_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ae8a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.57, 9;
T_61.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.57, 9;
 ; End of false expr.
    %blend;
T_61.57;
    %jmp/0 T_61.55, 8;
 ; End of false expr.
    %blend;
T_61.55;
    %pad/s 1;
    %store/vec4 v00000000029b03b0_0, 0, 1;
    %load/vec4 v00000000029ae8a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.59, 8;
T_61.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.59, 8;
 ; End of false expr.
    %blend;
T_61.59;
    %pad/s 1;
    %store/vec4 v00000000029b0d10_0, 0, 1;
    %load/vec4 v00000000029ae8a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.61, 8;
T_61.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.61, 8;
 ; End of false expr.
    %blend;
T_61.61;
    %store/vec4 v00000000029b18f0_0, 0, 1;
    %jmp T_61.27;
T_61.16 ;
    %load/vec4 v00000000029aef80_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029b12b0_0, 0, 32;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029b12b0_0;
    %add;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %load/vec4 v00000000029aeda0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b12b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.63, 8;
T_61.62 ; End of true expr.
    %load/vec4 v00000000029b12b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029ae8a0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.65, 9;
T_61.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.65, 9;
 ; End of false expr.
    %blend;
T_61.65;
    %jmp/0 T_61.63, 8;
 ; End of false expr.
    %blend;
T_61.63;
    %pad/s 1;
    %store/vec4 v00000000029b03b0_0, 0, 1;
    %load/vec4 v00000000029ae8a0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.67, 8;
T_61.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.67, 8;
 ; End of false expr.
    %blend;
T_61.67;
    %pad/s 1;
    %store/vec4 v00000000029b0d10_0, 0, 1;
    %load/vec4 v00000000029ae8a0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.69, 8;
T_61.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.69, 8;
 ; End of false expr.
    %blend;
T_61.69;
    %store/vec4 v00000000029b18f0_0, 0, 1;
    %jmp T_61.27;
T_61.17 ;
    %load/vec4 v00000000029aef80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.18 ;
    %load/vec4 v00000000029aef80_0;
    %ix/getv 4, v00000000029aeda0_0;
    %shiftl 4;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.19 ;
    %load/vec4 v00000000029aef80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.20 ;
    %load/vec4 v00000000029aef80_0;
    %ix/getv 4, v00000000029aeda0_0;
    %shiftr 4;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.21 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.71;
T_61.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
T_61.71 ;
    %jmp T_61.27;
T_61.22 ;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029aef80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.73;
T_61.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
T_61.73 ;
    %jmp T_61.27;
T_61.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029b17b0_0, 0, 32;
T_61.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029b17b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.75, 5;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029b17b0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_61.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029b1850_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029b17b0_0, 0, 32;
T_61.76 ;
    %load/vec4 v00000000029b1850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.78, 4;
    %load/vec4 v00000000029af160_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029af160_0, 0, 32;
T_61.78 ;
    %load/vec4 v00000000029b17b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029b17b0_0, 0, 32;
    %jmp T_61.74;
T_61.75 ;
    %load/vec4 v00000000029af160_0;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029b17b0_0, 0, 32;
T_61.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029b17b0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.81, 5;
    %load/vec4 v00000000029aeda0_0;
    %load/vec4 v00000000029b17b0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029b1850_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029b17b0_0, 0, 32;
T_61.82 ;
    %load/vec4 v00000000029b1850_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.84, 4;
    %load/vec4 v00000000029af160_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029af160_0, 0, 32;
T_61.84 ;
    %load/vec4 v00000000029b17b0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029b17b0_0, 0, 32;
    %jmp T_61.80;
T_61.81 ;
    %load/vec4 v00000000029af160_0;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.25 ;
    %load/vec4 v00000000029aeda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.26 ;
    %load/vec4 v00000000029aeda0_0;
    %ix/getv 4, v00000000029aef80_0;
    %shiftr 4;
    %store/vec4 v00000000029ae8a0_0, 0, 32;
    %jmp T_61.27;
T_61.27 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000000000299f070;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ae260_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_000000000299f070;
T_63 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v00000000029af700 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029af700, 0>, &A<v00000000029af700, 1>, &A<v00000000029af700, 2>, &A<v00000000029af700, 3> {0 0 0};
    %end;
    .thread T_63;
    .scope S_000000000299f070;
T_64 ;
    %wait E_00000000028ff690;
    %delay 1, 0;
    %load/vec4 v00000000029af480_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v00000000029afac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
    %ix/getv 4, v00000000029afe80_0;
    %load/vec4a v00000000029af700, 4;
    %load/vec4 v00000000029afe80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029af700, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029afe80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029af700, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029afe80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029af700, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029af7a0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
    %load/vec4 v00000000029aebc0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029afe80_0;
    %store/vec4a v00000000029af700, 4, 0;
    %load/vec4 v00000000029aebc0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029afe80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029af700, 4, 0;
    %load/vec4 v00000000029aebc0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029afe80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029af700, 4, 0;
    %load/vec4 v00000000029aebc0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029afe80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029af700, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v00000000029afac0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029afe80_0;
    %load/vec4a v00000000029af700, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029af7a0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
    %load/vec4 v00000000029aebc0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029afe80_0;
    %store/vec4a v00000000029af700, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029ae260_0;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_00000000029b27e0;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029b1b70_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_00000000029b27e0;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029b1c10_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_00000000029b27e0;
T_67 ;
    %wait E_00000000028ff910;
    %load/vec4 v00000000029b1170_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029b1710_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v00000000029b1c10_0;
    %load/vec4 v00000000029b1170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029b0270_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v00000000029b1b70_0;
    %load/vec4 v00000000029b1170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029b0270_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000000000299ed70;
T_68 ;
    %wait E_00000000028ffa50;
    %load/vec4 v00000000029b0950_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029b1ad0_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00000000029b3fe0;
T_69 ;
    %wait E_00000000028ff8d0;
    %load/vec4 v00000000029b0b30_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029b1fd0_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000000000299f4f0;
T_70 ;
    %wait E_00000000028febd0;
    %load/vec4 v00000000029aeee0_0;
    %load/vec4 v00000000029ae440_0;
    %add;
    %store/vec4 v00000000029afd40_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000000029b33e0;
T_71 ;
    %wait E_00000000028fee50;
    %load/vec4 v00000000029b06d0_0;
    %load/vec4 v00000000029b0e50_0;
    %and;
    %store/vec4 v00000000029b0ef0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000029b36e0;
T_72 ;
    %wait E_00000000029001d0;
    %load/vec4 v00000000029b6e60_0;
    %store/vec4 v00000000029b7360_0, 0, 32;
    %jmp T_72;
    .thread T_72;
    .scope S_00000000029b39e0;
T_73 ;
    %wait E_00000000029005d0;
    %load/vec4 v00000000029b7040_0;
    %store/vec4 v00000000029b6aa0_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_00000000029b2ae0;
T_74 ;
    %wait E_00000000028ffa90;
    %load/vec4 v00000000029b7fe0_0;
    %store/vec4 v00000000029b7680_0, 0, 32;
    %jmp T_74;
    .thread T_74;
    .scope S_00000000029b2960;
T_75 ;
    %wait E_00000000028ff110;
    %load/vec4 v00000000029b4840_0;
    %store/vec4 v00000000029b4ac0_0, 0, 32;
    %jmp T_75;
    .thread T_75;
    .scope S_00000000029b21e0;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029b7ea0_0, 0;
    %end;
    .thread T_76;
    .scope S_00000000029b21e0;
T_77 ;
    %wait E_0000000002900910;
    %delay 1, 0;
    %load/vec4 v00000000029b7e00_0;
    %store/vec4 v00000000029b7ea0_0, 0, 32;
    %jmp T_77;
    .thread T_77;
    .scope S_00000000029b3560;
T_78 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %end;
    .thread T_78;
    .scope S_00000000029b3560;
T_79 ;
    %wait E_00000000028ff0d0;
    %load/vec4 v00000000029b45c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_79.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_79.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_79.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_79.15, 6;
    %jmp T_79.16;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b65a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6640_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029b6000_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b42a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6460_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %jmp T_79.16;
T_79.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b42a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b65a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4660_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000029b6000_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029b66e0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b65a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %jmp T_79.16;
T_79.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b65a0_0, 0, 1;
    %load/vec4 v00000000029b5ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b4520_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
T_79.17 ;
    %jmp T_79.16;
T_79.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b42a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4520_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029b6000_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029b66e0_0, 0, 6;
    %load/vec4 v00000000029b68c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_79.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_79.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_79.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_79.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_79.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_79.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_79.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_79.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_79.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_79.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_79.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_79.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_79.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_79.33, 6;
    %jmp T_79.34;
T_79.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000029b66e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b4660_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000000029b66e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000000029b66e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000000029b66e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6280_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6280_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b4660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6280_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.34;
T_79.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %jmp T_79.34;
T_79.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %jmp T_79.34;
T_79.33 ;
    %vpi_call 5 175 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000000029b66e0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %jmp T_79.34;
T_79.34 ;
    %pop/vec4 1;
    %jmp T_79.16;
T_79.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b4a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029b6000_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b42a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4a20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6640_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029b6000_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b42a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %jmp T_79.16;
T_79.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029b6000_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %load/vec4 v00000000029b5ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
T_79.35 ;
    %jmp T_79.16;
T_79.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6460_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b42a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029b45c0_0, 0, 5;
    %jmp T_79.16;
T_79.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029b6000_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6460_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000029b6000_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000029b66e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %load/vec4 v00000000029b5ec0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
T_79.37 ;
    %jmp T_79.16;
T_79.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b5740_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b4a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b42a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5740_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b4c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b5f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b63c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b6460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029b6640_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029b6000_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b4c00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b51a0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029b6000_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b65a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029b45c0_0, 0;
    %jmp T_79.16;
T_79.16 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_00000000029b3e60;
T_80 ;
    %wait E_00000000028fff90;
    %load/vec4 v00000000029bb760_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v00000000029bb3a0_0;
    %store/vec4 v00000000029ba400_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v00000000029bab80_0;
    %store/vec4 v00000000029ba400_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00000000029b3b60;
T_81 ;
    %wait E_0000000002900050;
    %load/vec4 v00000000029baae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v00000000029bba80_0;
    %store/vec4 v00000000029bbb20_0, 0, 6;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v00000000029bc660_0;
    %store/vec4 v00000000029bbb20_0, 0, 6;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00000000029b3260;
T_82 ;
    %wait E_00000000029009d0;
    %load/vec4 v00000000029bc340_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v00000000029ba900_0;
    %store/vec4 v00000000029bb800_0, 0, 5;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v00000000029bc480_0;
    %store/vec4 v00000000029bb800_0, 0, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_00000000029b2660;
T_83 ;
    %wait E_00000000028fefd0;
    %load/vec4 v00000000029b5100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %load/vec4 v00000000029b60a0_0;
    %store/vec4 v00000000029b5380_0, 0, 32;
    %jmp T_83.5;
T_83.0 ;
    %load/vec4 v00000000029b60a0_0;
    %store/vec4 v00000000029b5380_0, 0, 32;
    %jmp T_83.5;
T_83.1 ;
    %load/vec4 v00000000029b5e20_0;
    %store/vec4 v00000000029b5380_0, 0, 32;
    %jmp T_83.5;
T_83.2 ;
    %load/vec4 v00000000029b43e0_0;
    %store/vec4 v00000000029b5380_0, 0, 32;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v00000000029b5920_0;
    %store/vec4 v00000000029b5380_0, 0, 32;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_00000000029b3ce0;
T_84 ;
    %wait E_00000000029003d0;
    %load/vec4 v00000000029bc8e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v00000000029bbbc0_0;
    %store/vec4 v00000000029ba540_0, 0, 32;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v00000000029bc0c0_0;
    %store/vec4 v00000000029ba540_0, 0, 32;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00000000029b2c60;
T_85 ;
    %wait E_00000000028fef90;
    %load/vec4 v00000000029b56a0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v00000000029b5ba0_0;
    %store/vec4 v00000000029b4fc0_0, 0, 32;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v00000000029b5600_0;
    %store/vec4 v00000000029b4fc0_0, 0, 32;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_00000000029b30e0;
T_86 ;
    %wait E_0000000002900a50;
    %load/vec4 v00000000029b6dc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v00000000029b7720_0;
    %store/vec4 v00000000029b7220_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v00000000029b4b60_0;
    %store/vec4 v00000000029b7220_0, 0, 32;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00000000029b2360;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
    %end;
    .thread T_87;
    .scope S_00000000029b2360;
T_88 ;
    %wait E_0000000002900350;
    %load/vec4 v00000000029b7ae0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_88.0, 4;
    %delay 1, 0;
    %load/vec4 v00000000029b6d20_0;
    %load/vec4 v00000000029b7ae0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029b74a0, 0, 4;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_00000000029b2360;
T_89 ;
    %wait E_0000000002900590;
    %load/vec4 v00000000029b7a40_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029b74a0, 4;
    %assign/vec4 v00000000029b6fa0_0, 0;
    %load/vec4 v00000000029b6a00_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029b74a0, 4;
    %assign/vec4 v00000000029b6be0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00000000029b3860;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029bad60_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_00000000029b3860;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029bbd00_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_00000000029b3860;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029bbe40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_00000000029b3860;
T_93 ;
    %wait E_00000000029006d0;
    %load/vec4 v00000000029ba360_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_93.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_93.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_93.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_93.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_93.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_93.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_93.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_93.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_93.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_93.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_93.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_93.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_93.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_93.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_93.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_93.26, 6;
    %jmp T_93.27;
T_93.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
    %jmp T_93.27;
T_93.1 ;
    %load/vec4 v00000000029baf40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
    %jmp T_93.29;
T_93.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
T_93.29 ;
    %jmp T_93.27;
T_93.2 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_93.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_93.31, 8;
T_93.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_93.31, 8;
 ; End of false expr.
    %blend;
T_93.31;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %load/vec4 v00000000029bbda0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.33, 8;
T_93.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.33, 8;
 ; End of false expr.
    %blend;
T_93.33;
    %store/vec4 v00000000029bbe40_0, 0, 1;
    %load/vec4 v00000000029bbda0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.35, 8;
T_93.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.35, 8;
 ; End of false expr.
    %blend;
T_93.35;
    %pad/s 1;
    %store/vec4 v00000000029bb940_0, 0, 1;
    %jmp T_93.27;
T_93.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029bc7a0_0;
    %load/vec4 v00000000029baf40_0;
    %cmp/s;
    %jmp/0xz  T_93.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
    %jmp T_93.37;
T_93.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
T_93.37 ;
    %jmp T_93.27;
T_93.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029baf40_0;
    %cmp/s;
    %jmp/0xz  T_93.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
    %jmp T_93.39;
T_93.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
T_93.39 ;
    %jmp T_93.27;
T_93.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029baf40_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_93.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
    %jmp T_93.41;
T_93.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029ba860_0, 0, 1;
T_93.41 ;
    %jmp T_93.27;
T_93.6 ;
    %load/vec4 v00000000029bc7a0_0;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.7 ;
    %load/vec4 v00000000029bc7a0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_93.42, 4;
    %load/vec4 v00000000029baf40_0;
    %store/vec4 v00000000029bbda0_0, 0, 32;
T_93.42 ;
    %jmp T_93.27;
T_93.8 ;
    %load/vec4 v00000000029bc7a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.44, 4;
    %load/vec4 v00000000029baf40_0;
    %store/vec4 v00000000029bbda0_0, 0, 32;
T_93.44 ;
    %jmp T_93.27;
T_93.9 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %and;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.10 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %or;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.11 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %xor;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.12 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %or;
    %inv;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.13 ;
    %load/vec4 v00000000029baf40_0;
    %pad/u 33;
    %load/vec4 v00000000029bc7a0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %store/vec4 v00000000029bacc0_0, 0, 1;
    %load/vec4 v00000000029baf40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bc7a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.47, 8;
T_93.46 ; End of true expr.
    %load/vec4 v00000000029bc7a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bbda0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.49, 9;
T_93.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.49, 9;
 ; End of false expr.
    %blend;
T_93.49;
    %jmp/0 T_93.47, 8;
 ; End of false expr.
    %blend;
T_93.47;
    %pad/s 1;
    %store/vec4 v00000000029bc840_0, 0, 1;
    %jmp T_93.27;
T_93.14 ;
    %load/vec4 v00000000029baf40_0;
    %pad/u 33;
    %load/vec4 v00000000029bc7a0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %store/vec4 v00000000029bacc0_0, 0, 1;
    %load/vec4 v00000000029baf40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bc7a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.51, 8;
T_93.50 ; End of true expr.
    %load/vec4 v00000000029bc7a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bbda0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.53, 9;
T_93.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.53, 9;
 ; End of false expr.
    %blend;
T_93.53;
    %jmp/0 T_93.51, 8;
 ; End of false expr.
    %blend;
T_93.51;
    %pad/s 1;
    %store/vec4 v00000000029bc840_0, 0, 1;
    %jmp T_93.27;
T_93.15 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %add;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %load/vec4 v00000000029baf40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bc7a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.55, 8;
T_93.54 ; End of true expr.
    %load/vec4 v00000000029bc7a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bbda0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.57, 9;
T_93.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.57, 9;
 ; End of false expr.
    %blend;
T_93.57;
    %jmp/0 T_93.55, 8;
 ; End of false expr.
    %blend;
T_93.55;
    %pad/s 1;
    %store/vec4 v00000000029bc840_0, 0, 1;
    %load/vec4 v00000000029bbda0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.59, 8;
T_93.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.59, 8;
 ; End of false expr.
    %blend;
T_93.59;
    %pad/s 1;
    %store/vec4 v00000000029bb940_0, 0, 1;
    %load/vec4 v00000000029bbda0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.61, 8;
T_93.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.61, 8;
 ; End of false expr.
    %blend;
T_93.61;
    %store/vec4 v00000000029bbe40_0, 0, 1;
    %jmp T_93.27;
T_93.16 ;
    %load/vec4 v00000000029bc7a0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029bb9e0_0, 0, 32;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bb9e0_0;
    %add;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %load/vec4 v00000000029baf40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bb9e0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.63, 8;
T_93.62 ; End of true expr.
    %load/vec4 v00000000029bb9e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029bbda0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.65, 9;
T_93.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.65, 9;
 ; End of false expr.
    %blend;
T_93.65;
    %jmp/0 T_93.63, 8;
 ; End of false expr.
    %blend;
T_93.63;
    %pad/s 1;
    %store/vec4 v00000000029bc840_0, 0, 1;
    %load/vec4 v00000000029bbda0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.67, 8;
T_93.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.67, 8;
 ; End of false expr.
    %blend;
T_93.67;
    %pad/s 1;
    %store/vec4 v00000000029bb940_0, 0, 1;
    %load/vec4 v00000000029bbda0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.69, 8;
T_93.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.69, 8;
 ; End of false expr.
    %blend;
T_93.69;
    %store/vec4 v00000000029bbe40_0, 0, 1;
    %jmp T_93.27;
T_93.17 ;
    %load/vec4 v00000000029bc7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.18 ;
    %load/vec4 v00000000029bc7a0_0;
    %ix/getv 4, v00000000029baf40_0;
    %shiftl 4;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.19 ;
    %load/vec4 v00000000029bc7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.20 ;
    %load/vec4 v00000000029bc7a0_0;
    %ix/getv 4, v00000000029baf40_0;
    %shiftr 4;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.21 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.71;
T_93.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029bbda0_0, 0, 32;
T_93.71 ;
    %jmp T_93.27;
T_93.22 ;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029bc7a0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.73;
T_93.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029bbda0_0, 0, 32;
T_93.73 ;
    %jmp T_93.27;
T_93.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029baea0_0, 0, 32;
T_93.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029baea0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.75, 5;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029baea0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_93.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029bbd00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029baea0_0, 0, 32;
T_93.76 ;
    %load/vec4 v00000000029bbd00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.78, 4;
    %load/vec4 v00000000029bad60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029bad60_0, 0, 32;
T_93.78 ;
    %load/vec4 v00000000029baea0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029baea0_0, 0, 32;
    %jmp T_93.74;
T_93.75 ;
    %load/vec4 v00000000029bad60_0;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029baea0_0, 0, 32;
T_93.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029baea0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.81, 5;
    %load/vec4 v00000000029baf40_0;
    %load/vec4 v00000000029baea0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_93.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029bbd00_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029baea0_0, 0, 32;
T_93.82 ;
    %load/vec4 v00000000029bbd00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.84, 4;
    %load/vec4 v00000000029bad60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029bad60_0, 0, 32;
T_93.84 ;
    %load/vec4 v00000000029baea0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029baea0_0, 0, 32;
    %jmp T_93.80;
T_93.81 ;
    %load/vec4 v00000000029bad60_0;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.25 ;
    %load/vec4 v00000000029baf40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.26 ;
    %load/vec4 v00000000029baf40_0;
    %ix/getv 4, v00000000029bc7a0_0;
    %shiftr 4;
    %store/vec4 v00000000029bbda0_0, 0, 32;
    %jmp T_93.27;
T_93.27 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_00000000029b24e0;
T_94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029b7400_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_00000000029b24e0;
T_95 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v00000000029b7540 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029b7540, 0>, &A<v00000000029b7540, 1>, &A<v00000000029b7540, 2>, &A<v00000000029b7540, 3> {0 0 0};
    %end;
    .thread T_95;
    .scope S_00000000029b24e0;
T_96 ;
    %wait E_0000000002900390;
    %delay 1, 0;
    %load/vec4 v00000000029b7860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v00000000029b6f00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
    %ix/getv 4, v00000000029b7cc0_0;
    %load/vec4a v00000000029b7540, 4;
    %load/vec4 v00000000029b7cc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029b7540, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029b7cc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029b7540, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029b7cc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029b7540, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029b6c80_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
    %load/vec4 v00000000029b8080_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029b7cc0_0;
    %store/vec4a v00000000029b7540, 4, 0;
    %load/vec4 v00000000029b8080_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029b7cc0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029b7540, 4, 0;
    %load/vec4 v00000000029b8080_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029b7cc0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029b7540, 4, 0;
    %load/vec4 v00000000029b8080_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029b7cc0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029b7540, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
T_96.3 ;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v00000000029b6f00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029b7cc0_0;
    %load/vec4a v00000000029b7540, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029b6c80_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
    %jmp T_96.5;
T_96.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
    %load/vec4 v00000000029b8080_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029b7cc0_0;
    %store/vec4a v00000000029b7540, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029b7400_0;
T_96.5 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_00000000029bfba0;
T_97 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029ba9a0_0, 0, 16;
    %end;
    .thread T_97;
    .scope S_00000000029bfba0;
T_98 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029bac20_0, 0, 16;
    %end;
    .thread T_98;
    .scope S_00000000029bfba0;
T_99 ;
    %wait E_0000000002900850;
    %load/vec4 v00000000029bc3e0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029bc2a0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v00000000029bac20_0;
    %load/vec4 v00000000029bc3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029bc980_0, 0, 32;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v00000000029ba9a0_0;
    %load/vec4 v00000000029bc3e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029bc980_0, 0, 32;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_00000000029beca0;
T_100 ;
    %wait E_0000000002900110;
    %load/vec4 v00000000029bbee0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029bc520_0, 0, 28;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_00000000029bf420;
T_101 ;
    %wait E_00000000028fffd0;
    %load/vec4 v00000000029bbc60_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029ba4a0_0, 0, 32;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_00000000029b2f60;
T_102 ;
    %wait E_0000000002900950;
    %load/vec4 v00000000029bc200_0;
    %load/vec4 v00000000029ba2c0_0;
    %add;
    %store/vec4 v00000000029bb6c0_0, 0, 32;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_00000000029be520;
T_103 ;
    %wait E_0000000002900410;
    %load/vec4 v00000000029bc160_0;
    %load/vec4 v00000000029bae00_0;
    %and;
    %store/vec4 v00000000029bc5c0_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_00000000028074d0;
T_104 ;
    %wait E_0000000002900810;
    %load/vec4 v00000000029bd380_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %load/vec4 v00000000029bdec0_0;
    %store/vec4 v00000000029bda60_0, 0, 5;
    %jmp T_104.4;
T_104.0 ;
    %load/vec4 v00000000029bdec0_0;
    %store/vec4 v00000000029bda60_0, 0, 5;
    %jmp T_104.4;
T_104.1 ;
    %load/vec4 v00000000029bd9c0_0;
    %store/vec4 v00000000029bda60_0, 0, 5;
    %jmp T_104.4;
T_104.2 ;
    %load/vec4 v00000000029bd420_0;
    %store/vec4 v00000000029bda60_0, 0, 5;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest2.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
