// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module SyncDataModuleTemplate__1024entry(
  input        clock,
  input        reset,
  input        io_ren_0,
  input        io_ren_1,
  input        io_ren_2,
  input        io_ren_3,
  input        io_ren_4,
  input        io_ren_5,
  input  [9:0] io_raddr_0,
  input  [9:0] io_raddr_1,
  input  [9:0] io_raddr_2,
  input  [9:0] io_raddr_3,
  input  [9:0] io_raddr_4,
  input  [9:0] io_raddr_5,
  output       io_rdata_0,
  output       io_rdata_1,
  output       io_rdata_2,
  output       io_rdata_3,
  output       io_rdata_4,
  output       io_rdata_5,
  input        io_wen_0,
  input        io_wen_1,
  input  [9:0] io_waddr_0,
  input  [9:0] io_waddr_1,
  input        io_wdata_0,
  input        io_wdata_1
);

  wire       _dataBanks_15_io_rdata_0;
  wire       _dataBanks_15_io_rdata_1;
  wire       _dataBanks_15_io_rdata_2;
  wire       _dataBanks_15_io_rdata_3;
  wire       _dataBanks_15_io_rdata_4;
  wire       _dataBanks_15_io_rdata_5;
  wire       _dataBanks_14_io_rdata_0;
  wire       _dataBanks_14_io_rdata_1;
  wire       _dataBanks_14_io_rdata_2;
  wire       _dataBanks_14_io_rdata_3;
  wire       _dataBanks_14_io_rdata_4;
  wire       _dataBanks_14_io_rdata_5;
  wire       _dataBanks_13_io_rdata_0;
  wire       _dataBanks_13_io_rdata_1;
  wire       _dataBanks_13_io_rdata_2;
  wire       _dataBanks_13_io_rdata_3;
  wire       _dataBanks_13_io_rdata_4;
  wire       _dataBanks_13_io_rdata_5;
  wire       _dataBanks_12_io_rdata_0;
  wire       _dataBanks_12_io_rdata_1;
  wire       _dataBanks_12_io_rdata_2;
  wire       _dataBanks_12_io_rdata_3;
  wire       _dataBanks_12_io_rdata_4;
  wire       _dataBanks_12_io_rdata_5;
  wire       _dataBanks_11_io_rdata_0;
  wire       _dataBanks_11_io_rdata_1;
  wire       _dataBanks_11_io_rdata_2;
  wire       _dataBanks_11_io_rdata_3;
  wire       _dataBanks_11_io_rdata_4;
  wire       _dataBanks_11_io_rdata_5;
  wire       _dataBanks_10_io_rdata_0;
  wire       _dataBanks_10_io_rdata_1;
  wire       _dataBanks_10_io_rdata_2;
  wire       _dataBanks_10_io_rdata_3;
  wire       _dataBanks_10_io_rdata_4;
  wire       _dataBanks_10_io_rdata_5;
  wire       _dataBanks_9_io_rdata_0;
  wire       _dataBanks_9_io_rdata_1;
  wire       _dataBanks_9_io_rdata_2;
  wire       _dataBanks_9_io_rdata_3;
  wire       _dataBanks_9_io_rdata_4;
  wire       _dataBanks_9_io_rdata_5;
  wire       _dataBanks_8_io_rdata_0;
  wire       _dataBanks_8_io_rdata_1;
  wire       _dataBanks_8_io_rdata_2;
  wire       _dataBanks_8_io_rdata_3;
  wire       _dataBanks_8_io_rdata_4;
  wire       _dataBanks_8_io_rdata_5;
  wire       _dataBanks_7_io_rdata_0;
  wire       _dataBanks_7_io_rdata_1;
  wire       _dataBanks_7_io_rdata_2;
  wire       _dataBanks_7_io_rdata_3;
  wire       _dataBanks_7_io_rdata_4;
  wire       _dataBanks_7_io_rdata_5;
  wire       _dataBanks_6_io_rdata_0;
  wire       _dataBanks_6_io_rdata_1;
  wire       _dataBanks_6_io_rdata_2;
  wire       _dataBanks_6_io_rdata_3;
  wire       _dataBanks_6_io_rdata_4;
  wire       _dataBanks_6_io_rdata_5;
  wire       _dataBanks_5_io_rdata_0;
  wire       _dataBanks_5_io_rdata_1;
  wire       _dataBanks_5_io_rdata_2;
  wire       _dataBanks_5_io_rdata_3;
  wire       _dataBanks_5_io_rdata_4;
  wire       _dataBanks_5_io_rdata_5;
  wire       _dataBanks_4_io_rdata_0;
  wire       _dataBanks_4_io_rdata_1;
  wire       _dataBanks_4_io_rdata_2;
  wire       _dataBanks_4_io_rdata_3;
  wire       _dataBanks_4_io_rdata_4;
  wire       _dataBanks_4_io_rdata_5;
  wire       _dataBanks_3_io_rdata_0;
  wire       _dataBanks_3_io_rdata_1;
  wire       _dataBanks_3_io_rdata_2;
  wire       _dataBanks_3_io_rdata_3;
  wire       _dataBanks_3_io_rdata_4;
  wire       _dataBanks_3_io_rdata_5;
  wire       _dataBanks_2_io_rdata_0;
  wire       _dataBanks_2_io_rdata_1;
  wire       _dataBanks_2_io_rdata_2;
  wire       _dataBanks_2_io_rdata_3;
  wire       _dataBanks_2_io_rdata_4;
  wire       _dataBanks_2_io_rdata_5;
  wire       _dataBanks_1_io_rdata_0;
  wire       _dataBanks_1_io_rdata_1;
  wire       _dataBanks_1_io_rdata_2;
  wire       _dataBanks_1_io_rdata_3;
  wire       _dataBanks_1_io_rdata_4;
  wire       _dataBanks_1_io_rdata_5;
  wire       _dataBanks_0_io_rdata_0;
  wire       _dataBanks_0_io_rdata_1;
  wire       _dataBanks_0_io_rdata_2;
  wire       _dataBanks_0_io_rdata_3;
  wire       _dataBanks_0_io_rdata_4;
  wire       _dataBanks_0_io_rdata_5;
  reg  [9:0] raddr_dup_0;
  reg  [9:0] raddr_dup_1;
  reg  [9:0] raddr_dup_2;
  reg  [9:0] raddr_dup_3;
  reg  [9:0] raddr_dup_4;
  reg  [9:0] raddr_dup_5;
  reg        wen_dup_last_REG;
  reg        wen_dup_last_REG_1;
  reg  [9:0] waddr_dup_0;
  reg  [9:0] waddr_dup_1;
  reg        r;
  reg        r_1;
  reg  [9:0] raddr_dup_0_1;
  reg  [9:0] raddr_dup_1_1;
  reg  [9:0] raddr_dup_2_1;
  reg  [9:0] raddr_dup_3_1;
  reg  [9:0] raddr_dup_4_1;
  reg  [9:0] raddr_dup_5_1;
  reg        wen_dup_last_REG_2;
  reg        wen_dup_last_REG_3;
  reg  [9:0] waddr_dup_0_1;
  reg  [9:0] waddr_dup_1_1;
  reg        r_2;
  reg        r_3;
  reg  [9:0] raddr_dup_0_2;
  reg  [9:0] raddr_dup_1_2;
  reg  [9:0] raddr_dup_2_2;
  reg  [9:0] raddr_dup_3_2;
  reg  [9:0] raddr_dup_4_2;
  reg  [9:0] raddr_dup_5_2;
  reg        wen_dup_last_REG_4;
  reg        wen_dup_last_REG_5;
  reg  [9:0] waddr_dup_0_2;
  reg  [9:0] waddr_dup_1_2;
  reg        r_4;
  reg        r_5;
  reg  [9:0] raddr_dup_0_3;
  reg  [9:0] raddr_dup_1_3;
  reg  [9:0] raddr_dup_2_3;
  reg  [9:0] raddr_dup_3_3;
  reg  [9:0] raddr_dup_4_3;
  reg  [9:0] raddr_dup_5_3;
  reg        wen_dup_last_REG_6;
  reg        wen_dup_last_REG_7;
  reg  [9:0] waddr_dup_0_3;
  reg  [9:0] waddr_dup_1_3;
  reg        r_6;
  reg        r_7;
  reg  [9:0] raddr_dup_0_4;
  reg  [9:0] raddr_dup_1_4;
  reg  [9:0] raddr_dup_2_4;
  reg  [9:0] raddr_dup_3_4;
  reg  [9:0] raddr_dup_4_4;
  reg  [9:0] raddr_dup_5_4;
  reg        wen_dup_last_REG_8;
  reg        wen_dup_last_REG_9;
  reg  [9:0] waddr_dup_0_4;
  reg  [9:0] waddr_dup_1_4;
  reg        r_8;
  reg        r_9;
  reg  [9:0] raddr_dup_0_5;
  reg  [9:0] raddr_dup_1_5;
  reg  [9:0] raddr_dup_2_5;
  reg  [9:0] raddr_dup_3_5;
  reg  [9:0] raddr_dup_4_5;
  reg  [9:0] raddr_dup_5_5;
  reg        wen_dup_last_REG_10;
  reg        wen_dup_last_REG_11;
  reg  [9:0] waddr_dup_0_5;
  reg  [9:0] waddr_dup_1_5;
  reg        r_10;
  reg        r_11;
  reg  [9:0] raddr_dup_0_6;
  reg  [9:0] raddr_dup_1_6;
  reg  [9:0] raddr_dup_2_6;
  reg  [9:0] raddr_dup_3_6;
  reg  [9:0] raddr_dup_4_6;
  reg  [9:0] raddr_dup_5_6;
  reg        wen_dup_last_REG_12;
  reg        wen_dup_last_REG_13;
  reg  [9:0] waddr_dup_0_6;
  reg  [9:0] waddr_dup_1_6;
  reg        r_12;
  reg        r_13;
  reg  [9:0] raddr_dup_0_7;
  reg  [9:0] raddr_dup_1_7;
  reg  [9:0] raddr_dup_2_7;
  reg  [9:0] raddr_dup_3_7;
  reg  [9:0] raddr_dup_4_7;
  reg  [9:0] raddr_dup_5_7;
  reg        wen_dup_last_REG_14;
  reg        wen_dup_last_REG_15;
  reg  [9:0] waddr_dup_0_7;
  reg  [9:0] waddr_dup_1_7;
  reg        r_14;
  reg        r_15;
  reg  [9:0] raddr_dup_0_8;
  reg  [9:0] raddr_dup_1_8;
  reg  [9:0] raddr_dup_2_8;
  reg  [9:0] raddr_dup_3_8;
  reg  [9:0] raddr_dup_4_8;
  reg  [9:0] raddr_dup_5_8;
  reg        wen_dup_last_REG_16;
  reg        wen_dup_last_REG_17;
  reg  [9:0] waddr_dup_0_8;
  reg  [9:0] waddr_dup_1_8;
  reg        r_16;
  reg        r_17;
  reg  [9:0] raddr_dup_0_9;
  reg  [9:0] raddr_dup_1_9;
  reg  [9:0] raddr_dup_2_9;
  reg  [9:0] raddr_dup_3_9;
  reg  [9:0] raddr_dup_4_9;
  reg  [9:0] raddr_dup_5_9;
  reg        wen_dup_last_REG_18;
  reg        wen_dup_last_REG_19;
  reg  [9:0] waddr_dup_0_9;
  reg  [9:0] waddr_dup_1_9;
  reg        r_18;
  reg        r_19;
  reg  [9:0] raddr_dup_0_10;
  reg  [9:0] raddr_dup_1_10;
  reg  [9:0] raddr_dup_2_10;
  reg  [9:0] raddr_dup_3_10;
  reg  [9:0] raddr_dup_4_10;
  reg  [9:0] raddr_dup_5_10;
  reg        wen_dup_last_REG_20;
  reg        wen_dup_last_REG_21;
  reg  [9:0] waddr_dup_0_10;
  reg  [9:0] waddr_dup_1_10;
  reg        r_20;
  reg        r_21;
  reg  [9:0] raddr_dup_0_11;
  reg  [9:0] raddr_dup_1_11;
  reg  [9:0] raddr_dup_2_11;
  reg  [9:0] raddr_dup_3_11;
  reg  [9:0] raddr_dup_4_11;
  reg  [9:0] raddr_dup_5_11;
  reg        wen_dup_last_REG_22;
  reg        wen_dup_last_REG_23;
  reg  [9:0] waddr_dup_0_11;
  reg  [9:0] waddr_dup_1_11;
  reg        r_22;
  reg        r_23;
  reg  [9:0] raddr_dup_0_12;
  reg  [9:0] raddr_dup_1_12;
  reg  [9:0] raddr_dup_2_12;
  reg  [9:0] raddr_dup_3_12;
  reg  [9:0] raddr_dup_4_12;
  reg  [9:0] raddr_dup_5_12;
  reg        wen_dup_last_REG_24;
  reg        wen_dup_last_REG_25;
  reg  [9:0] waddr_dup_0_12;
  reg  [9:0] waddr_dup_1_12;
  reg        r_24;
  reg        r_25;
  reg  [9:0] raddr_dup_0_13;
  reg  [9:0] raddr_dup_1_13;
  reg  [9:0] raddr_dup_2_13;
  reg  [9:0] raddr_dup_3_13;
  reg  [9:0] raddr_dup_4_13;
  reg  [9:0] raddr_dup_5_13;
  reg        wen_dup_last_REG_26;
  reg        wen_dup_last_REG_27;
  reg  [9:0] waddr_dup_0_13;
  reg  [9:0] waddr_dup_1_13;
  reg        r_26;
  reg        r_27;
  reg  [9:0] raddr_dup_0_14;
  reg  [9:0] raddr_dup_1_14;
  reg  [9:0] raddr_dup_2_14;
  reg  [9:0] raddr_dup_3_14;
  reg  [9:0] raddr_dup_4_14;
  reg  [9:0] raddr_dup_5_14;
  reg        wen_dup_last_REG_28;
  reg        wen_dup_last_REG_29;
  reg  [9:0] waddr_dup_0_14;
  reg  [9:0] waddr_dup_1_14;
  reg        r_28;
  reg        r_29;
  reg  [9:0] raddr_dup_0_15;
  reg  [9:0] raddr_dup_1_15;
  reg  [9:0] raddr_dup_2_15;
  reg  [9:0] raddr_dup_3_15;
  reg  [9:0] raddr_dup_4_15;
  reg  [9:0] raddr_dup_5_15;
  reg        wen_dup_last_REG_30;
  reg        wen_dup_last_REG_31;
  reg  [9:0] waddr_dup_0_15;
  reg  [9:0] waddr_dup_1_15;
  reg        r_30;
  reg        r_31;
  reg  [9:0] raddr_dup;
  reg  [9:0] raddr_dup_6;
  reg  [9:0] raddr_dup_7;
  reg  [9:0] raddr_dup_8;
  reg  [9:0] raddr_dup_9;
  reg  [9:0] raddr_dup_10;
  always @(posedge clock) begin
    if (io_ren_0) begin
      raddr_dup_0 <= io_raddr_0;
      raddr_dup_0_1 <= io_raddr_0;
      raddr_dup_0_2 <= io_raddr_0;
      raddr_dup_0_3 <= io_raddr_0;
      raddr_dup_0_4 <= io_raddr_0;
      raddr_dup_0_5 <= io_raddr_0;
      raddr_dup_0_6 <= io_raddr_0;
      raddr_dup_0_7 <= io_raddr_0;
      raddr_dup_0_8 <= io_raddr_0;
      raddr_dup_0_9 <= io_raddr_0;
      raddr_dup_0_10 <= io_raddr_0;
      raddr_dup_0_11 <= io_raddr_0;
      raddr_dup_0_12 <= io_raddr_0;
      raddr_dup_0_13 <= io_raddr_0;
      raddr_dup_0_14 <= io_raddr_0;
      raddr_dup_0_15 <= io_raddr_0;
      raddr_dup <= io_raddr_0;
    end
    if (io_ren_1) begin
      raddr_dup_1 <= io_raddr_1;
      raddr_dup_1_1 <= io_raddr_1;
      raddr_dup_1_2 <= io_raddr_1;
      raddr_dup_1_3 <= io_raddr_1;
      raddr_dup_1_4 <= io_raddr_1;
      raddr_dup_1_5 <= io_raddr_1;
      raddr_dup_1_6 <= io_raddr_1;
      raddr_dup_1_7 <= io_raddr_1;
      raddr_dup_1_8 <= io_raddr_1;
      raddr_dup_1_9 <= io_raddr_1;
      raddr_dup_1_10 <= io_raddr_1;
      raddr_dup_1_11 <= io_raddr_1;
      raddr_dup_1_12 <= io_raddr_1;
      raddr_dup_1_13 <= io_raddr_1;
      raddr_dup_1_14 <= io_raddr_1;
      raddr_dup_1_15 <= io_raddr_1;
      raddr_dup_6 <= io_raddr_1;
    end
    if (io_ren_2) begin
      raddr_dup_2 <= io_raddr_2;
      raddr_dup_2_1 <= io_raddr_2;
      raddr_dup_2_2 <= io_raddr_2;
      raddr_dup_2_3 <= io_raddr_2;
      raddr_dup_2_4 <= io_raddr_2;
      raddr_dup_2_5 <= io_raddr_2;
      raddr_dup_2_6 <= io_raddr_2;
      raddr_dup_2_7 <= io_raddr_2;
      raddr_dup_2_8 <= io_raddr_2;
      raddr_dup_2_9 <= io_raddr_2;
      raddr_dup_2_10 <= io_raddr_2;
      raddr_dup_2_11 <= io_raddr_2;
      raddr_dup_2_12 <= io_raddr_2;
      raddr_dup_2_13 <= io_raddr_2;
      raddr_dup_2_14 <= io_raddr_2;
      raddr_dup_2_15 <= io_raddr_2;
      raddr_dup_7 <= io_raddr_2;
    end
    if (io_ren_3) begin
      raddr_dup_3 <= io_raddr_3;
      raddr_dup_3_1 <= io_raddr_3;
      raddr_dup_3_2 <= io_raddr_3;
      raddr_dup_3_3 <= io_raddr_3;
      raddr_dup_3_4 <= io_raddr_3;
      raddr_dup_3_5 <= io_raddr_3;
      raddr_dup_3_6 <= io_raddr_3;
      raddr_dup_3_7 <= io_raddr_3;
      raddr_dup_3_8 <= io_raddr_3;
      raddr_dup_3_9 <= io_raddr_3;
      raddr_dup_3_10 <= io_raddr_3;
      raddr_dup_3_11 <= io_raddr_3;
      raddr_dup_3_12 <= io_raddr_3;
      raddr_dup_3_13 <= io_raddr_3;
      raddr_dup_3_14 <= io_raddr_3;
      raddr_dup_3_15 <= io_raddr_3;
      raddr_dup_8 <= io_raddr_3;
    end
    if (io_ren_4) begin
      raddr_dup_4 <= io_raddr_4;
      raddr_dup_4_1 <= io_raddr_4;
      raddr_dup_4_2 <= io_raddr_4;
      raddr_dup_4_3 <= io_raddr_4;
      raddr_dup_4_4 <= io_raddr_4;
      raddr_dup_4_5 <= io_raddr_4;
      raddr_dup_4_6 <= io_raddr_4;
      raddr_dup_4_7 <= io_raddr_4;
      raddr_dup_4_8 <= io_raddr_4;
      raddr_dup_4_9 <= io_raddr_4;
      raddr_dup_4_10 <= io_raddr_4;
      raddr_dup_4_11 <= io_raddr_4;
      raddr_dup_4_12 <= io_raddr_4;
      raddr_dup_4_13 <= io_raddr_4;
      raddr_dup_4_14 <= io_raddr_4;
      raddr_dup_4_15 <= io_raddr_4;
      raddr_dup_9 <= io_raddr_4;
    end
    if (io_ren_5) begin
      raddr_dup_5 <= io_raddr_5;
      raddr_dup_5_1 <= io_raddr_5;
      raddr_dup_5_2 <= io_raddr_5;
      raddr_dup_5_3 <= io_raddr_5;
      raddr_dup_5_4 <= io_raddr_5;
      raddr_dup_5_5 <= io_raddr_5;
      raddr_dup_5_6 <= io_raddr_5;
      raddr_dup_5_7 <= io_raddr_5;
      raddr_dup_5_8 <= io_raddr_5;
      raddr_dup_5_9 <= io_raddr_5;
      raddr_dup_5_10 <= io_raddr_5;
      raddr_dup_5_11 <= io_raddr_5;
      raddr_dup_5_12 <= io_raddr_5;
      raddr_dup_5_13 <= io_raddr_5;
      raddr_dup_5_14 <= io_raddr_5;
      raddr_dup_5_15 <= io_raddr_5;
      raddr_dup_10 <= io_raddr_5;
    end
    if (io_wen_0) begin
      waddr_dup_0 <= io_waddr_0;
      r <= io_wdata_0;
      waddr_dup_0_1 <= io_waddr_0;
      r_2 <= io_wdata_0;
      waddr_dup_0_2 <= io_waddr_0;
      r_4 <= io_wdata_0;
      waddr_dup_0_3 <= io_waddr_0;
      r_6 <= io_wdata_0;
      waddr_dup_0_4 <= io_waddr_0;
      r_8 <= io_wdata_0;
      waddr_dup_0_5 <= io_waddr_0;
      r_10 <= io_wdata_0;
      waddr_dup_0_6 <= io_waddr_0;
      r_12 <= io_wdata_0;
      waddr_dup_0_7 <= io_waddr_0;
      r_14 <= io_wdata_0;
      waddr_dup_0_8 <= io_waddr_0;
      r_16 <= io_wdata_0;
      waddr_dup_0_9 <= io_waddr_0;
      r_18 <= io_wdata_0;
      waddr_dup_0_10 <= io_waddr_0;
      r_20 <= io_wdata_0;
      waddr_dup_0_11 <= io_waddr_0;
      r_22 <= io_wdata_0;
      waddr_dup_0_12 <= io_waddr_0;
      r_24 <= io_wdata_0;
      waddr_dup_0_13 <= io_waddr_0;
      r_26 <= io_wdata_0;
      waddr_dup_0_14 <= io_waddr_0;
      r_28 <= io_wdata_0;
      waddr_dup_0_15 <= io_waddr_0;
      r_30 <= io_wdata_0;
    end
    if (io_wen_1) begin
      waddr_dup_1 <= io_waddr_1;
      r_1 <= io_wdata_1;
      waddr_dup_1_1 <= io_waddr_1;
      r_3 <= io_wdata_1;
      waddr_dup_1_2 <= io_waddr_1;
      r_5 <= io_wdata_1;
      waddr_dup_1_3 <= io_waddr_1;
      r_7 <= io_wdata_1;
      waddr_dup_1_4 <= io_waddr_1;
      r_9 <= io_wdata_1;
      waddr_dup_1_5 <= io_waddr_1;
      r_11 <= io_wdata_1;
      waddr_dup_1_6 <= io_waddr_1;
      r_13 <= io_wdata_1;
      waddr_dup_1_7 <= io_waddr_1;
      r_15 <= io_wdata_1;
      waddr_dup_1_8 <= io_waddr_1;
      r_17 <= io_wdata_1;
      waddr_dup_1_9 <= io_waddr_1;
      r_19 <= io_wdata_1;
      waddr_dup_1_10 <= io_waddr_1;
      r_21 <= io_wdata_1;
      waddr_dup_1_11 <= io_waddr_1;
      r_23 <= io_wdata_1;
      waddr_dup_1_12 <= io_waddr_1;
      r_25 <= io_wdata_1;
      waddr_dup_1_13 <= io_waddr_1;
      r_27 <= io_wdata_1;
      waddr_dup_1_14 <= io_waddr_1;
      r_29 <= io_wdata_1;
      waddr_dup_1_15 <= io_waddr_1;
      r_31 <= io_wdata_1;
    end
  end // always @(posedge)
  always @(posedge clock or posedge reset) begin
    if (reset) begin
      wen_dup_last_REG <= 1'h0;
      wen_dup_last_REG_1 <= 1'h0;
      wen_dup_last_REG_2 <= 1'h0;
      wen_dup_last_REG_3 <= 1'h0;
      wen_dup_last_REG_4 <= 1'h0;
      wen_dup_last_REG_5 <= 1'h0;
      wen_dup_last_REG_6 <= 1'h0;
      wen_dup_last_REG_7 <= 1'h0;
      wen_dup_last_REG_8 <= 1'h0;
      wen_dup_last_REG_9 <= 1'h0;
      wen_dup_last_REG_10 <= 1'h0;
      wen_dup_last_REG_11 <= 1'h0;
      wen_dup_last_REG_12 <= 1'h0;
      wen_dup_last_REG_13 <= 1'h0;
      wen_dup_last_REG_14 <= 1'h0;
      wen_dup_last_REG_15 <= 1'h0;
      wen_dup_last_REG_16 <= 1'h0;
      wen_dup_last_REG_17 <= 1'h0;
      wen_dup_last_REG_18 <= 1'h0;
      wen_dup_last_REG_19 <= 1'h0;
      wen_dup_last_REG_20 <= 1'h0;
      wen_dup_last_REG_21 <= 1'h0;
      wen_dup_last_REG_22 <= 1'h0;
      wen_dup_last_REG_23 <= 1'h0;
      wen_dup_last_REG_24 <= 1'h0;
      wen_dup_last_REG_25 <= 1'h0;
      wen_dup_last_REG_26 <= 1'h0;
      wen_dup_last_REG_27 <= 1'h0;
      wen_dup_last_REG_28 <= 1'h0;
      wen_dup_last_REG_29 <= 1'h0;
      wen_dup_last_REG_30 <= 1'h0;
      wen_dup_last_REG_31 <= 1'h0;
    end
    else begin
      wen_dup_last_REG <= io_wen_0;
      wen_dup_last_REG_1 <= io_wen_1;
      wen_dup_last_REG_2 <= io_wen_0;
      wen_dup_last_REG_3 <= io_wen_1;
      wen_dup_last_REG_4 <= io_wen_0;
      wen_dup_last_REG_5 <= io_wen_1;
      wen_dup_last_REG_6 <= io_wen_0;
      wen_dup_last_REG_7 <= io_wen_1;
      wen_dup_last_REG_8 <= io_wen_0;
      wen_dup_last_REG_9 <= io_wen_1;
      wen_dup_last_REG_10 <= io_wen_0;
      wen_dup_last_REG_11 <= io_wen_1;
      wen_dup_last_REG_12 <= io_wen_0;
      wen_dup_last_REG_13 <= io_wen_1;
      wen_dup_last_REG_14 <= io_wen_0;
      wen_dup_last_REG_15 <= io_wen_1;
      wen_dup_last_REG_16 <= io_wen_0;
      wen_dup_last_REG_17 <= io_wen_1;
      wen_dup_last_REG_18 <= io_wen_0;
      wen_dup_last_REG_19 <= io_wen_1;
      wen_dup_last_REG_20 <= io_wen_0;
      wen_dup_last_REG_21 <= io_wen_1;
      wen_dup_last_REG_22 <= io_wen_0;
      wen_dup_last_REG_23 <= io_wen_1;
      wen_dup_last_REG_24 <= io_wen_0;
      wen_dup_last_REG_25 <= io_wen_1;
      wen_dup_last_REG_26 <= io_wen_0;
      wen_dup_last_REG_27 <= io_wen_1;
      wen_dup_last_REG_28 <= io_wen_0;
      wen_dup_last_REG_29 <= io_wen_1;
      wen_dup_last_REG_30 <= io_wen_0;
      wen_dup_last_REG_31 <= io_wen_1;
    end
  end // always @(posedge, posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:43];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h2C; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        raddr_dup_0 = _RANDOM[6'h0][9:0];
        raddr_dup_1 = _RANDOM[6'h0][19:10];
        raddr_dup_2 = _RANDOM[6'h0][29:20];
        raddr_dup_3 = {_RANDOM[6'h0][31:30], _RANDOM[6'h1][7:0]};
        raddr_dup_4 = _RANDOM[6'h1][17:8];
        raddr_dup_5 = _RANDOM[6'h1][27:18];
        wen_dup_last_REG = _RANDOM[6'h1][28];
        wen_dup_last_REG_1 = _RANDOM[6'h1][29];
        waddr_dup_0 = {_RANDOM[6'h1][31:30], _RANDOM[6'h2][7:0]};
        waddr_dup_1 = _RANDOM[6'h2][17:8];
        r = _RANDOM[6'h2][18];
        r_1 = _RANDOM[6'h2][19];
        raddr_dup_0_1 = _RANDOM[6'h2][29:20];
        raddr_dup_1_1 = {_RANDOM[6'h2][31:30], _RANDOM[6'h3][7:0]};
        raddr_dup_2_1 = _RANDOM[6'h3][17:8];
        raddr_dup_3_1 = _RANDOM[6'h3][27:18];
        raddr_dup_4_1 = {_RANDOM[6'h3][31:28], _RANDOM[6'h4][5:0]};
        raddr_dup_5_1 = _RANDOM[6'h4][15:6];
        wen_dup_last_REG_2 = _RANDOM[6'h4][16];
        wen_dup_last_REG_3 = _RANDOM[6'h4][17];
        waddr_dup_0_1 = _RANDOM[6'h4][27:18];
        waddr_dup_1_1 = {_RANDOM[6'h4][31:28], _RANDOM[6'h5][5:0]};
        r_2 = _RANDOM[6'h5][6];
        r_3 = _RANDOM[6'h5][7];
        raddr_dup_0_2 = _RANDOM[6'h5][17:8];
        raddr_dup_1_2 = _RANDOM[6'h5][27:18];
        raddr_dup_2_2 = {_RANDOM[6'h5][31:28], _RANDOM[6'h6][5:0]};
        raddr_dup_3_2 = _RANDOM[6'h6][15:6];
        raddr_dup_4_2 = _RANDOM[6'h6][25:16];
        raddr_dup_5_2 = {_RANDOM[6'h6][31:26], _RANDOM[6'h7][3:0]};
        wen_dup_last_REG_4 = _RANDOM[6'h7][4];
        wen_dup_last_REG_5 = _RANDOM[6'h7][5];
        waddr_dup_0_2 = _RANDOM[6'h7][15:6];
        waddr_dup_1_2 = _RANDOM[6'h7][25:16];
        r_4 = _RANDOM[6'h7][26];
        r_5 = _RANDOM[6'h7][27];
        raddr_dup_0_3 = {_RANDOM[6'h7][31:28], _RANDOM[6'h8][5:0]};
        raddr_dup_1_3 = _RANDOM[6'h8][15:6];
        raddr_dup_2_3 = _RANDOM[6'h8][25:16];
        raddr_dup_3_3 = {_RANDOM[6'h8][31:26], _RANDOM[6'h9][3:0]};
        raddr_dup_4_3 = _RANDOM[6'h9][13:4];
        raddr_dup_5_3 = _RANDOM[6'h9][23:14];
        wen_dup_last_REG_6 = _RANDOM[6'h9][24];
        wen_dup_last_REG_7 = _RANDOM[6'h9][25];
        waddr_dup_0_3 = {_RANDOM[6'h9][31:26], _RANDOM[6'hA][3:0]};
        waddr_dup_1_3 = _RANDOM[6'hA][13:4];
        r_6 = _RANDOM[6'hA][14];
        r_7 = _RANDOM[6'hA][15];
        raddr_dup_0_4 = _RANDOM[6'hA][25:16];
        raddr_dup_1_4 = {_RANDOM[6'hA][31:26], _RANDOM[6'hB][3:0]};
        raddr_dup_2_4 = _RANDOM[6'hB][13:4];
        raddr_dup_3_4 = _RANDOM[6'hB][23:14];
        raddr_dup_4_4 = {_RANDOM[6'hB][31:24], _RANDOM[6'hC][1:0]};
        raddr_dup_5_4 = _RANDOM[6'hC][11:2];
        wen_dup_last_REG_8 = _RANDOM[6'hC][12];
        wen_dup_last_REG_9 = _RANDOM[6'hC][13];
        waddr_dup_0_4 = _RANDOM[6'hC][23:14];
        waddr_dup_1_4 = {_RANDOM[6'hC][31:24], _RANDOM[6'hD][1:0]};
        r_8 = _RANDOM[6'hD][2];
        r_9 = _RANDOM[6'hD][3];
        raddr_dup_0_5 = _RANDOM[6'hD][13:4];
        raddr_dup_1_5 = _RANDOM[6'hD][23:14];
        raddr_dup_2_5 = {_RANDOM[6'hD][31:24], _RANDOM[6'hE][1:0]};
        raddr_dup_3_5 = _RANDOM[6'hE][11:2];
        raddr_dup_4_5 = _RANDOM[6'hE][21:12];
        raddr_dup_5_5 = _RANDOM[6'hE][31:22];
        wen_dup_last_REG_10 = _RANDOM[6'hF][0];
        wen_dup_last_REG_11 = _RANDOM[6'hF][1];
        waddr_dup_0_5 = _RANDOM[6'hF][11:2];
        waddr_dup_1_5 = _RANDOM[6'hF][21:12];
        r_10 = _RANDOM[6'hF][22];
        r_11 = _RANDOM[6'hF][23];
        raddr_dup_0_6 = {_RANDOM[6'hF][31:24], _RANDOM[6'h10][1:0]};
        raddr_dup_1_6 = _RANDOM[6'h10][11:2];
        raddr_dup_2_6 = _RANDOM[6'h10][21:12];
        raddr_dup_3_6 = _RANDOM[6'h10][31:22];
        raddr_dup_4_6 = _RANDOM[6'h11][9:0];
        raddr_dup_5_6 = _RANDOM[6'h11][19:10];
        wen_dup_last_REG_12 = _RANDOM[6'h11][20];
        wen_dup_last_REG_13 = _RANDOM[6'h11][21];
        waddr_dup_0_6 = _RANDOM[6'h11][31:22];
        waddr_dup_1_6 = _RANDOM[6'h12][9:0];
        r_12 = _RANDOM[6'h12][10];
        r_13 = _RANDOM[6'h12][11];
        raddr_dup_0_7 = _RANDOM[6'h12][21:12];
        raddr_dup_1_7 = _RANDOM[6'h12][31:22];
        raddr_dup_2_7 = _RANDOM[6'h13][9:0];
        raddr_dup_3_7 = _RANDOM[6'h13][19:10];
        raddr_dup_4_7 = _RANDOM[6'h13][29:20];
        raddr_dup_5_7 = {_RANDOM[6'h13][31:30], _RANDOM[6'h14][7:0]};
        wen_dup_last_REG_14 = _RANDOM[6'h14][8];
        wen_dup_last_REG_15 = _RANDOM[6'h14][9];
        waddr_dup_0_7 = _RANDOM[6'h14][19:10];
        waddr_dup_1_7 = _RANDOM[6'h14][29:20];
        r_14 = _RANDOM[6'h14][30];
        r_15 = _RANDOM[6'h14][31];
        raddr_dup_0_8 = _RANDOM[6'h15][9:0];
        raddr_dup_1_8 = _RANDOM[6'h15][19:10];
        raddr_dup_2_8 = _RANDOM[6'h15][29:20];
        raddr_dup_3_8 = {_RANDOM[6'h15][31:30], _RANDOM[6'h16][7:0]};
        raddr_dup_4_8 = _RANDOM[6'h16][17:8];
        raddr_dup_5_8 = _RANDOM[6'h16][27:18];
        wen_dup_last_REG_16 = _RANDOM[6'h16][28];
        wen_dup_last_REG_17 = _RANDOM[6'h16][29];
        waddr_dup_0_8 = {_RANDOM[6'h16][31:30], _RANDOM[6'h17][7:0]};
        waddr_dup_1_8 = _RANDOM[6'h17][17:8];
        r_16 = _RANDOM[6'h17][18];
        r_17 = _RANDOM[6'h17][19];
        raddr_dup_0_9 = _RANDOM[6'h17][29:20];
        raddr_dup_1_9 = {_RANDOM[6'h17][31:30], _RANDOM[6'h18][7:0]};
        raddr_dup_2_9 = _RANDOM[6'h18][17:8];
        raddr_dup_3_9 = _RANDOM[6'h18][27:18];
        raddr_dup_4_9 = {_RANDOM[6'h18][31:28], _RANDOM[6'h19][5:0]};
        raddr_dup_5_9 = _RANDOM[6'h19][15:6];
        wen_dup_last_REG_18 = _RANDOM[6'h19][16];
        wen_dup_last_REG_19 = _RANDOM[6'h19][17];
        waddr_dup_0_9 = _RANDOM[6'h19][27:18];
        waddr_dup_1_9 = {_RANDOM[6'h19][31:28], _RANDOM[6'h1A][5:0]};
        r_18 = _RANDOM[6'h1A][6];
        r_19 = _RANDOM[6'h1A][7];
        raddr_dup_0_10 = _RANDOM[6'h1A][17:8];
        raddr_dup_1_10 = _RANDOM[6'h1A][27:18];
        raddr_dup_2_10 = {_RANDOM[6'h1A][31:28], _RANDOM[6'h1B][5:0]};
        raddr_dup_3_10 = _RANDOM[6'h1B][15:6];
        raddr_dup_4_10 = _RANDOM[6'h1B][25:16];
        raddr_dup_5_10 = {_RANDOM[6'h1B][31:26], _RANDOM[6'h1C][3:0]};
        wen_dup_last_REG_20 = _RANDOM[6'h1C][4];
        wen_dup_last_REG_21 = _RANDOM[6'h1C][5];
        waddr_dup_0_10 = _RANDOM[6'h1C][15:6];
        waddr_dup_1_10 = _RANDOM[6'h1C][25:16];
        r_20 = _RANDOM[6'h1C][26];
        r_21 = _RANDOM[6'h1C][27];
        raddr_dup_0_11 = {_RANDOM[6'h1C][31:28], _RANDOM[6'h1D][5:0]};
        raddr_dup_1_11 = _RANDOM[6'h1D][15:6];
        raddr_dup_2_11 = _RANDOM[6'h1D][25:16];
        raddr_dup_3_11 = {_RANDOM[6'h1D][31:26], _RANDOM[6'h1E][3:0]};
        raddr_dup_4_11 = _RANDOM[6'h1E][13:4];
        raddr_dup_5_11 = _RANDOM[6'h1E][23:14];
        wen_dup_last_REG_22 = _RANDOM[6'h1E][24];
        wen_dup_last_REG_23 = _RANDOM[6'h1E][25];
        waddr_dup_0_11 = {_RANDOM[6'h1E][31:26], _RANDOM[6'h1F][3:0]};
        waddr_dup_1_11 = _RANDOM[6'h1F][13:4];
        r_22 = _RANDOM[6'h1F][14];
        r_23 = _RANDOM[6'h1F][15];
        raddr_dup_0_12 = _RANDOM[6'h1F][25:16];
        raddr_dup_1_12 = {_RANDOM[6'h1F][31:26], _RANDOM[6'h20][3:0]};
        raddr_dup_2_12 = _RANDOM[6'h20][13:4];
        raddr_dup_3_12 = _RANDOM[6'h20][23:14];
        raddr_dup_4_12 = {_RANDOM[6'h20][31:24], _RANDOM[6'h21][1:0]};
        raddr_dup_5_12 = _RANDOM[6'h21][11:2];
        wen_dup_last_REG_24 = _RANDOM[6'h21][12];
        wen_dup_last_REG_25 = _RANDOM[6'h21][13];
        waddr_dup_0_12 = _RANDOM[6'h21][23:14];
        waddr_dup_1_12 = {_RANDOM[6'h21][31:24], _RANDOM[6'h22][1:0]};
        r_24 = _RANDOM[6'h22][2];
        r_25 = _RANDOM[6'h22][3];
        raddr_dup_0_13 = _RANDOM[6'h22][13:4];
        raddr_dup_1_13 = _RANDOM[6'h22][23:14];
        raddr_dup_2_13 = {_RANDOM[6'h22][31:24], _RANDOM[6'h23][1:0]};
        raddr_dup_3_13 = _RANDOM[6'h23][11:2];
        raddr_dup_4_13 = _RANDOM[6'h23][21:12];
        raddr_dup_5_13 = _RANDOM[6'h23][31:22];
        wen_dup_last_REG_26 = _RANDOM[6'h24][0];
        wen_dup_last_REG_27 = _RANDOM[6'h24][1];
        waddr_dup_0_13 = _RANDOM[6'h24][11:2];
        waddr_dup_1_13 = _RANDOM[6'h24][21:12];
        r_26 = _RANDOM[6'h24][22];
        r_27 = _RANDOM[6'h24][23];
        raddr_dup_0_14 = {_RANDOM[6'h24][31:24], _RANDOM[6'h25][1:0]};
        raddr_dup_1_14 = _RANDOM[6'h25][11:2];
        raddr_dup_2_14 = _RANDOM[6'h25][21:12];
        raddr_dup_3_14 = _RANDOM[6'h25][31:22];
        raddr_dup_4_14 = _RANDOM[6'h26][9:0];
        raddr_dup_5_14 = _RANDOM[6'h26][19:10];
        wen_dup_last_REG_28 = _RANDOM[6'h26][20];
        wen_dup_last_REG_29 = _RANDOM[6'h26][21];
        waddr_dup_0_14 = _RANDOM[6'h26][31:22];
        waddr_dup_1_14 = _RANDOM[6'h27][9:0];
        r_28 = _RANDOM[6'h27][10];
        r_29 = _RANDOM[6'h27][11];
        raddr_dup_0_15 = _RANDOM[6'h27][21:12];
        raddr_dup_1_15 = _RANDOM[6'h27][31:22];
        raddr_dup_2_15 = _RANDOM[6'h28][9:0];
        raddr_dup_3_15 = _RANDOM[6'h28][19:10];
        raddr_dup_4_15 = _RANDOM[6'h28][29:20];
        raddr_dup_5_15 = {_RANDOM[6'h28][31:30], _RANDOM[6'h29][7:0]};
        wen_dup_last_REG_30 = _RANDOM[6'h29][8];
        wen_dup_last_REG_31 = _RANDOM[6'h29][9];
        waddr_dup_0_15 = _RANDOM[6'h29][19:10];
        waddr_dup_1_15 = _RANDOM[6'h29][29:20];
        r_30 = _RANDOM[6'h29][30];
        r_31 = _RANDOM[6'h29][31];
        raddr_dup = _RANDOM[6'h2A][9:0];
        raddr_dup_6 = _RANDOM[6'h2A][19:10];
        raddr_dup_7 = _RANDOM[6'h2A][29:20];
        raddr_dup_8 = {_RANDOM[6'h2A][31:30], _RANDOM[6'h2B][7:0]};
        raddr_dup_9 = _RANDOM[6'h2B][17:8];
        raddr_dup_10 = _RANDOM[6'h2B][27:18];
      `endif // RANDOMIZE_REG_INIT
      if (reset) begin
        wen_dup_last_REG = 1'h0;
        wen_dup_last_REG_1 = 1'h0;
        wen_dup_last_REG_2 = 1'h0;
        wen_dup_last_REG_3 = 1'h0;
        wen_dup_last_REG_4 = 1'h0;
        wen_dup_last_REG_5 = 1'h0;
        wen_dup_last_REG_6 = 1'h0;
        wen_dup_last_REG_7 = 1'h0;
        wen_dup_last_REG_8 = 1'h0;
        wen_dup_last_REG_9 = 1'h0;
        wen_dup_last_REG_10 = 1'h0;
        wen_dup_last_REG_11 = 1'h0;
        wen_dup_last_REG_12 = 1'h0;
        wen_dup_last_REG_13 = 1'h0;
        wen_dup_last_REG_14 = 1'h0;
        wen_dup_last_REG_15 = 1'h0;
        wen_dup_last_REG_16 = 1'h0;
        wen_dup_last_REG_17 = 1'h0;
        wen_dup_last_REG_18 = 1'h0;
        wen_dup_last_REG_19 = 1'h0;
        wen_dup_last_REG_20 = 1'h0;
        wen_dup_last_REG_21 = 1'h0;
        wen_dup_last_REG_22 = 1'h0;
        wen_dup_last_REG_23 = 1'h0;
        wen_dup_last_REG_24 = 1'h0;
        wen_dup_last_REG_25 = 1'h0;
        wen_dup_last_REG_26 = 1'h0;
        wen_dup_last_REG_27 = 1'h0;
        wen_dup_last_REG_28 = 1'h0;
        wen_dup_last_REG_29 = 1'h0;
        wen_dup_last_REG_30 = 1'h0;
        wen_dup_last_REG_31 = 1'h0;
      end
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  NegedgeDataModule__64entry dataBanks_0 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0[5:0]),
    .io_raddr_1 (raddr_dup_1[5:0]),
    .io_raddr_2 (raddr_dup_2[5:0]),
    .io_raddr_3 (raddr_dup_3[5:0]),
    .io_raddr_4 (raddr_dup_4[5:0]),
    .io_raddr_5 (raddr_dup_5[5:0]),
    .io_rdata_0 (_dataBanks_0_io_rdata_0),
    .io_rdata_1 (_dataBanks_0_io_rdata_1),
    .io_rdata_2 (_dataBanks_0_io_rdata_2),
    .io_rdata_3 (_dataBanks_0_io_rdata_3),
    .io_rdata_4 (_dataBanks_0_io_rdata_4),
    .io_rdata_5 (_dataBanks_0_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG & waddr_dup_0[9:6] == 4'h0),
    .io_wen_1   (wen_dup_last_REG_1 & waddr_dup_1[9:6] == 4'h0),
    .io_waddr_0 (waddr_dup_0[5:0]),
    .io_waddr_1 (waddr_dup_1[5:0]),
    .io_wdata_0 (r),
    .io_wdata_1 (r_1)
  );
  NegedgeDataModule__64entry dataBanks_1 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_1[5:0]),
    .io_raddr_1 (raddr_dup_1_1[5:0]),
    .io_raddr_2 (raddr_dup_2_1[5:0]),
    .io_raddr_3 (raddr_dup_3_1[5:0]),
    .io_raddr_4 (raddr_dup_4_1[5:0]),
    .io_raddr_5 (raddr_dup_5_1[5:0]),
    .io_rdata_0 (_dataBanks_1_io_rdata_0),
    .io_rdata_1 (_dataBanks_1_io_rdata_1),
    .io_rdata_2 (_dataBanks_1_io_rdata_2),
    .io_rdata_3 (_dataBanks_1_io_rdata_3),
    .io_rdata_4 (_dataBanks_1_io_rdata_4),
    .io_rdata_5 (_dataBanks_1_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_2 & waddr_dup_0_1[9:6] == 4'h1),
    .io_wen_1   (wen_dup_last_REG_3 & waddr_dup_1_1[9:6] == 4'h1),
    .io_waddr_0 (waddr_dup_0_1[5:0]),
    .io_waddr_1 (waddr_dup_1_1[5:0]),
    .io_wdata_0 (r_2),
    .io_wdata_1 (r_3)
  );
  NegedgeDataModule__64entry dataBanks_2 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_2[5:0]),
    .io_raddr_1 (raddr_dup_1_2[5:0]),
    .io_raddr_2 (raddr_dup_2_2[5:0]),
    .io_raddr_3 (raddr_dup_3_2[5:0]),
    .io_raddr_4 (raddr_dup_4_2[5:0]),
    .io_raddr_5 (raddr_dup_5_2[5:0]),
    .io_rdata_0 (_dataBanks_2_io_rdata_0),
    .io_rdata_1 (_dataBanks_2_io_rdata_1),
    .io_rdata_2 (_dataBanks_2_io_rdata_2),
    .io_rdata_3 (_dataBanks_2_io_rdata_3),
    .io_rdata_4 (_dataBanks_2_io_rdata_4),
    .io_rdata_5 (_dataBanks_2_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_4 & waddr_dup_0_2[9:6] == 4'h2),
    .io_wen_1   (wen_dup_last_REG_5 & waddr_dup_1_2[9:6] == 4'h2),
    .io_waddr_0 (waddr_dup_0_2[5:0]),
    .io_waddr_1 (waddr_dup_1_2[5:0]),
    .io_wdata_0 (r_4),
    .io_wdata_1 (r_5)
  );
  NegedgeDataModule__64entry dataBanks_3 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_3[5:0]),
    .io_raddr_1 (raddr_dup_1_3[5:0]),
    .io_raddr_2 (raddr_dup_2_3[5:0]),
    .io_raddr_3 (raddr_dup_3_3[5:0]),
    .io_raddr_4 (raddr_dup_4_3[5:0]),
    .io_raddr_5 (raddr_dup_5_3[5:0]),
    .io_rdata_0 (_dataBanks_3_io_rdata_0),
    .io_rdata_1 (_dataBanks_3_io_rdata_1),
    .io_rdata_2 (_dataBanks_3_io_rdata_2),
    .io_rdata_3 (_dataBanks_3_io_rdata_3),
    .io_rdata_4 (_dataBanks_3_io_rdata_4),
    .io_rdata_5 (_dataBanks_3_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_6 & waddr_dup_0_3[9:6] == 4'h3),
    .io_wen_1   (wen_dup_last_REG_7 & waddr_dup_1_3[9:6] == 4'h3),
    .io_waddr_0 (waddr_dup_0_3[5:0]),
    .io_waddr_1 (waddr_dup_1_3[5:0]),
    .io_wdata_0 (r_6),
    .io_wdata_1 (r_7)
  );
  NegedgeDataModule__64entry dataBanks_4 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_4[5:0]),
    .io_raddr_1 (raddr_dup_1_4[5:0]),
    .io_raddr_2 (raddr_dup_2_4[5:0]),
    .io_raddr_3 (raddr_dup_3_4[5:0]),
    .io_raddr_4 (raddr_dup_4_4[5:0]),
    .io_raddr_5 (raddr_dup_5_4[5:0]),
    .io_rdata_0 (_dataBanks_4_io_rdata_0),
    .io_rdata_1 (_dataBanks_4_io_rdata_1),
    .io_rdata_2 (_dataBanks_4_io_rdata_2),
    .io_rdata_3 (_dataBanks_4_io_rdata_3),
    .io_rdata_4 (_dataBanks_4_io_rdata_4),
    .io_rdata_5 (_dataBanks_4_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_8 & waddr_dup_0_4[9:6] == 4'h4),
    .io_wen_1   (wen_dup_last_REG_9 & waddr_dup_1_4[9:6] == 4'h4),
    .io_waddr_0 (waddr_dup_0_4[5:0]),
    .io_waddr_1 (waddr_dup_1_4[5:0]),
    .io_wdata_0 (r_8),
    .io_wdata_1 (r_9)
  );
  NegedgeDataModule__64entry dataBanks_5 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_5[5:0]),
    .io_raddr_1 (raddr_dup_1_5[5:0]),
    .io_raddr_2 (raddr_dup_2_5[5:0]),
    .io_raddr_3 (raddr_dup_3_5[5:0]),
    .io_raddr_4 (raddr_dup_4_5[5:0]),
    .io_raddr_5 (raddr_dup_5_5[5:0]),
    .io_rdata_0 (_dataBanks_5_io_rdata_0),
    .io_rdata_1 (_dataBanks_5_io_rdata_1),
    .io_rdata_2 (_dataBanks_5_io_rdata_2),
    .io_rdata_3 (_dataBanks_5_io_rdata_3),
    .io_rdata_4 (_dataBanks_5_io_rdata_4),
    .io_rdata_5 (_dataBanks_5_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_10 & waddr_dup_0_5[9:6] == 4'h5),
    .io_wen_1   (wen_dup_last_REG_11 & waddr_dup_1_5[9:6] == 4'h5),
    .io_waddr_0 (waddr_dup_0_5[5:0]),
    .io_waddr_1 (waddr_dup_1_5[5:0]),
    .io_wdata_0 (r_10),
    .io_wdata_1 (r_11)
  );
  NegedgeDataModule__64entry dataBanks_6 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_6[5:0]),
    .io_raddr_1 (raddr_dup_1_6[5:0]),
    .io_raddr_2 (raddr_dup_2_6[5:0]),
    .io_raddr_3 (raddr_dup_3_6[5:0]),
    .io_raddr_4 (raddr_dup_4_6[5:0]),
    .io_raddr_5 (raddr_dup_5_6[5:0]),
    .io_rdata_0 (_dataBanks_6_io_rdata_0),
    .io_rdata_1 (_dataBanks_6_io_rdata_1),
    .io_rdata_2 (_dataBanks_6_io_rdata_2),
    .io_rdata_3 (_dataBanks_6_io_rdata_3),
    .io_rdata_4 (_dataBanks_6_io_rdata_4),
    .io_rdata_5 (_dataBanks_6_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_12 & waddr_dup_0_6[9:6] == 4'h6),
    .io_wen_1   (wen_dup_last_REG_13 & waddr_dup_1_6[9:6] == 4'h6),
    .io_waddr_0 (waddr_dup_0_6[5:0]),
    .io_waddr_1 (waddr_dup_1_6[5:0]),
    .io_wdata_0 (r_12),
    .io_wdata_1 (r_13)
  );
  NegedgeDataModule__64entry dataBanks_7 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_7[5:0]),
    .io_raddr_1 (raddr_dup_1_7[5:0]),
    .io_raddr_2 (raddr_dup_2_7[5:0]),
    .io_raddr_3 (raddr_dup_3_7[5:0]),
    .io_raddr_4 (raddr_dup_4_7[5:0]),
    .io_raddr_5 (raddr_dup_5_7[5:0]),
    .io_rdata_0 (_dataBanks_7_io_rdata_0),
    .io_rdata_1 (_dataBanks_7_io_rdata_1),
    .io_rdata_2 (_dataBanks_7_io_rdata_2),
    .io_rdata_3 (_dataBanks_7_io_rdata_3),
    .io_rdata_4 (_dataBanks_7_io_rdata_4),
    .io_rdata_5 (_dataBanks_7_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_14 & waddr_dup_0_7[9:6] == 4'h7),
    .io_wen_1   (wen_dup_last_REG_15 & waddr_dup_1_7[9:6] == 4'h7),
    .io_waddr_0 (waddr_dup_0_7[5:0]),
    .io_waddr_1 (waddr_dup_1_7[5:0]),
    .io_wdata_0 (r_14),
    .io_wdata_1 (r_15)
  );
  NegedgeDataModule__64entry dataBanks_8 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_8[5:0]),
    .io_raddr_1 (raddr_dup_1_8[5:0]),
    .io_raddr_2 (raddr_dup_2_8[5:0]),
    .io_raddr_3 (raddr_dup_3_8[5:0]),
    .io_raddr_4 (raddr_dup_4_8[5:0]),
    .io_raddr_5 (raddr_dup_5_8[5:0]),
    .io_rdata_0 (_dataBanks_8_io_rdata_0),
    .io_rdata_1 (_dataBanks_8_io_rdata_1),
    .io_rdata_2 (_dataBanks_8_io_rdata_2),
    .io_rdata_3 (_dataBanks_8_io_rdata_3),
    .io_rdata_4 (_dataBanks_8_io_rdata_4),
    .io_rdata_5 (_dataBanks_8_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_16 & waddr_dup_0_8[9:6] == 4'h8),
    .io_wen_1   (wen_dup_last_REG_17 & waddr_dup_1_8[9:6] == 4'h8),
    .io_waddr_0 (waddr_dup_0_8[5:0]),
    .io_waddr_1 (waddr_dup_1_8[5:0]),
    .io_wdata_0 (r_16),
    .io_wdata_1 (r_17)
  );
  NegedgeDataModule__64entry dataBanks_9 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_9[5:0]),
    .io_raddr_1 (raddr_dup_1_9[5:0]),
    .io_raddr_2 (raddr_dup_2_9[5:0]),
    .io_raddr_3 (raddr_dup_3_9[5:0]),
    .io_raddr_4 (raddr_dup_4_9[5:0]),
    .io_raddr_5 (raddr_dup_5_9[5:0]),
    .io_rdata_0 (_dataBanks_9_io_rdata_0),
    .io_rdata_1 (_dataBanks_9_io_rdata_1),
    .io_rdata_2 (_dataBanks_9_io_rdata_2),
    .io_rdata_3 (_dataBanks_9_io_rdata_3),
    .io_rdata_4 (_dataBanks_9_io_rdata_4),
    .io_rdata_5 (_dataBanks_9_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_18 & waddr_dup_0_9[9:6] == 4'h9),
    .io_wen_1   (wen_dup_last_REG_19 & waddr_dup_1_9[9:6] == 4'h9),
    .io_waddr_0 (waddr_dup_0_9[5:0]),
    .io_waddr_1 (waddr_dup_1_9[5:0]),
    .io_wdata_0 (r_18),
    .io_wdata_1 (r_19)
  );
  NegedgeDataModule__64entry dataBanks_10 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_10[5:0]),
    .io_raddr_1 (raddr_dup_1_10[5:0]),
    .io_raddr_2 (raddr_dup_2_10[5:0]),
    .io_raddr_3 (raddr_dup_3_10[5:0]),
    .io_raddr_4 (raddr_dup_4_10[5:0]),
    .io_raddr_5 (raddr_dup_5_10[5:0]),
    .io_rdata_0 (_dataBanks_10_io_rdata_0),
    .io_rdata_1 (_dataBanks_10_io_rdata_1),
    .io_rdata_2 (_dataBanks_10_io_rdata_2),
    .io_rdata_3 (_dataBanks_10_io_rdata_3),
    .io_rdata_4 (_dataBanks_10_io_rdata_4),
    .io_rdata_5 (_dataBanks_10_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_20 & waddr_dup_0_10[9:6] == 4'hA),
    .io_wen_1   (wen_dup_last_REG_21 & waddr_dup_1_10[9:6] == 4'hA),
    .io_waddr_0 (waddr_dup_0_10[5:0]),
    .io_waddr_1 (waddr_dup_1_10[5:0]),
    .io_wdata_0 (r_20),
    .io_wdata_1 (r_21)
  );
  NegedgeDataModule__64entry dataBanks_11 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_11[5:0]),
    .io_raddr_1 (raddr_dup_1_11[5:0]),
    .io_raddr_2 (raddr_dup_2_11[5:0]),
    .io_raddr_3 (raddr_dup_3_11[5:0]),
    .io_raddr_4 (raddr_dup_4_11[5:0]),
    .io_raddr_5 (raddr_dup_5_11[5:0]),
    .io_rdata_0 (_dataBanks_11_io_rdata_0),
    .io_rdata_1 (_dataBanks_11_io_rdata_1),
    .io_rdata_2 (_dataBanks_11_io_rdata_2),
    .io_rdata_3 (_dataBanks_11_io_rdata_3),
    .io_rdata_4 (_dataBanks_11_io_rdata_4),
    .io_rdata_5 (_dataBanks_11_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_22 & waddr_dup_0_11[9:6] == 4'hB),
    .io_wen_1   (wen_dup_last_REG_23 & waddr_dup_1_11[9:6] == 4'hB),
    .io_waddr_0 (waddr_dup_0_11[5:0]),
    .io_waddr_1 (waddr_dup_1_11[5:0]),
    .io_wdata_0 (r_22),
    .io_wdata_1 (r_23)
  );
  NegedgeDataModule__64entry dataBanks_12 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_12[5:0]),
    .io_raddr_1 (raddr_dup_1_12[5:0]),
    .io_raddr_2 (raddr_dup_2_12[5:0]),
    .io_raddr_3 (raddr_dup_3_12[5:0]),
    .io_raddr_4 (raddr_dup_4_12[5:0]),
    .io_raddr_5 (raddr_dup_5_12[5:0]),
    .io_rdata_0 (_dataBanks_12_io_rdata_0),
    .io_rdata_1 (_dataBanks_12_io_rdata_1),
    .io_rdata_2 (_dataBanks_12_io_rdata_2),
    .io_rdata_3 (_dataBanks_12_io_rdata_3),
    .io_rdata_4 (_dataBanks_12_io_rdata_4),
    .io_rdata_5 (_dataBanks_12_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_24 & waddr_dup_0_12[9:6] == 4'hC),
    .io_wen_1   (wen_dup_last_REG_25 & waddr_dup_1_12[9:6] == 4'hC),
    .io_waddr_0 (waddr_dup_0_12[5:0]),
    .io_waddr_1 (waddr_dup_1_12[5:0]),
    .io_wdata_0 (r_24),
    .io_wdata_1 (r_25)
  );
  NegedgeDataModule__64entry dataBanks_13 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_13[5:0]),
    .io_raddr_1 (raddr_dup_1_13[5:0]),
    .io_raddr_2 (raddr_dup_2_13[5:0]),
    .io_raddr_3 (raddr_dup_3_13[5:0]),
    .io_raddr_4 (raddr_dup_4_13[5:0]),
    .io_raddr_5 (raddr_dup_5_13[5:0]),
    .io_rdata_0 (_dataBanks_13_io_rdata_0),
    .io_rdata_1 (_dataBanks_13_io_rdata_1),
    .io_rdata_2 (_dataBanks_13_io_rdata_2),
    .io_rdata_3 (_dataBanks_13_io_rdata_3),
    .io_rdata_4 (_dataBanks_13_io_rdata_4),
    .io_rdata_5 (_dataBanks_13_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_26 & waddr_dup_0_13[9:6] == 4'hD),
    .io_wen_1   (wen_dup_last_REG_27 & waddr_dup_1_13[9:6] == 4'hD),
    .io_waddr_0 (waddr_dup_0_13[5:0]),
    .io_waddr_1 (waddr_dup_1_13[5:0]),
    .io_wdata_0 (r_26),
    .io_wdata_1 (r_27)
  );
  NegedgeDataModule__64entry dataBanks_14 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_14[5:0]),
    .io_raddr_1 (raddr_dup_1_14[5:0]),
    .io_raddr_2 (raddr_dup_2_14[5:0]),
    .io_raddr_3 (raddr_dup_3_14[5:0]),
    .io_raddr_4 (raddr_dup_4_14[5:0]),
    .io_raddr_5 (raddr_dup_5_14[5:0]),
    .io_rdata_0 (_dataBanks_14_io_rdata_0),
    .io_rdata_1 (_dataBanks_14_io_rdata_1),
    .io_rdata_2 (_dataBanks_14_io_rdata_2),
    .io_rdata_3 (_dataBanks_14_io_rdata_3),
    .io_rdata_4 (_dataBanks_14_io_rdata_4),
    .io_rdata_5 (_dataBanks_14_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_28 & waddr_dup_0_14[9:6] == 4'hE),
    .io_wen_1   (wen_dup_last_REG_29 & waddr_dup_1_14[9:6] == 4'hE),
    .io_waddr_0 (waddr_dup_0_14[5:0]),
    .io_waddr_1 (waddr_dup_1_14[5:0]),
    .io_wdata_0 (r_28),
    .io_wdata_1 (r_29)
  );
  NegedgeDataModule__64entry dataBanks_15 (
    .clock      (clock),
    .io_raddr_0 (raddr_dup_0_15[5:0]),
    .io_raddr_1 (raddr_dup_1_15[5:0]),
    .io_raddr_2 (raddr_dup_2_15[5:0]),
    .io_raddr_3 (raddr_dup_3_15[5:0]),
    .io_raddr_4 (raddr_dup_4_15[5:0]),
    .io_raddr_5 (raddr_dup_5_15[5:0]),
    .io_rdata_0 (_dataBanks_15_io_rdata_0),
    .io_rdata_1 (_dataBanks_15_io_rdata_1),
    .io_rdata_2 (_dataBanks_15_io_rdata_2),
    .io_rdata_3 (_dataBanks_15_io_rdata_3),
    .io_rdata_4 (_dataBanks_15_io_rdata_4),
    .io_rdata_5 (_dataBanks_15_io_rdata_5),
    .io_wen_0   (wen_dup_last_REG_30 & (&(waddr_dup_0_15[9:6]))),
    .io_wen_1   (wen_dup_last_REG_31 & (&(waddr_dup_1_15[9:6]))),
    .io_waddr_0 (waddr_dup_0_15[5:0]),
    .io_waddr_1 (waddr_dup_1_15[5:0]),
    .io_wdata_0 (r_30),
    .io_wdata_1 (r_31)
  );
  assign io_rdata_0 =
    raddr_dup[9:6] == 4'h0 & _dataBanks_0_io_rdata_0 | raddr_dup[9:6] == 4'h1
    & _dataBanks_1_io_rdata_0 | raddr_dup[9:6] == 4'h2 & _dataBanks_2_io_rdata_0
    | raddr_dup[9:6] == 4'h3 & _dataBanks_3_io_rdata_0 | raddr_dup[9:6] == 4'h4
    & _dataBanks_4_io_rdata_0 | raddr_dup[9:6] == 4'h5 & _dataBanks_5_io_rdata_0
    | raddr_dup[9:6] == 4'h6 & _dataBanks_6_io_rdata_0 | raddr_dup[9:6] == 4'h7
    & _dataBanks_7_io_rdata_0 | raddr_dup[9:6] == 4'h8 & _dataBanks_8_io_rdata_0
    | raddr_dup[9:6] == 4'h9 & _dataBanks_9_io_rdata_0 | raddr_dup[9:6] == 4'hA
    & _dataBanks_10_io_rdata_0 | raddr_dup[9:6] == 4'hB & _dataBanks_11_io_rdata_0
    | raddr_dup[9:6] == 4'hC & _dataBanks_12_io_rdata_0 | raddr_dup[9:6] == 4'hD
    & _dataBanks_13_io_rdata_0 | raddr_dup[9:6] == 4'hE & _dataBanks_14_io_rdata_0
    | (&(raddr_dup[9:6])) & _dataBanks_15_io_rdata_0;
  assign io_rdata_1 =
    raddr_dup_6[9:6] == 4'h0 & _dataBanks_0_io_rdata_1 | raddr_dup_6[9:6] == 4'h1
    & _dataBanks_1_io_rdata_1 | raddr_dup_6[9:6] == 4'h2 & _dataBanks_2_io_rdata_1
    | raddr_dup_6[9:6] == 4'h3 & _dataBanks_3_io_rdata_1 | raddr_dup_6[9:6] == 4'h4
    & _dataBanks_4_io_rdata_1 | raddr_dup_6[9:6] == 4'h5 & _dataBanks_5_io_rdata_1
    | raddr_dup_6[9:6] == 4'h6 & _dataBanks_6_io_rdata_1 | raddr_dup_6[9:6] == 4'h7
    & _dataBanks_7_io_rdata_1 | raddr_dup_6[9:6] == 4'h8 & _dataBanks_8_io_rdata_1
    | raddr_dup_6[9:6] == 4'h9 & _dataBanks_9_io_rdata_1 | raddr_dup_6[9:6] == 4'hA
    & _dataBanks_10_io_rdata_1 | raddr_dup_6[9:6] == 4'hB & _dataBanks_11_io_rdata_1
    | raddr_dup_6[9:6] == 4'hC & _dataBanks_12_io_rdata_1 | raddr_dup_6[9:6] == 4'hD
    & _dataBanks_13_io_rdata_1 | raddr_dup_6[9:6] == 4'hE & _dataBanks_14_io_rdata_1
    | (&(raddr_dup_6[9:6])) & _dataBanks_15_io_rdata_1;
  assign io_rdata_2 =
    raddr_dup_7[9:6] == 4'h0 & _dataBanks_0_io_rdata_2 | raddr_dup_7[9:6] == 4'h1
    & _dataBanks_1_io_rdata_2 | raddr_dup_7[9:6] == 4'h2 & _dataBanks_2_io_rdata_2
    | raddr_dup_7[9:6] == 4'h3 & _dataBanks_3_io_rdata_2 | raddr_dup_7[9:6] == 4'h4
    & _dataBanks_4_io_rdata_2 | raddr_dup_7[9:6] == 4'h5 & _dataBanks_5_io_rdata_2
    | raddr_dup_7[9:6] == 4'h6 & _dataBanks_6_io_rdata_2 | raddr_dup_7[9:6] == 4'h7
    & _dataBanks_7_io_rdata_2 | raddr_dup_7[9:6] == 4'h8 & _dataBanks_8_io_rdata_2
    | raddr_dup_7[9:6] == 4'h9 & _dataBanks_9_io_rdata_2 | raddr_dup_7[9:6] == 4'hA
    & _dataBanks_10_io_rdata_2 | raddr_dup_7[9:6] == 4'hB & _dataBanks_11_io_rdata_2
    | raddr_dup_7[9:6] == 4'hC & _dataBanks_12_io_rdata_2 | raddr_dup_7[9:6] == 4'hD
    & _dataBanks_13_io_rdata_2 | raddr_dup_7[9:6] == 4'hE & _dataBanks_14_io_rdata_2
    | (&(raddr_dup_7[9:6])) & _dataBanks_15_io_rdata_2;
  assign io_rdata_3 =
    raddr_dup_8[9:6] == 4'h0 & _dataBanks_0_io_rdata_3 | raddr_dup_8[9:6] == 4'h1
    & _dataBanks_1_io_rdata_3 | raddr_dup_8[9:6] == 4'h2 & _dataBanks_2_io_rdata_3
    | raddr_dup_8[9:6] == 4'h3 & _dataBanks_3_io_rdata_3 | raddr_dup_8[9:6] == 4'h4
    & _dataBanks_4_io_rdata_3 | raddr_dup_8[9:6] == 4'h5 & _dataBanks_5_io_rdata_3
    | raddr_dup_8[9:6] == 4'h6 & _dataBanks_6_io_rdata_3 | raddr_dup_8[9:6] == 4'h7
    & _dataBanks_7_io_rdata_3 | raddr_dup_8[9:6] == 4'h8 & _dataBanks_8_io_rdata_3
    | raddr_dup_8[9:6] == 4'h9 & _dataBanks_9_io_rdata_3 | raddr_dup_8[9:6] == 4'hA
    & _dataBanks_10_io_rdata_3 | raddr_dup_8[9:6] == 4'hB & _dataBanks_11_io_rdata_3
    | raddr_dup_8[9:6] == 4'hC & _dataBanks_12_io_rdata_3 | raddr_dup_8[9:6] == 4'hD
    & _dataBanks_13_io_rdata_3 | raddr_dup_8[9:6] == 4'hE & _dataBanks_14_io_rdata_3
    | (&(raddr_dup_8[9:6])) & _dataBanks_15_io_rdata_3;
  assign io_rdata_4 =
    raddr_dup_9[9:6] == 4'h0 & _dataBanks_0_io_rdata_4 | raddr_dup_9[9:6] == 4'h1
    & _dataBanks_1_io_rdata_4 | raddr_dup_9[9:6] == 4'h2 & _dataBanks_2_io_rdata_4
    | raddr_dup_9[9:6] == 4'h3 & _dataBanks_3_io_rdata_4 | raddr_dup_9[9:6] == 4'h4
    & _dataBanks_4_io_rdata_4 | raddr_dup_9[9:6] == 4'h5 & _dataBanks_5_io_rdata_4
    | raddr_dup_9[9:6] == 4'h6 & _dataBanks_6_io_rdata_4 | raddr_dup_9[9:6] == 4'h7
    & _dataBanks_7_io_rdata_4 | raddr_dup_9[9:6] == 4'h8 & _dataBanks_8_io_rdata_4
    | raddr_dup_9[9:6] == 4'h9 & _dataBanks_9_io_rdata_4 | raddr_dup_9[9:6] == 4'hA
    & _dataBanks_10_io_rdata_4 | raddr_dup_9[9:6] == 4'hB & _dataBanks_11_io_rdata_4
    | raddr_dup_9[9:6] == 4'hC & _dataBanks_12_io_rdata_4 | raddr_dup_9[9:6] == 4'hD
    & _dataBanks_13_io_rdata_4 | raddr_dup_9[9:6] == 4'hE & _dataBanks_14_io_rdata_4
    | (&(raddr_dup_9[9:6])) & _dataBanks_15_io_rdata_4;
  assign io_rdata_5 =
    raddr_dup_10[9:6] == 4'h0 & _dataBanks_0_io_rdata_5 | raddr_dup_10[9:6] == 4'h1
    & _dataBanks_1_io_rdata_5 | raddr_dup_10[9:6] == 4'h2 & _dataBanks_2_io_rdata_5
    | raddr_dup_10[9:6] == 4'h3 & _dataBanks_3_io_rdata_5 | raddr_dup_10[9:6] == 4'h4
    & _dataBanks_4_io_rdata_5 | raddr_dup_10[9:6] == 4'h5 & _dataBanks_5_io_rdata_5
    | raddr_dup_10[9:6] == 4'h6 & _dataBanks_6_io_rdata_5 | raddr_dup_10[9:6] == 4'h7
    & _dataBanks_7_io_rdata_5 | raddr_dup_10[9:6] == 4'h8 & _dataBanks_8_io_rdata_5
    | raddr_dup_10[9:6] == 4'h9 & _dataBanks_9_io_rdata_5 | raddr_dup_10[9:6] == 4'hA
    & _dataBanks_10_io_rdata_5 | raddr_dup_10[9:6] == 4'hB & _dataBanks_11_io_rdata_5
    | raddr_dup_10[9:6] == 4'hC & _dataBanks_12_io_rdata_5 | raddr_dup_10[9:6] == 4'hD
    & _dataBanks_13_io_rdata_5 | raddr_dup_10[9:6] == 4'hE & _dataBanks_14_io_rdata_5
    | (&(raddr_dup_10[9:6])) & _dataBanks_15_io_rdata_5;
endmodule

