##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for BUT_CLOCK(fixed-function)
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for HC_Clock
		4.4::Critical Path Report for I2C_IntClock
		4.5::Critical Path Report for Motor_Clock
		4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
		4.7::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_Clock:R)
		5.3::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
		5.4::Critical Path Report for (HC_Clock:R vs. HC_Clock:R)
		5.5::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
		5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.7::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 18
Clock: BUT_CLOCK                    | N/A                   | Target: 13.20 MHz   | 
Clock: BUT_CLOCK(fixed-function)    | Frequency: 29.79 MHz  | Target: 13.20 MHz   | 
Clock: Camera_CLK                   | N/A                   | Target: 33.00 MHz   | 
Clock: Camera_CLK(routed)           | N/A                   | Target: 24.00 MHz   | 
Clock: CyBUS_CLK                    | Frequency: 98.02 MHz  | Target: 66.00 MHz   | 
Clock: CyBUS_CLK(fixed-function)    | N/A                   | Target: 66.00 MHz   | 
Clock: CyILO                        | N/A                   | Target: 0.10 MHz    | 
Clock: CyIMO                        | N/A                   | Target: 24.00 MHz   | 
Clock: CyMASTER_CLK                 | N/A                   | Target: 66.00 MHz   | 
Clock: CyPLL_OUT                    | N/A                   | Target: 66.00 MHz   | 
Clock: HC_Clock                     | Frequency: 79.71 MHz  | Target: 1.00 MHz    | 
Clock: I2C_IntClock                 | Frequency: 35.36 MHz  | Target: 6.60 MHz    | 
Clock: Motor_Clock                  | Frequency: 76.39 MHz  | Target: 0.04 MHz    | 
Clock: Motor_Clock(fixed-function)  | N/A                   | Target: 0.04 MHz    | 
Clock: \Button:PWM:PWMHW\/tc        | Frequency: 29.79 MHz  | Target: 6.60 MHz    | 
Clock: \Camera:PCLK(0)_PAD\         | N/A                   | Target: 100.00 MHz  | 
Clock: timer_clock                  | Frequency: 62.34 MHz  | Target: 0.01 MHz    | 
Clock: timer_clock(routed)          | N/A                   | Target: 0.01 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock               Capture Clock          Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------------  ---------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
BUT_CLOCK(fixed-function)  \Button:PWM:PWMHW\/tc  75757.6          42192       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  HC_Clock               15151.5          4950        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK                  I2C_IntClock           15151.5          9372        N/A              N/A         N/A              N/A         N/A              N/A         
HC_Clock                   HC_Clock               1e+006           987454      N/A              N/A         N/A              N/A         N/A              N/A         
I2C_IntClock               I2C_IntClock           151515           123237      N/A              N/A         N/A              N/A         N/A              N/A         
Motor_Clock                Motor_Clock            2.5e+007         24986910    N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock                timer_clock            1e+008           99983960    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                  Setup to Clk  Clock Name:Phase         
-------------------------  ------------  -----------------------  
\Button:Button(0)_PAD\:in  8478          \Button:PWM:PWMHW\/tc:R  
\Button:Button(1)_PAD\:in  7278          \Button:PWM:PWMHW\/tc:R  
\Camera:D(0)_PAD\          3159          \Camera:PCLK(0)_PAD\:R   
\Camera:D(1)_PAD\          2259          \Camera:PCLK(0)_PAD\:R   
\Camera:D(2)_PAD\          2655          \Camera:PCLK(0)_PAD\:R   
\Camera:D(3)_PAD\          2489          \Camera:PCLK(0)_PAD\:R   
\Camera:D(4)_PAD\          2319          \Camera:PCLK(0)_PAD\:R   
\Camera:D(5)_PAD\          911           \Camera:PCLK(0)_PAD\:R   
\Camera:D(6)_PAD\          2139          \Camera:PCLK(0)_PAD\:R   
\Camera:D(7)_PAD\          2473          \Camera:PCLK(0)_PAD\:R   
\Camera:HREF(0)_PAD\       1339          \Camera:PCLK(0)_PAD\:R   


                       3.2::Clock to Out
                       -----------------

Port Name                   Clock to Out  Clock Name:Phase               
--------------------------  ------------  -----------------------------  
ARM_PIN(0)_PAD              21948         Motor_Clock:R                  
D4(0)_PAD                   22988         CyBUS_CLK:R                    
D5(0)_PAD                   23674         CyBUS_CLK:R                    
D6(0)_PAD                   23314         CyBUS_CLK:R                    
D7(0)_PAD                   24042         CyBUS_CLK:R                    
E(0)_PAD                    24391         CyBUS_CLK:R                    
GRIPPER_PIN(0)_PAD          20499         Motor_Clock(fixed-function):R  
HC_TRIG(0)_PAD              22420         HC_Clock:R                     
I2C_SCL(0)_PAD:out          26230         I2C_IntClock:R                 
I2C_SDA(0)_PAD:out          24066         I2C_IntClock:R                 
MLEN(0)_PAD                 26372         Motor_Clock(fixed-function):R  
MREN(0)_PAD                 24498         Motor_Clock(fixed-function):R  
RS(0)_PAD                   24857         CyBUS_CLK:R                    
V0(0)_PAD                   19516         timer_clock(routed):R          
V0(0)_PAD                   19516         timer_clock(routed):F          
\Button:Button(0)_PAD\:out  24616         BUT_CLOCK(fixed-function):R    
\Button:Button(1)_PAD\:out  26287         BUT_CLOCK(fixed-function):R    
\Camera:SIOC(0)_PAD\:out    21573         CyBUS_CLK(fixed-function):R    
\Camera:SIOD(0)_PAD\:out    21881         CyBUS_CLK(fixed-function):R    
\Camera:XCLK(0)_PAD\        24158         Camera_CLK(routed):R           
\Camera:XCLK(0)_PAD\        24158         Camera_CLK(routed):F           


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for BUT_CLOCK(fixed-function)
*******************************************************
Clock: BUT_CLOCK(fixed-function)
Frequency: 29.79 MHz | Target: 13.20 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 42192p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8086
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81387

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39194
-------------------------------------   ----- 
End-of-path arrival time (ps)           39194
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  42192  RISE       1
\Button:Button(1)\/pin_input  iocell31      9631  10631  42192  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26287  42192  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26287  42192  RISE       1
\Button:Button(1)\/fb         iocell31      7673  33960  42192  RISE       1
Net_55/main_0                 macrocell5    5235  39194  42192  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell5       7086   8086  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 98.02 MHz | Target: 66.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_Clock:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   2942   3652   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   3590   7242   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0   7242   4950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for HC_Clock
**************************************
Clock: HC_Clock
Frequency: 79.71 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell2       875    875  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   5121   5996  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   3590   9586  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0   9586  987454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for I2C_IntClock
******************************************
Clock: I2C_IntClock
Frequency: 35.36 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 123237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24068
-------------------------------------   ----- 
End-of-path arrival time (ps)           24068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36      875    875  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    12523  13398  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     2345  15743  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     3079  18822  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     2345  21167  123237  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell9   2901  24068  123237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for Motor_Clock
*****************************************
Clock: Motor_Clock
Frequency: 76.39 MHz | Target: 0.04 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24986910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10130
-------------------------------------   ----- 
End-of-path arrival time (ps)           10130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   4090   6540  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590  10130  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  10130  24986910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for \Button:PWM:PWMHW\/tc
***************************************************
Clock: \Button:PWM:PWMHW\/tc
Frequency: 29.79 MHz | Target: 6.60 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 42192p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8086
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81387

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39194
-------------------------------------   ----- 
End-of-path arrival time (ps)           39194
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  42192  RISE       1
\Button:Button(1)\/pin_input  iocell31      9631  10631  42192  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26287  42192  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26287  42192  RISE       1
\Button:Button(1)\/fb         iocell31      7673  33960  42192  RISE       1
Net_55/main_0                 macrocell5    5235  39194  42192  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell5       7086   8086  RISE       1


===================================================================== 
4.7::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 62.34 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983960p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13080
-------------------------------------   ----- 
End-of-path arrival time (ps)           13080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3880   7180  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10770  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10770  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  13080  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  13080  99983960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. I2C_IntClock:R)
**************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 9372p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3322
-------------------------------------   ---- 
End-of-path arrival time (ps)           3322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   9372  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell20   2612   3322   9372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell20         0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. HC_Clock:R)
**********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_Clock:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   2942   3652   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   3590   7242   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0   7242   4950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (I2C_IntClock:R vs. I2C_IntClock:R)
*****************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 123237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24068
-------------------------------------   ----- 
End-of-path arrival time (ps)           24068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36      875    875  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    12523  13398  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     2345  15743  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     3079  18822  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     2345  21167  123237  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell9   2901  24068  123237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (HC_Clock:R vs. HC_Clock:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 987454p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9586
-------------------------------------   ---- 
End-of-path arrival time (ps)           9586
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell2       875    875  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   5121   5996  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   3590   9586  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0   9586  987454  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1


5.5::Critical Path Report for (Motor_Clock:R vs. Motor_Clock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24986910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10130
-------------------------------------   ----- 
End-of-path arrival time (ps)           10130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   4090   6540  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590  10130  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  10130  24986910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1


5.6::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983960p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13080
-------------------------------------   ----- 
End-of-path arrival time (ps)           13080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3880   7180  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10770  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10770  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  13080  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  13080  99983960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1


5.7::Critical Path Report for (BUT_CLOCK(fixed-function):R vs. \Button:PWM:PWMHW\/tc:R)
***************************************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 42192p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8086
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81387

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39194
-------------------------------------   ----- 
End-of-path arrival time (ps)           39194
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  42192  RISE       1
\Button:Button(1)\/pin_input  iocell31      9631  10631  42192  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26287  42192  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26287  42192  RISE       1
\Button:Button(1)\/fb         iocell31      7673  33960  42192  RISE       1
Net_55/main_0                 macrocell5    5235  39194  42192  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell5       7086   8086  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 4950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_Clock:R#2)   15152
- Setup time                                       -2960
------------------------------------------------   ----- 
End-of-path required time (ps)                     12192

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7242
-------------------------------------   ---- 
End-of-path arrival time (ps)           7242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   2942   3652   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell6   3590   7242   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell7      0   7242   4950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 6294p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_Clock:R#2)   15152
- Setup time                                        -350
------------------------------------------------   ----- 
End-of-path required time (ps)                     14802

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8508
-------------------------------------   ---- 
End-of-path arrival time (ps)           8508
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                    model name    delay     AT  slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                         synccell        710    710   4950  RISE       1
\HC_Timer:TimerUDB:status_tc\/main_1        macrocell17    3127   3837   6294  RISE       1
\HC_Timer:TimerUDB:status_tc\/q             macrocell17    2345   6182   6294  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell3   2326   8508   6294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 7090p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_Clock:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3822
-------------------------------------   ---- 
End-of-path arrival time (ps)           3822
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell7   3112   3822   7090  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : HC_ECHO(0)_SYNC/out
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 7260p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#66 vs. HC_Clock:R#2)   15152
- Setup time                                       -4240
------------------------------------------------   ----- 
End-of-path required time (ps)                     10912

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3652
-------------------------------------   ---- 
End-of-path arrival time (ps)           3652
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
HC_ECHO(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                       model name     delay     AT  slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -----  ----  ------
HC_ECHO(0)_SYNC/out                            synccell         710    710   4950  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   2942   3652   7260  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 9372p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3322
-------------------------------------   ---- 
End-of-path arrival time (ps)           3322
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   9372  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_1  macrocell20   2612   3322   9372  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SCL(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:scl_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_reg\/clock_0
Path slack     : 9380p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3314
-------------------------------------   ---- 
End-of-path arrival time (ps)           3314
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SCL(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SCL(0)_SYNC/out               synccell       710    710   9372  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/main_0  macrocell40   2604   3314   9380  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:sda_in_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_reg\/clock_0
Path slack     : 9668p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out               synccell       710    710   9668  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/main_0  macrocell43   2316   3026   9668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2C_SDA(0)_SYNC/out
Path End       : \I2C:bI2C_UDB:status_1\/main_8
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 9668p

Capture Clock Arrival Time                                 0
+ Clock path delay                                         0
+ Cycle adjust (CyBUS_CLK:R#10 vs. I2C_IntClock:R#2)   15152
- Setup time                                           -2457
----------------------------------------------------   ----- 
End-of-path required time (ps)                         12695

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3026
-------------------------------------   ---- 
End-of-path arrival time (ps)           3026
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
I2C_SDA(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
I2C_SDA(0)_SYNC/out             synccell       710    710   9668  RISE       1
\I2C:bI2C_UDB:status_1\/main_8  macrocell45   2316   3026   9668  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_55/main_0
Capture Clock  : Net_55/clock_0
Path slack     : 42192p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8086
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81387

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       39194
-------------------------------------   ----- 
End-of-path arrival time (ps)           39194
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  42192  RISE       1
\Button:Button(1)\/pin_input  iocell31      9631  10631  42192  RISE       1
\Button:Button(1)\/pad_out    iocell31     15656  26287  42192  RISE       1
\Button:Button(1)\/pad_in     iocell31         0  26287  42192  RISE       1
\Button:Button(1)\/fb         iocell31      7673  33960  42192  RISE       1
Net_55/main_0                 macrocell5    5235  39194  42192  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_55/clock_0                                                macrocell5       7086   8086  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Button:PWM:PWMHW\/cmp
Path End       : Net_54/main_0
Capture Clock  : Net_54/clock_0
Path slack     : 42662p

Capture Clock Arrival Time                                                         0
+ Clock path delay                                                              8086
+ Cycle adjust (BUT_CLOCK(fixed-function):R#2 vs. \Button:PWM:PWMHW\/tc:R#2)   75758
- Setup time                                                                   -2457
----------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                 81387

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       38725
-------------------------------------   ----- 
End-of-path arrival time (ps)           38725
 
Launch Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1

Data path
pin name                      model name   delay     AT  slack  edge  Fanout
----------------------------  -----------  -----  -----  -----  ----  ------
\Button:PWM:PWMHW\/cmp        timercell     1000   1000  42192  RISE       1
\Button:Button(0)\/pin_input  iocell30      8832   9832  42662  RISE       1
\Button:Button(0)\/pad_out    iocell30     14784  24616  42662  RISE       1
\Button:Button(0)\/pad_in     iocell30         0  24616  42662  RISE       1
\Button:Button(0)\/fb         iocell30      6792  31408  42662  RISE       1
Net_54/main_0                 macrocell4    7316  38725  42662  RISE       1

Capture Clock Path
pin name                                                      model name      delay     AT  edge  Fanout
------------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_ff_1                                      clockblockcell      0      0  RISE       1
\Button:PWM:PWMHW\/clock                                      timercell           0      0  RISE       1
\Button:PWM:PWMHW\/tc                                         timercell        1000   1000  
\Button:PWM:PWMHW\/tc (TOTAL_ADJUSTMENTS)                     timercell           0   1000  RISE       1
--\Button:PWM:PWMHW\/tc (Clock Phase Adjustment Delay)        timercell           0    N/A  
Net_54/clock_0                                                macrocell4       7086   8086  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 123237p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       24068
-------------------------------------   ----- 
End-of-path arrival time (ps)           24068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36      875    875  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0          macrocell23    12523  13398  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q               macrocell23     2345  15743  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/main_3  macrocell26     3079  18822  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_0\/q       macrocell26     2345  21167  123237  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_0      datapathcell9   2901  24068  123237  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 125163p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       23462
-------------------------------------   ----- 
End-of-path arrival time (ps)           23462
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q                 macrocell36      875    875  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0            macrocell23    12523  13398  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q                 macrocell23     2345  15743  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/main_1     macrocell25     3073  18815  125163  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_1\/q          macrocell25     2345  21160  125163  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_1  datapathcell8   2302  23462  125163  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/cs_addr_1
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 126545p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -4210
------------------------------------------------------   ------ 
End-of-path required time (ps)                           147305

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20761
-------------------------------------   ----- 
End-of-path arrival time (ps)           20761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36      875    875  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell27     9341  10216  126545  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27     2345  12561  126545  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/cs_addr_1      datapathcell9   8200  20761  126545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 127673p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21385
-------------------------------------   ----- 
End-of-path arrival time (ps)           21385
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q             macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/main_8  macrocell31  10585  11460  127673  RISE       1
\I2C:bI2C_UDB:m_state_0_split\/q       macrocell31   2345  13805  127673  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_8        macrocell30   7580  21385  127673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 127715p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21343
-------------------------------------   ----- 
End-of-path arrival time (ps)           21343
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell27   9341  10216  126545  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   2345  12561  126545  RISE       1
\I2C:bI2C_UDB:status_3\/main_1           macrocell47   8782  21343  127715  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 128700p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20358
-------------------------------------   ----- 
End-of-path arrival time (ps)           20358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell27   9341  10216  126545  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   2345  12561  126545  RISE       1
\I2C:bI2C_UDB:status_0\/main_1           macrocell44   7797  20358  128700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_8
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 129343p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19715
-------------------------------------   ----- 
End-of-path arrival time (ps)           19715
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0  macrocell23  12523  13398  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q       macrocell23   2345  15743  123237  RISE       1
\I2C:Net_643_3\/main_8           macrocell18   3972  19715  129343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 130027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19031
-------------------------------------   ----- 
End-of-path arrival time (ps)           19031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q             macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/main_8  macrocell34  12881  13756  130027  RISE       1
\I2C:bI2C_UDB:m_state_2_split\/q       macrocell34   2345  16101  130027  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_5        macrocell33   2931  19031  130027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 130384p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18674
-------------------------------------   ----- 
End-of-path arrival time (ps)           18674
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q            macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/main_0       macrocell23  12523  13398  123237  RISE       1
\I2C:bI2C_UDB:cnt_reset\/q            macrocell23   2345  15743  123237  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_2  macrocell21   2931  18674  130384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0
Capture Clock  : \I2C:bI2C_UDB:Master:ClkGen:u0\/clock
Path slack     : 130863p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2890
------------------------------------------------------   ------ 
End-of-path required time (ps)                           148625

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17762
-------------------------------------   ----- 
End-of-path arrival time (ps)           17762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                                   model name     delay     AT   slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q                 macrocell33      875    875  124323  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/main_3     macrocell24    11630  12505  130863  RISE       1
\I2C:bI2C_UDB:cs_addr_clkgen_0\/q          macrocell24     2345  14850  130863  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/cs_addr_0  datapathcell8   2911  17762  130863  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_4\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 131498p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17560
-------------------------------------   ----- 
End-of-path arrival time (ps)           17560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell9   2510   2510  126937  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/main_3       macrocell37    10398  12908  131498  RISE       1
\I2C:bI2C_UDB:m_state_4_split\/q            macrocell37     2345  15253  131498  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_6             macrocell36     2307  17560  131498  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 132705p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       16353
-------------------------------------   ----- 
End-of-path arrival time (ps)           16353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                                 model name   delay     AT   slack  edge  Fanout
---------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q               macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/main_1  macrocell27   9341  10216  126545  RISE       1
\I2C:bI2C_UDB:cs_addr_shifter_1\/q       macrocell27   2345  12561  126545  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_0       macrocell28   3792  16353  132705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 133577p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15481
-------------------------------------   ----- 
End-of-path arrival time (ps)           15481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_1  macrocell32  14606  15481  133577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 133578p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15480
-------------------------------------   ----- 
End-of-path arrival time (ps)           15480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_1  macrocell30  14605  15480  133578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:sda_x_wire\/main_7
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 133834p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15225
-------------------------------------   ----- 
End-of-path arrival time (ps)           15225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell30    875    875  127228  RISE       1
\I2C:sda_x_wire\/main_7     macrocell50  14350  15225  133834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 134176p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14882
-------------------------------------   ----- 
End-of-path arrival time (ps)           14882
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_3  macrocell32  14007  14882  134176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 134537p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14521
-------------------------------------   ----- 
End-of-path arrival time (ps)           14521
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_6  macrocell30  13646  14521  134537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 134538p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14520
-------------------------------------   ----- 
End-of-path arrival time (ps)           14520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_6  macrocell32  13645  14520  134538  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:Net_643_3\/main_6
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 134555p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14504
-------------------------------------   ----- 
End-of-path arrival time (ps)           14504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell29    875    875  131871  RISE       1
\I2C:Net_643_3\/main_6    macrocell18  13629  14504  134555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:Net_643_3\/main_1
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 134728p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14330
-------------------------------------   ----- 
End-of-path arrival time (ps)           14330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell36    875    875  123237  RISE       1
\I2C:Net_643_3\/main_1      macrocell18  13455  14330  134728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 134740p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14319
-------------------------------------   ----- 
End-of-path arrival time (ps)           14319
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_3  macrocell30  13444  14319  134740  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_8
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 134752p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14306
-------------------------------------   ----- 
End-of-path arrival time (ps)           14306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_8  macrocell35  13431  14306  134752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:Net_643_3\/main_2
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 134862p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14196
-------------------------------------   ----- 
End-of-path arrival time (ps)           14196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell35    875    875  125014  RISE       1
\I2C:Net_643_3\/main_2      macrocell18  13321  14196  134862  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:Net_643_3\/main_3
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 135181p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13877
-------------------------------------   ----- 
End-of-path arrival time (ps)           13877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell33    875    875  124323  RISE       1
\I2C:Net_643_3\/main_3      macrocell18  13002  13877  135181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:sda_x_wire\/main_6
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 135226p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13832
-------------------------------------   ----- 
End-of-path arrival time (ps)           13832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell32    875    875  128177  RISE       1
\I2C:sda_x_wire\/main_6     macrocell50  12957  13832  135226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_5
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 135290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13769
-------------------------------------   ----- 
End-of-path arrival time (ps)           13769
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_5  macrocell19  12894  13769  135290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 135290p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13768
-------------------------------------   ----- 
End-of-path arrival time (ps)           13768
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:status_2\/main_6  macrocell46  12893  13768  135290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 135304p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13754
-------------------------------------   ----- 
End-of-path arrival time (ps)           13754
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:status_1\/main_6  macrocell45  12879  13754  135304  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 135418p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13641
-------------------------------------   ----- 
End-of-path arrival time (ps)           13641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_2  macrocell30  12766  13641  135418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 135698p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13360
-------------------------------------   ----- 
End-of-path arrival time (ps)           13360
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21    875    875  128170  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_4  macrocell33  12485  13360  135698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 135711p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13347
-------------------------------------   ----- 
End-of-path arrival time (ps)           13347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q       macrocell21    875    875  128170  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_1  macrocell22  12472  13347  135711  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 135824p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13234
-------------------------------------   ----- 
End-of-path arrival time (ps)           13234
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_2  macrocell32  12359  13234  135824  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 135858p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13201
-------------------------------------   ----- 
End-of-path arrival time (ps)           13201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:status_2\/main_5  macrocell46  12326  13201  135858  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 135871p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13187
-------------------------------------   ----- 
End-of-path arrival time (ps)           13187
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:status_1\/main_5  macrocell45  12312  13187  135871  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 136270p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12788
-------------------------------------   ----- 
End-of-path arrival time (ps)           12788
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:status_2\/main_1  macrocell46  11913  12788  136270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_1
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 136281p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12777
-------------------------------------   ----- 
End-of-path arrival time (ps)           12777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:status_1\/main_1  macrocell45  11902  12777  136281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 136324p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12734
-------------------------------------   ----- 
End-of-path arrival time (ps)           12734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_1  macrocell21  11859  12734  136324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 136551p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12507
-------------------------------------   ----- 
End-of-path arrival time (ps)           12507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:status_0\/main_4  macrocell44  11632  12507  136551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_10
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 136798p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12260
-------------------------------------   ----- 
End-of-path arrival time (ps)           12260
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q   macrocell21    875    875  128170  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_10  macrocell35  11385  12260  136798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 136825p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12233
-------------------------------------   ----- 
End-of-path arrival time (ps)           12233
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell9   2510   2510  126937  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_3             macrocell35     9723  12233  136825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 136950p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12109
-------------------------------------   ----- 
End-of-path arrival time (ps)           12109
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:status_0\/main_6  macrocell44  11234  12109  136950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 136955p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12104
-------------------------------------   ----- 
End-of-path arrival time (ps)           12104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q      macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:status_3\/main_6  macrocell47  11229  12104  136955  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 136979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12079
-------------------------------------   ----- 
End-of-path arrival time (ps)           12079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q        macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:status_3\/main_7  macrocell47  11204  12079  136979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 137141p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11917
-------------------------------------   ----- 
End-of-path arrival time (ps)           11917
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_7  macrocell35  11042  11917  137141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 137218p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11840
-------------------------------------   ----- 
End-of-path arrival time (ps)           11840
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:status_0\/main_2  macrocell44  10965  11840  137218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 137352p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11706
-------------------------------------   ----- 
End-of-path arrival time (ps)           11706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q      macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:status_3\/main_2  macrocell47  10831  11706  137352  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 137489p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11569
-------------------------------------   ----- 
End-of-path arrival time (ps)           11569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:status_2\/main_2  macrocell46  10694  11569  137489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_2
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 137497p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11562
-------------------------------------   ----- 
End-of-path arrival time (ps)           11562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:status_1\/main_2  macrocell45  10687  11562  137497  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 137868p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11190
-------------------------------------   ----- 
End-of-path arrival time (ps)           11190
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_4  macrocell36  10315  11190  137868  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 137879p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11180
-------------------------------------   ----- 
End-of-path arrival time (ps)           11180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:status_3\/main_4  macrocell47  10305  11180  137879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 138140p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10918
-------------------------------------   ----- 
End-of-path arrival time (ps)           10918
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:status_3\/main_5  macrocell47  10043  10918  138140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 138160p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10898
-------------------------------------   ----- 
End-of-path arrival time (ps)           10898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:status_0\/main_5  macrocell44  10023  10898  138160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 138243p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10815
-------------------------------------   ----- 
End-of-path arrival time (ps)           10815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_3  macrocell36   9940  10815  138243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 138587p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10471
-------------------------------------   ----- 
End-of-path arrival time (ps)           10471
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:status_3\/main_3  macrocell47   9596  10471  138587  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 138589p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10469
-------------------------------------   ----- 
End-of-path arrival time (ps)           10469
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:status_2\/main_4  macrocell46   9594  10469  138589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 138738p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10320
-------------------------------------   ----- 
End-of-path arrival time (ps)           10320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q      macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:status_0\/main_3  macrocell44   9445  10320  138738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 138746p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10312
-------------------------------------   ----- 
End-of-path arrival time (ps)           10312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_0  macrocell33   9437  10312  138746  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:sda_x_wire\/main_3
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 138757p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10301
-------------------------------------   ----- 
End-of-path arrival time (ps)           10301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q  macrocell36    875    875  123237  RISE       1
\I2C:sda_x_wire\/main_3     macrocell50   9426  10301  138757  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 138910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10149
-------------------------------------   ----- 
End-of-path arrival time (ps)           10149
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell9   2510   2510  126937  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_0             macrocell32     7639  10149  138910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb
Path End       : \I2C:bI2C_UDB:m_state_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 139452p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9606
-------------------------------------   ---- 
End-of-path arrival time (ps)           9606
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                                    model name     delay     AT   slack  edge  Fanout
------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/f1_blk_stat_comb  datapathcell9   2510   2510  126937  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_0             macrocell30     7096   9606  139452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 139522p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9536
-------------------------------------   ---- 
End-of-path arrival time (ps)           9536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_1  macrocell36   8661   9536  139522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 139586p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9472
-------------------------------------   ---- 
End-of-path arrival time (ps)           9472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:status_1\/main_3  macrocell45   8597   9472  139586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 139601p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9457
-------------------------------------   ---- 
End-of-path arrival time (ps)           9457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q      macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:status_2\/main_3  macrocell46   8582   9457  139601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_6
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 139724p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9335
-------------------------------------   ---- 
End-of-path arrival time (ps)           9335
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_6  macrocell35   8460   9335  139724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Shifter:u0\/so_comb
Path End       : \I2C:sda_x_wire\/main_2
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 140165p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8893
-------------------------------------   ---- 
End-of-path arrival time (ps)           8893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1

Data path
pin name                           model name     delay     AT   slack  edge  Fanout
---------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Shifter:u0\/so_comb  datapathcell9   1760   1760  140165  RISE       1
\I2C:sda_x_wire\/main_2            macrocell50     7133   8893  140165  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 140192p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8866
-------------------------------------   ---- 
End-of-path arrival time (ps)           8866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_5  macrocell35   7991   8866  140192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:sda_x_wire\/main_9
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 140405p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8653
-------------------------------------   ---- 
End-of-path arrival time (ps)           8653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q  macrocell28    875    875  134074  RISE       1
\I2C:sda_x_wire\/main_9        macrocell50   7778   8653  140405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_4\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 140524p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8534
-------------------------------------   ---- 
End-of-path arrival time (ps)           8534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_4\/q       macrocell36    875    875  123237  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_4  macrocell35   7659   8534  140524  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140549p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8509
-------------------------------------   ---- 
End-of-path arrival time (ps)           8509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_2  macrocell36   7634   8509  140549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 140772p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8286
-------------------------------------   ---- 
End-of-path arrival time (ps)           8286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q      macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:status_1\/main_4  macrocell45   7411   8286  140772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_4\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 140773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8285
-------------------------------------   ---- 
End-of-path arrival time (ps)           8285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_5  macrocell36   7410   8285  140773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 140856p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8202
-------------------------------------   ---- 
End-of-path arrival time (ps)           8202
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q            macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_1  macrocell28   7327   8202  140856  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 141772p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7286
-------------------------------------   ---- 
End-of-path arrival time (ps)           7286
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_5  macrocell32   6411   7286  141772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_5
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 141773p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7285
-------------------------------------   ---- 
End-of-path arrival time (ps)           7285
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q       macrocell30    875    875  127228  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_5  macrocell30   6410   7285  141773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_11
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 142002p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7056
-------------------------------------   ---- 
End-of-path arrival time (ps)           7056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q     macrocell28    875    875  134074  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_11  macrocell35   6181   7056  142002  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:StsReg\/status_5
Capture Clock  : \I2C:bI2C_UDB:StsReg\/clock
Path slack     : 142224p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                               -350
------------------------------------------------------   ------ 
End-of-path required time (ps)                           151165

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8941
-------------------------------------   ---- 
End-of-path arrival time (ps)           8941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q  macrocell41     875    875  142224  RISE       1
\I2C:bI2C_UDB:status_5\/main_4     macrocell49    3403   4278  142224  RISE       1
\I2C:bI2C_UDB:status_5\/q          macrocell49    2345   6623  142224  RISE       1
\I2C:bI2C_UDB:StsReg\/status_5     statusicell4   2318   8941  142224  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:StsReg\/clock                                statusicell4        0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:Net_643_3\/q
Path End       : \I2C:bI2C_UDB:clk_eq_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clk_eq_reg\/clock_0
Path slack     : 142537p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6522
-------------------------------------   ---- 
End-of-path arrival time (ps)           6522
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:Net_643_3\/q                 macrocell18    875    875  132193  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/main_0  macrocell20   5647   6522  142537  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clk_eq_reg\/clock_0                          macrocell20         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_3\/main_9
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 142712p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6346
-------------------------------------   ---- 
End-of-path arrival time (ps)           6346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_9  macrocell35   5471   6346  142712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 142734p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21    875    875  128170  RISE       1
\I2C:bI2C_UDB:status_1\/main_7   macrocell45   5450   6325  142734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:Net_643_3\/main_7
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 143421p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5638
-------------------------------------   ---- 
End-of-path arrival time (ps)           5638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21    875    875  128170  RISE       1
\I2C:Net_643_3\/main_7           macrocell18   4763   5638  143421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_1
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 143481p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5577
-------------------------------------   ---- 
End-of-path arrival time (ps)           5577
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q    macrocell39    875    875  131957  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_1  macrocell19   4702   5577  143481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last2_reg\/clock_0
Path slack     : 143489p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5569
-------------------------------------   ---- 
End-of-path arrival time (ps)           5569
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last_reg\/q        macrocell39    875    875  131957  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/main_0  macrocell38   4694   5569  143489  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell38         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_0\/q
Path End       : \I2C:Net_643_3\/main_5
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 143511p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5547
-------------------------------------   ---- 
End-of-path arrival time (ps)           5547
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_0\/q  macrocell30    875    875  127228  RISE       1
\I2C:Net_643_3\/main_5      macrocell18   4672   5547  143511  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:sda_x_wire\/main_1
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 143678p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3    847    847  134510  RISE       1
\I2C:sda_x_wire\/main_1                   macrocell50    4533   5380  143678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4
Path End       : \I2C:bI2C_UDB:m_state_4\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_4\/clock_0
Path slack     : 143694p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5364
-------------------------------------   ---- 
End-of-path arrival time (ps)           5364
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_4  controlcell3    847    847  134510  RISE       1
\I2C:bI2C_UDB:m_state_4\/main_0           macrocell36    4517   5364  143694  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_4\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_0\/q
Path End       : \I2C:bI2C_UDB:status_0\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_0\/clock_0
Path slack     : 143775p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5283
-------------------------------------   ---- 
End-of-path arrival time (ps)           5283
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_0\/q       macrocell44    875    875  143775  RISE       1
\I2C:bI2C_UDB:status_0\/main_0  macrocell44   4408   5283  143775  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_0\/clock_0                            macrocell44         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:Net_643_3\/main_4
Capture Clock  : \I2C:Net_643_3\/clock_0
Path slack     : 143915p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5144
-------------------------------------   ---- 
End-of-path arrival time (ps)           5144
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q  macrocell32    875    875  128177  RISE       1
\I2C:Net_643_3\/main_4      macrocell18   4269   5144  143915  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:Net_643_3\/clock_0                                    macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 143934p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5124
-------------------------------------   ---- 
End-of-path arrival time (ps)           5124
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_4  macrocell30   4249   5124  143934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_0\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_0\/clock_0
Path slack     : 143974p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5084
-------------------------------------   ---- 
End-of-path arrival time (ps)           5084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21    875    875  128170  RISE       1
\I2C:bI2C_UDB:m_state_0\/main_7  macrocell30   4209   5084  143974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_0\/clock_0                           macrocell30         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc1_reg\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_7
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 143979p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5079
-------------------------------------   ---- 
End-of-path arrival time (ps)           5079
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc1_reg\/q  macrocell21    875    875  128170  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_7  macrocell32   4204   5079  143979  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:sda_x_wire\/main_5
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 144094p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4964
-------------------------------------   ---- 
End-of-path arrival time (ps)           4964
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q  macrocell33    875    875  124323  RISE       1
\I2C:sda_x_wire\/main_5     macrocell50   4089   4964  144094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_2\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 144100p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_2\/q       macrocell33    875    875  124323  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_2  macrocell33   4083   4958  144100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_3\/q
Path End       : \I2C:bI2C_UDB:status_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_3\/clock_0
Path slack     : 144273p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4785
-------------------------------------   ---- 
End-of-path arrival time (ps)           4785
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_3\/q       macrocell47    875    875  144273  RISE       1
\I2C:bI2C_UDB:status_3\/main_0  macrocell47   3910   4785  144273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:sda_x_wire\/q
Path End       : \I2C:sda_x_wire\/main_0
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 144367p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1

Data path
pin name                 model name   delay     AT   slack  edge  Fanout
-----------------------  -----------  -----  -----  ------  ----  ------
\I2C:sda_x_wire\/q       macrocell50    875    875  144367  RISE       1
\I2C:sda_x_wire\/main_0  macrocell50   3816   4691  144367  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb
Path End       : \I2C:bI2C_UDB:clkgen_tc1_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0
Path slack     : 144546p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4512
-------------------------------------   ---- 
End-of-path arrival time (ps)           4512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Master:ClkGen:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:Master:ClkGen:u0\/z0_comb  datapathcell8   1600   1600  137559  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/main_0     macrocell21     2912   4512  144546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc1_reg\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6
Path End       : \I2C:bI2C_UDB:m_state_3\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 144585p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4473
-------------------------------------   ---- 
End-of-path arrival time (ps)           4473
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_6  controlcell3    847    847  133709  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_0           macrocell35    3626   4473  144585  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_3
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 144604p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q    macrocell42    875    875  143010  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_3  macrocell19   3579   4454  144604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_1\/q
Path End       : \I2C:bI2C_UDB:m_state_1\/main_4
Capture Clock  : \I2C:bI2C_UDB:m_state_1\/clock_0
Path slack     : 144614p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4444
-------------------------------------   ---- 
End-of-path arrival time (ps)           4444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_1\/q       macrocell32    875    875  128177  RISE       1
\I2C:bI2C_UDB:m_state_1\/main_4  macrocell32   3569   4444  144614  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_1\/clock_0                           macrocell32         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last2_reg\/clock_0
Path slack     : 144616p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4442
-------------------------------------   ---- 
End-of-path arrival time (ps)           4442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last_reg\/q        macrocell42    875    875  143010  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/main_0  macrocell41   3567   4442  144616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell41         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 144653p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4405
-------------------------------------   ---- 
End-of-path arrival time (ps)           4405
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q       macrocell35    875    875  125014  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_1  macrocell33   3530   4405  144653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:scl_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:scl_in_last_reg\/clock_0
Path slack     : 144788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4271
-------------------------------------   ---- 
End-of-path arrival time (ps)           4271
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q            macrocell40    875    875  131468  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/main_0  macrocell39   3396   4271  144788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last_reg\/clock_0                     macrocell39         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_state_3\/q
Path End       : \I2C:sda_x_wire\/main_4
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 144788p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4270
-------------------------------------   ---- 
End-of-path arrival time (ps)           4270
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1

Data path
pin name                    model name   delay     AT   slack  edge  Fanout
--------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_state_3\/q  macrocell35    875    875  125014  RISE       1
\I2C:sda_x_wire\/main_4     macrocell50   3395   4270  144788  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:sda_in_last_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:sda_in_last_reg\/clock_0
Path slack     : 145092p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3966
-------------------------------------   ---- 
End-of-path arrival time (ps)           3966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q            macrocell43    875    875  145092  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/main_0  macrocell42   3091   3966  145092  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last_reg\/clock_0                     macrocell42         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_reg\/q
Path End       : \I2C:bI2C_UDB:Shifter:u0\/route_si
Capture Clock  : \I2C:bI2C_UDB:Shifter:u0\/clock
Path slack     : 145096p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2450
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149065

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3969
-------------------------------------   ---- 
End-of-path arrival time (ps)           3969
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_reg\/clock_0                          macrocell43         0      0  RISE       1

Data path
pin name                            model name     delay     AT   slack  edge  Fanout
----------------------------------  -------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_reg\/q         macrocell43      875    875  145092  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/route_si  datapathcell9   3094   3969  145096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:Shifter:u0\/clock                            datapathcell9       0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1
Path End       : \I2C:bI2C_UDB:m_reset\/main_0
Capture Clock  : \I2C:bI2C_UDB:m_reset\/clock_0
Path slack     : 145276p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3782
-------------------------------------   ---- 
End-of-path arrival time (ps)           3782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_1  controlcell3    847    847  145276  RISE       1
\I2C:bI2C_UDB:m_reset\/main_0             macrocell29    2935   3782  145276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5
Path End       : \I2C:bI2C_UDB:m_state_3\/main_1
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 145391p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3667
-------------------------------------   ---- 
End-of-path arrival time (ps)           3667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_5  controlcell3    847    847  133699  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_1           macrocell35    2820   3667  145391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:sda_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_4
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145539p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3520
-------------------------------------   ---- 
End-of-path arrival time (ps)           3520
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:sda_in_last2_reg\/clock_0                    macrocell41         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:sda_in_last2_reg\/q   macrocell41    875    875  142224  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_4  macrocell19   2645   3520  145539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:clkgen_tc2_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0
Path slack     : 145561p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q              macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/main_0  macrocell22   2622   3497  145561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:sda_x_wire\/main_8
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 145561p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT   slack  edge  Fanout
------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q  macrocell29    875    875  131871  RISE       1
\I2C:sda_x_wire\/main_8   macrocell50   2622   3497  145561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:m_reset\/q
Path End       : \I2C:bI2C_UDB:m_state_2\/main_3
Capture Clock  : \I2C:bI2C_UDB:m_state_2\/clock_0
Path slack     : 145561p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3497
-------------------------------------   ---- 
End-of-path arrival time (ps)           3497
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_reset\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:m_reset\/q         macrocell29    875    875  131871  RISE       1
\I2C:bI2C_UDB:m_state_2\/main_3  macrocell33   2622   3497  145561  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_2\/clock_0                           macrocell33         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2
Path End       : \I2C:bI2C_UDB:m_state_3\/main_2
Capture Clock  : \I2C:bI2C_UDB:m_state_3\/clock_0
Path slack     : 145567p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3491
-------------------------------------   ---- 
End-of-path arrival time (ps)           3491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/clock                       controlcell3        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:SyncCtl:CtrlReg\/control_2  controlcell3    847    847  140157  RISE       1
\I2C:bI2C_UDB:m_state_3\/main_2           macrocell35    2644   3491  145567  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:m_state_3\/clock_0                           macrocell35         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_1\/q
Path End       : \I2C:bI2C_UDB:status_1\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_1\/clock_0
Path slack     : 145575p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3484
-------------------------------------   ---- 
End-of-path arrival time (ps)           3484
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_1\/q       macrocell45    875    875  145575  RISE       1
\I2C:bI2C_UDB:status_1\/main_0  macrocell45   2609   3484  145575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_1\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_0
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145867p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3191
-------------------------------------   ---- 
End-of-path arrival time (ps)           3191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_reg\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_reg\/q         macrocell40    875    875  131468  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_0  macrocell19   2316   3191  145867  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:clkgen_tc2_reg\/q
Path End       : \I2C:sda_x_wire\/main_10
Capture Clock  : \I2C:sda_x_wire\/clock_0
Path slack     : 145879p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3179
-------------------------------------   ---- 
End-of-path arrival time (ps)           3179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:clkgen_tc2_reg\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:clkgen_tc2_reg\/q  macrocell22    875    875  145879  RISE       1
\I2C:sda_x_wire\/main_10         macrocell50   2304   3179  145879  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:sda_x_wire\/clock_0                                   macrocell50         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:lost_arb_reg\/q
Path End       : \I2C:bI2C_UDB:lost_arb_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:lost_arb_reg\/clock_0
Path slack     : 145883p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3175
-------------------------------------   ---- 
End-of-path arrival time (ps)           3175
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:lost_arb_reg\/q       macrocell28    875    875  134074  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/main_2  macrocell28   2300   3175  145883  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:lost_arb_reg\/clock_0                        macrocell28         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:status_2\/q
Path End       : \I2C:bI2C_UDB:status_2\/main_0
Capture Clock  : \I2C:bI2C_UDB:status_2\/clock_0
Path slack     : 145888p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3170
-------------------------------------   ---- 
End-of-path arrival time (ps)           3170
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:status_2\/q       macrocell46    875    875  145888  RISE       1
\I2C:bI2C_UDB:status_2\/main_0  macrocell46   2295   3170  145888  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:status_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:scl_in_last2_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_2
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145892p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3166
-------------------------------------   ---- 
End-of-path arrival time (ps)           3166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:scl_in_last2_reg\/clock_0                    macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:scl_in_last2_reg\/q   macrocell38    875    875  142445  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_2  macrocell19   2291   3166  145892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2C:bI2C_UDB:bus_busy_reg\/q
Path End       : \I2C:bI2C_UDB:bus_busy_reg\/main_6
Capture Clock  : \I2C:bI2C_UDB:bus_busy_reg\/clock_0
Path slack     : 145897p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (I2C_IntClock:R#1 vs. I2C_IntClock:R#2)   151515
- Setup time                                              -2457
------------------------------------------------------   ------ 
End-of-path required time (ps)                           149058

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3161
-------------------------------------   ---- 
End-of-path arrival time (ps)           3161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2C:bI2C_UDB:bus_busy_reg\/q       macrocell19    875    875  145897  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/main_6  macrocell19   2286   3161  145897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\I2C:bI2C_UDB:bus_busy_reg\/clock_0                        macrocell19         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 988142p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2960
----------------------------------------------   ------- 
End-of-path required time (ps)                    997040

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    530    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   1920   2450  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2858   5308  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell4   3590   8898  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell5      0   8898  988142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 989356p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6404
-------------------------------------   ---- 
End-of-path arrival time (ps)           6404
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell2       875    875  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_2  datapathcell7   5529   6404  989356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 989599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10051
-------------------------------------   ----- 
End-of-path arrival time (ps)           10051
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    530    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   1920   2450  988142  RISE       1
\HC_PWM:PWMUDB:status_2\/main_1          macrocell16     3001   5451  989599  RISE       1
\HC_PWM:PWMUDB:status_2\/q               macrocell16     2345   7796  989599  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2255  10051  989599  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 989764p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5996
-------------------------------------   ---- 
End-of-path arrival time (ps)           5996
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
Net_1697/q                                     macrocell2       875    875  987454  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_2  datapathcell6   5121   5996  989764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 990248p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5512
-------------------------------------   ---- 
End-of-path arrival time (ps)           5512
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    530    530  987938  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    530  987938  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   1920   2450  987938  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   3062   5512  990248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \HC_Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 990252p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5508
-------------------------------------   ---- 
End-of-path arrival time (ps)           5508
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u0\/clock                  datapathcell6       0      0  RISE       1

Data path
pin name                                       model name     delay     AT   slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    530    530  987938  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    530  987938  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   1920   2450  987938  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell7   3058   5508  990252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:sT16:timerdp:u1\/clock                  datapathcell7       0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 990322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5438
-------------------------------------   ---- 
End-of-path arrival time (ps)           5438
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    530    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   1920   2450  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell5   2988   5438  990322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 990452p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5308
-------------------------------------   ---- 
End-of-path arrival time (ps)           5308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell4    530    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell5      0    530  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell5   1920   2450  988142  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell4   2858   5308  990452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 991446p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4314
-------------------------------------   ---- 
End-of-path arrival time (ps)           4314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13      875    875  989136  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell4   3439   4314  991446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 991569p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -4240
----------------------------------------------   ------- 
End-of-path required time (ps)                    995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4191
-------------------------------------   ---- 
End-of-path arrival time (ps)           4191
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q         macrocell13      875    875  989136  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell5   3316   4191  991569  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/clock                        datapathcell5       0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 991916p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5627
-------------------------------------   ---- 
End-of-path arrival time (ps)           5627
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  991916  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  991916  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  991916  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/main_0     macrocell11     3007   5627  991916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell11         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1697/main_1
Capture Clock  : Net_1697/clock_0
Path slack     : 991925p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5618
-------------------------------------   ---- 
End-of-path arrival time (ps)           5618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  991916  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  991916  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  991916  RISE       1
Net_1697/main_1                         macrocell2      2998   5618  991925  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:status_1\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 991940p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5603
-------------------------------------   ---- 
End-of-path arrival time (ps)           5603
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1120   1120  991940  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1120  991940  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   1590   2710  991940  RISE       1
\HC_PWM:PWMUDB:status_1\/main_1         macrocell15     2893   5603  991940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : Net_2330/main_1
Capture Clock  : Net_2330/clock_0
Path slack     : 991947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5596
-------------------------------------   ---- 
End-of-path arrival time (ps)           5596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1120   1120  991940  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1120  991940  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   1590   2710  991940  RISE       1
Net_2330/main_1                         macrocell3      2886   5596  991947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1
Path End       : \HC_PWM:PWMUDB:prevCompare2\/main_0
Capture Clock  : \HC_PWM:PWMUDB:prevCompare2\/clock_0
Path slack     : 991950p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl1       datapathcell4   1120   1120  991940  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1i      datapathcell5      0   1120  991940  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl1_comb  datapathcell5   1590   2710  991940  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/main_0     macrocell12     2883   5593  991950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell12         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \HC_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 992057p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5486
-------------------------------------   ---- 
End-of-path arrival time (ps)           5486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/clock                        datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell4   1060   1060  991916  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell5      0   1060  991916  RISE       1
\HC_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell5   1560   2620  991916  RISE       1
\HC_PWM:PWMUDB:status_0\/main_1         macrocell14     2866   5486  992057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_1697/q
Path End       : \HC_Timer:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \HC_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 993038p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Recovery time                                        0
----------------------------------------------   ------- 
End-of-path required time (ps)                   1000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6962
-------------------------------------   ---- 
End-of-path arrival time (ps)           6962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
Net_1697/q                               macrocell2      875    875  987454  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/reset  statusicell3   6087   6962  993038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_Timer:TimerUDB:rstSts:stsreg\/clock                    statusicell3        0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1697/main_0
Capture Clock  : Net_1697/clock_0
Path slack     : 993235p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4308
-------------------------------------   ---- 
End-of-path arrival time (ps)           4308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell13    875    875  989136  RISE       1
Net_1697/main_0                   macrocell2    3433   4308  993235  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_1697/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_2330/main_0
Capture Clock  : Net_2330/clock_0
Path slack     : 993359p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:runmode_enable\/q  macrocell13    875    875  989136  RISE       1
Net_2330/main_0                   macrocell3    3309   4184  993359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
Net_2330/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare2\/q
Path End       : \HC_PWM:PWMUDB:status_1\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_1\/clock_0
Path slack     : 994438p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3105
-------------------------------------   ---- 
End-of-path arrival time (ps)           3105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare2\/clock_0                       macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare2\/q   macrocell12    875    875  994438  RISE       1
\HC_PWM:PWMUDB:status_1\/main_0  macrocell15   2230   3105  994438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:prevCompare1\/q
Path End       : \HC_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \HC_PWM:PWMUDB:status_0\/clock_0
Path slack     : 994443p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3100
-------------------------------------   ---- 
End-of-path arrival time (ps)           3100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:prevCompare1\/clock_0                       macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:prevCompare1\/q   macrocell11    875    875  994443  RISE       1
\HC_PWM:PWMUDB:status_0\/main_0  macrocell14   2225   3100  994443  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \HC_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \HC_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 994451p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                       -2457
----------------------------------------------   ------- 
End-of-path required time (ps)                    997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3092
-------------------------------------   ---- 
End-of-path arrival time (ps)           3092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk1:ctrlreg\/clock                      controlcell2        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2    847    847  994451  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/main_0      macrocell13    2245   3092  994451  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:runmode_enable\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_1\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996522p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3128
-------------------------------------   ---- 
End-of-path arrival time (ps)           3128
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_1\/clock_0                           macrocell15         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_1\/q               macrocell15     875    875  996522  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2253   3128  996522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \HC_PWM:PWMUDB:status_0\/q
Path End       : \HC_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \HC_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 996527p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (HC_Clock:R#1 vs. HC_Clock:R#2)   1000000
- Setup time                                        -350
----------------------------------------------   ------- 
End-of-path required time (ps)                    999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3123
-------------------------------------   ---- 
End-of-path arrival time (ps)           3123
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:status_0\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\HC_PWM:PWMUDB:status_0\/q               macrocell14     875    875  996527  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2248   3123  996527  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\HC_PWM:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24986910p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2960
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10130
-------------------------------------   ----- 
End-of-path arrival time (ps)           10130
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   4090   6540  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   3590  10130  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  10130  24986910  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24987141p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12509
-------------------------------------   ----- 
End-of-path arrival time (ps)           12509
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell8      875    875  24987134  RISE       1
\Arm_PWM:PWMUDB:status_2\/main_0          macrocell10    6970   7845  24987141  RISE       1
\Arm_PWM:PWMUDB:status_2\/q               macrocell10    2345  10190  24987141  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2318  12509  24987141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24987360p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8400
-------------------------------------   ---- 
End-of-path arrival time (ps)           8400
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell8       875    875  24987134  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   7525   8400  24987360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24989220p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6540
-------------------------------------   ---- 
End-of-path arrival time (ps)           6540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   4090   6540  24989220  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 24989444p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6316
-------------------------------------   ---- 
End-of-path arrival time (ps)           6316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q         macrocell8       875    875  24987134  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   5441   6316  24989444  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 24990055p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -4240
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5705
-------------------------------------   ---- 
End-of-path arrival time (ps)           5705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    530    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    530  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   1920   2450  24986910  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   3255   5705  24990055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/clock                       datapathcell2       0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:runmode_enable\/q
Path End       : Net_1273/main_0
Capture Clock  : Net_1273/clock_0
Path slack     : 24990129p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7414
-------------------------------------   ---- 
End-of-path arrival time (ps)           7414
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1

Data path
pin name                           model name   delay     AT     slack  edge  Fanout
---------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:runmode_enable\/q  macrocell8     875    875  24987134  RISE       1
Net_1273/main_0                    macrocell1    6539   7414  24990129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1273/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 24992012p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5531
-------------------------------------   ---- 
End-of-path arrival time (ps)           5531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24992012  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24992012  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24992012  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/main_0     macrocell7      2911   5531  24992012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell7          0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_1273/main_1
Capture Clock  : Net_1273/clock_0
Path slack     : 24992025p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5518
-------------------------------------   ---- 
End-of-path arrival time (ps)           5518
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24992012  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24992012  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24992012  RISE       1
Net_1273/main_1                          macrocell1      2898   5518  24992025  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_1273/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \Arm_PWM:PWMUDB:status_0\/main_1
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24992027p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5516
-------------------------------------   ---- 
End-of-path arrival time (ps)           5516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/clock                       datapathcell1       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1060   1060  24992012  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1060  24992012  RISE       1
\Arm_PWM:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   1560   2620  24992012  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_1         macrocell9      2896   5516  24992027  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \Arm_PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 24993818p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3725
-------------------------------------   ---- 
End-of-path arrival time (ps)           3725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/clock                     controlcell1        0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1    847    847  24993818  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/main_0      macrocell8     2878   3725  24993818  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:runmode_enable\/clock_0                    macrocell8          0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:prevCompare1\/q
Path End       : \Arm_PWM:PWMUDB:status_0\/main_0
Capture Clock  : \Arm_PWM:PWMUDB:status_0\/clock_0
Path slack     : 24994351p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                              -2457
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24997543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3192
-------------------------------------   ---- 
End-of-path arrival time (ps)           3192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:prevCompare1\/clock_0                      macrocell7          0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:prevCompare1\/q   macrocell7     875    875  24994351  RISE       1
\Arm_PWM:PWMUDB:status_0\/main_0  macrocell9    2317   3192  24994351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Arm_PWM:PWMUDB:status_0\/q
Path End       : \Arm_PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \Arm_PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 24996452p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (Motor_Clock:R#1 vs. Motor_Clock:R#2)   25000000
- Setup time                                               -350
----------------------------------------------------   -------- 
End-of-path required time (ps)                         24999650

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3198
-------------------------------------   ---- 
End-of-path arrival time (ps)           3198
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:status_0\/clock_0                          macrocell9          0      0  RISE       1

Data path
pin name                                  model name    delay     AT     slack  edge  Fanout
----------------------------------------  ------------  -----  -----  --------  ----  ------
\Arm_PWM:PWMUDB:status_0\/q               macrocell9      875    875  24996452  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2323   3198  24996452  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\Arm_PWM:PWMUDB:genblk8:stsreg\/clock                      statusicell1        0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99983960p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13080
-------------------------------------   ----- 
End-of-path arrival time (ps)           13080
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3880   7180  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10770  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10770  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/co_msb     datapathcell11   2310  13080  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/ci         datapathcell12      0  13080  99983960  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99986270p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -2960
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99997040

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10770
-------------------------------------   ----- 
End-of-path arrival time (ps)           10770
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3880   7180  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/co_msb     datapathcell10   3590  10770  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/ci         datapathcell11      0  10770  99986270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99988575p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7185
-------------------------------------   ---- 
End-of-path arrival time (ps)           7185
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_0  datapathcell11   3885   7185  99988575  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99988580p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7180
-------------------------------------   ---- 
End-of-path arrival time (ps)           7180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_0  datapathcell10   3880   7180  99988580  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99988932p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                                -350
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99999650

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10718
-------------------------------------   ----- 
End-of-path arrival time (ps)           10718
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                  model name      delay     AT     slack  edge  Fanout
----------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0       datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i      datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0       datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i      datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb  datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell51      2778   6078  99988932  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell51      2345   8423  99988932  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5     2296  10718  99988932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell5        0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT24:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99989660p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1

Data path
pin name                                    model name      delay     AT     slack  edge  Fanout
------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT24:timerdp:u0\/z0         datapathcell10    530    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0i        datapathcell11      0    530  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/z0         datapathcell11    850   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0i        datapathcell12      0   1380  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/z0_comb    datapathcell12   1920   3300  99983960  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_0  datapathcell12   2800   6100  99989660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u2\/clock
Path slack     : 99989678p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6082
-------------------------------------   ---- 
End-of-path arrival time (ps)           6082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5      847    847  99987475  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/cs_addr_1           datapathcell12   5235   6082  99989678  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u2\/clock                     datapathcell12      0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u1\/clock
Path slack     : 99992087p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3673
-------------------------------------   ---- 
End-of-path arrival time (ps)           3673
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5      847    847  99987475  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/cs_addr_1           datapathcell11   2826   3673  99992087  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u1\/clock                     datapathcell11      0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT24:timerdp:u0\/clock
Path slack     : 99992095p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   100000000
- Setup time                                               -4240
----------------------------------------------------   --------- 
End-of-path required time (ps)                          99995760

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3665
-------------------------------------   ---- 
End-of-path arrival time (ps)           3665
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell5        0      0  RISE       1

Data path
pin name                                             model name      delay     AT     slack  edge  Fanout
---------------------------------------------------  --------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5      847    847  99987475  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/cs_addr_1           datapathcell10   2818   3665  99992095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_5                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT24:timerdp:u0\/clock                     datapathcell10      0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

