Warning: Design 'FPmul' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FPmul
Version: O-2018.06-SP4
Date   : Sun Dec  6 10:33:43 2020
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: FP_A[31] (input port clocked by MY_CLK)
  Endpoint: I2/MY_CLK_r_REG0_S1
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmul              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MY_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.50       0.50 f
  FP_A[31] (in)                            0.00       0.50 f
  InReg/input1[31] (my_register)           0.00       0.50 f
  InReg/output1[31] (my_register)          0.00       0.50 f
  I1/FP_A[31] (FPmul_stage1)               0.00       0.50 f
  I1/I0/FP[31] (UnpackFP_0)                0.00       0.50 f
  I1/I0/SIGN (UnpackFP_0)                  0.00       0.50 f
  I1/U35/Z (XOR2_X1)                       0.07       0.57 f
  I1/SIGN_out_stage1 (FPmul_stage1)        0.00       0.57 f
  I2/SIGN_out_stage1 (FPmul_stage2)        0.00       0.57 f
  I2/MY_CLK_r_REG0_S1/D (DFF_X1)           0.01       0.58 f
  data arrival time                                   0.58

  clock MY_CLK (rise edge)                 0.00       0.00
  clock network delay (ideal)              0.00       0.00
  clock uncertainty                       -0.07      -0.07
  I2/MY_CLK_r_REG0_S1/CK (DFF_X1)          0.00      -0.07 r
  library setup time                      -0.04      -0.11
  data required time                                 -0.11
  -----------------------------------------------------------
  data required time                                 -0.11
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.69


1
