# 112. GPIO Pin Interrupt Configuration Coding (5)



![01](112. GPIO Pin Interrupt Configuration Coding (5).assets/01.jpg)

Download from there: https://developer.arm.com/documentation/dui0553/latest/

Check the book `Cortex -M4 Devices Generic User Guide` and see the `Cortex-M4 Peripheral`

why check the book? Because the NVIC is inside the STM32 Cortex M4, this book is about the inner design of the CPU.

![02](112. GPIO Pin Interrupt Configuration Coding (5).assets/02.jpg)

NVIC Register

![03](112. GPIO Pin Interrupt Configuration Coding (5).assets/03.jpg)

![04](112. GPIO Pin Interrupt Configuration Coding (5).assets/04.jpg)

![05](112. GPIO Pin Interrupt Configuration Coding (5).assets/05.jpg)

![06](112. GPIO Pin Interrupt Configuration Coding (5).assets/06.jpg)

![07](112. GPIO Pin Interrupt Configuration Coding (5).assets/07.jpg)

## Code:

```c
/*********************************************************************
 * @fn      		  - GPIO_IRQConfig
 *
 * @brief             -
 *
 * @param[in]         -
 * @param[in]         -
 * @param[in]         -
 *
 * @return            -
 *
 * @Note              -

 */
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{

	if(EnorDi == ENABLE)
	{
		if(IRQNumber <= 31)
		{
			//program ISER0 register
			*NVIC_ISER0 |= ( 1 << IRQNumber );

		}else if(IRQNumber > 31 && IRQNumber < 64 ) //32 to 63
		{
			//program ISER1 register
			*NVIC_ISER1 |= ( 1 << (IRQNumber % 32) );
		}
		else if(IRQNumber >= 64 && IRQNumber < 96 )
		{
			//program ISER2 register //64 to 95
			*NVIC_ISER2 |= ( 1 << (IRQNumber % 64) );
		}
	}else
	{
		if(IRQNumber <= 31)
		{
			//program ICER0 register
			*NVIC_ICER0 |= ( 1 << IRQNumber );
		}else if(IRQNumber > 31 && IRQNumber < 64 )
		{
			//program ICER1 register
			*NVIC_ICER1 |= ( 1 << (IRQNumber % 32) );
		}
		else if(IRQNumber >= 64 && IRQNumber < 96 )
		{
			//program ICER2 register
			*NVIC_ICER2 |= ( 1 << (IRQNumber % 64) );
		}
	}

}

```

Write the NVIC Address into the `stm32f407xx.h` header file.

![08](112. GPIO Pin Interrupt Configuration Coding (5).assets/08.jpg)

```c
/**********************************START:Processor Specific Details **********************************/
/*
 * ARM Cortex Mx Processor NVIC ISERx register Addresses
 */

#define NVIC_ISER0          ( (__vo uint32_t*)0xE000E100 )
#define NVIC_ISER1          ( (__vo uint32_t*)0xE000E104 )
#define NVIC_ISER2          ( (__vo uint32_t*)0xE000E108 )
#define NVIC_ISER3          ( (__vo uint32_t*)0xE000E10c )


/*
 * ARM Cortex Mx Processor NVIC ICERx register Addresses
 */
#define NVIC_ICER0 			((__vo uint32_t*)0XE000E180)
#define NVIC_ICER1			((__vo uint32_t*)0XE000E184)
#define NVIC_ICER2  		((__vo uint32_t*)0XE000E188)
#define NVIC_ICER3			((__vo uint32_t*)0XE000E18C)
```

Next Lecture is about how to set IRQ Priority.