

================================================================
== Vivado HLS Report for 'dut'
================================================================
* Date:           Tue Nov 29 10:24:24 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.44|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  94411|  94411|  94412|  94412|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |  288|  288|        18|          -|          -|    16|    no    |
        | + Loop 1.1  |   16|   16|         1|          -|          -|    16|    no    |
        |- Loop 2     |  544|  544|        34|          -|          -|    16|    no    |
        | + Loop 2.1  |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 3     |  544|  544|        34|          -|          -|    16|    no    |
        | + Loop 3.1  |   32|   32|         2|          -|          -|    16|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond11)
	3  / (!exitcond11)
3 --> 
	2  / (exitcond10)
	3  / (!exitcond10)
4 --> 
	5  / true
5 --> 
	8  / (exitcond9)
	6  / (!exitcond9)
6 --> 
	5  / (exitcond8)
	7  / (!exitcond8)
7 --> 
	6  / true
8 --> 
	9  / (!exitcond7)
9 --> 
	8  / (exitcond)
	10  / (!exitcond)
10 --> 
	9  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_out_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: empty_31 [1/1] 0.00ns
:1  %empty_31 = call i32 (...)* @_ssdm_op_SpecInterface(float* %strm_in_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_in_V), !map !181

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float* %strm_out_V), !map !185

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dut_str) nounwind

ST_1: XXT [1/1] 0.00ns
:5  %XXT = alloca [256 x float], align 4

ST_1: S [1/1] 0.00ns
:6  %S = alloca [256 x float], align 4

ST_1: U [1/1] 0.00ns
:7  %U = alloca [256 x float], align 4

ST_1: V [1/1] 0.00ns
:8  %V = alloca [256 x float], align 4

ST_1: stg_20 [1/1] 1.57ns
:9  br label %.loopexit1


 <State 2>: 1.91ns
ST_2: i [1/1] 0.00ns
.loopexit1:0  %i = phi i5 [ 0, %0 ], [ %i_6, %.preheader14 ]

ST_2: exitcond11 [1/1] 1.91ns
.loopexit1:1  %exitcond11 = icmp eq i5 %i, -16

ST_2: empty_32 [1/1] 0.00ns
.loopexit1:2  %empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_2: i_6 [1/1] 1.72ns
.loopexit1:3  %i_6 = add i5 %i, 1

ST_2: stg_25 [1/1] 0.00ns
.loopexit1:4  br i1 %exitcond11, label %2, label %.preheader14.preheader

ST_2: tmp [1/1] 0.00ns
.preheader14.preheader:0  %tmp = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i, i4 0)

ST_2: tmp_139_cast [1/1] 0.00ns
.preheader14.preheader:1  %tmp_139_cast = zext i9 %tmp to i10

ST_2: stg_28 [1/1] 1.57ns
.preheader14.preheader:2  br label %.preheader14

ST_2: stg_29 [2/2] 0.00ns
:0  call fastcc void @dut_svd_alt([256 x float]* %XXT, [256 x float]* %S, [256 x float]* %U, [256 x float]* %V)


 <State 3>: 7.08ns
ST_3: j [1/1] 0.00ns
.preheader14:0  %j = phi i5 [ %j_2, %1 ], [ 0, %.preheader14.preheader ]

ST_3: exitcond10 [1/1] 1.91ns
.preheader14:1  %exitcond10 = icmp eq i5 %j, -16

ST_3: empty_33 [1/1] 0.00ns
.preheader14:2  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: j_2 [1/1] 1.72ns
.preheader14:3  %j_2 = add i5 %j, 1

ST_3: stg_34 [1/1] 0.00ns
.preheader14:4  br i1 %exitcond10, label %.loopexit1, label %1

ST_3: tmp_113 [1/1] 4.38ns
:0  %tmp_113 = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %strm_in_V)

ST_3: tmp_cast [1/1] 0.00ns
:1  %tmp_cast = zext i5 %j to i10

ST_3: tmp_114 [1/1] 1.84ns
:2  %tmp_114 = add i10 %tmp_139_cast, %tmp_cast

ST_3: tmp_142_cast [1/1] 0.00ns
:3  %tmp_142_cast = zext i10 %tmp_114 to i64

ST_3: XXT_addr [1/1] 0.00ns
:4  %XXT_addr = getelementptr [256 x float]* %XXT, i64 0, i64 %tmp_142_cast

ST_3: stg_40 [1/1] 2.71ns
:5  store float %tmp_113, float* %XXT_addr, align 4

ST_3: stg_41 [1/1] 0.00ns
:6  br label %.preheader14


 <State 4>: 1.57ns
ST_4: stg_42 [1/2] 0.00ns
:0  call fastcc void @dut_svd_alt([256 x float]* %XXT, [256 x float]* %S, [256 x float]* %U, [256 x float]* %V)

ST_4: stg_43 [1/1] 1.57ns
:1  br label %.loopexit


 <State 5>: 3.48ns
ST_5: i1 [1/1] 0.00ns
.loopexit:0  %i1 = phi i5 [ 0, %2 ], [ %i_7, %.preheader13 ]

ST_5: exitcond9 [1/1] 1.91ns
.loopexit:1  %exitcond9 = icmp eq i5 %i1, -16

ST_5: empty_34 [1/1] 0.00ns
.loopexit:2  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_5: i_7 [1/1] 1.72ns
.loopexit:3  %i_7 = add i5 %i1, 1

ST_5: stg_48 [1/1] 1.57ns
.loopexit:4  br i1 %exitcond9, label %.preheader12, label %.preheader13.preheader

ST_5: tmp_s [1/1] 0.00ns
.preheader13.preheader:0  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i1, i4 0)

ST_5: tmp_141_cast [1/1] 0.00ns
.preheader13.preheader:1  %tmp_141_cast = zext i9 %tmp_s to i10

ST_5: stg_51 [1/1] 1.57ns
.preheader13.preheader:2  br label %.preheader13


 <State 6>: 4.55ns
ST_6: j2 [1/1] 0.00ns
.preheader13:0  %j2 = phi i5 [ %j_3, %3 ], [ 0, %.preheader13.preheader ]

ST_6: exitcond8 [1/1] 1.91ns
.preheader13:1  %exitcond8 = icmp eq i5 %j2, -16

ST_6: empty_35 [1/1] 0.00ns
.preheader13:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_6: j_3 [1/1] 1.72ns
.preheader13:3  %j_3 = add i5 %j2, 1

ST_6: stg_56 [1/1] 0.00ns
.preheader13:4  br i1 %exitcond8, label %.loopexit, label %3

ST_6: tmp_86_cast [1/1] 0.00ns
:0  %tmp_86_cast = zext i5 %j2 to i10

ST_6: tmp_116 [1/1] 1.84ns
:1  %tmp_116 = add i10 %tmp_141_cast, %tmp_86_cast

ST_6: tmp_145_cast [1/1] 0.00ns
:2  %tmp_145_cast = zext i10 %tmp_116 to i64

ST_6: S_addr [1/1] 0.00ns
:3  %S_addr = getelementptr [256 x float]* %S, i64 0, i64 %tmp_145_cast

ST_6: tmp_117 [2/2] 2.71ns
:4  %tmp_117 = load float* %S_addr, align 4


 <State 7>: 7.08ns
ST_7: tmp_117 [1/2] 2.71ns
:4  %tmp_117 = load float* %S_addr, align 4

ST_7: stg_63 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_117)

ST_7: stg_64 [1/1] 0.00ns
:6  br label %.preheader13


 <State 8>: 1.91ns
ST_8: i3 [1/1] 0.00ns
.preheader12:0  %i3 = phi i5 [ 0, %.loopexit ], [ %i_8, %.preheader ]

ST_8: exitcond7 [1/1] 1.91ns
.preheader12:1  %exitcond7 = icmp eq i5 %i3, -16

ST_8: empty_36 [1/1] 0.00ns
.preheader12:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_8: i_8 [1/1] 1.72ns
.preheader12:3  %i_8 = add i5 %i3, 1

ST_8: stg_69 [1/1] 0.00ns
.preheader12:4  br i1 %exitcond7, label %5, label %.preheader.preheader

ST_8: tmp_115 [1/1] 0.00ns
.preheader.preheader:0  %tmp_115 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i3, i4 0)

ST_8: tmp_144_cast [1/1] 0.00ns
.preheader.preheader:1  %tmp_144_cast = zext i9 %tmp_115 to i10

ST_8: stg_72 [1/1] 1.57ns
.preheader.preheader:2  br label %.preheader

ST_8: stg_73 [1/1] 0.00ns
:0  ret void


 <State 9>: 4.55ns
ST_9: j4 [1/1] 0.00ns
.preheader:0  %j4 = phi i5 [ %j_4, %4 ], [ 0, %.preheader.preheader ]

ST_9: exitcond [1/1] 1.91ns
.preheader:1  %exitcond = icmp eq i5 %j4, -16

ST_9: empty_37 [1/1] 0.00ns
.preheader:2  %empty_37 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_9: j_4 [1/1] 1.72ns
.preheader:3  %j_4 = add i5 %j4, 1

ST_9: stg_78 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %.preheader12, label %4

ST_9: tmp_87_cast [1/1] 0.00ns
:0  %tmp_87_cast = zext i5 %j4 to i10

ST_9: tmp_118 [1/1] 1.84ns
:1  %tmp_118 = add i10 %tmp_144_cast, %tmp_87_cast

ST_9: tmp_147_cast [1/1] 0.00ns
:2  %tmp_147_cast = zext i10 %tmp_118 to i64

ST_9: U_addr [1/1] 0.00ns
:3  %U_addr = getelementptr [256 x float]* %U, i64 0, i64 %tmp_147_cast

ST_9: tmp_119 [2/2] 2.71ns
:4  %tmp_119 = load float* %U_addr, align 4


 <State 10>: 7.08ns
ST_10: tmp_119 [1/2] 2.71ns
:4  %tmp_119 = load float* %U_addr, align 4

ST_10: stg_85 [1/1] 4.38ns
:5  call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %strm_out_V, float %tmp_119)

ST_10: stg_86 [1/1] 0.00ns
:6  br label %.preheader



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 No timing violations. 


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
