VHDL-lib/build
========

Attempt to force all Xilinx build files in one directory to exclude from the git repo
