// Seed: 475012997
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  logic [7:0] id_6;
  wire id_7;
  assign id_2 = 1;
  assign id_1 = $display(1);
  assign id_6[1] = 1;
endmodule
program module_1 (
    input uwire id_0,
    input wire  id_1
);
  wire id_3;
  wire id_4;
  wire id_5;
  wire id_6;
  module_0(
      id_3, id_6, id_3, id_4, id_3
  );
endprogram
