LISTING FOR LOGIC DESCRIPTION FILE: IO.pld                           Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Mon Apr 12 19:25:46 2021

  1:Name     io;
  2:PartNo   00 ;
  3:Date     2021-03-29 ;
  4:Revision 01 ;
  5:Designer Engineer ;
  6:Company  Tom Keddie ;
  7:Assembly None ;
  8:Location  ;
  9:Device   g22v10lcc;
 10:
 11:/* 2 */
 12:/* 3 */
 13:/* PIN 4  = A14; */
 14:/* PIN 5  = A13; */
 15:/* PIN 6  = A12; */
 16:/* PIN 7  = A11; */
 17:
 18:PIN 9 = A3;
 19:PIN 10 = A2;
 20:PIN 11 = A1;
 21:PIN 12 = A0;
 22:/* 13 */
 23:
 24:PIN 16 = IORQ_N;
 25:
 26:PIN 17 = LCD_E;
 27:PIN 18 = KEYBD_CS;
 28:PIN 19 = MATRIXCOL_R_CS_N;
 29:PIN 20 = MATRIXCOL_G_CS_N;
 30:PIN 21 = MATRIXROW_CS_N;
 31:
 32:PIN 23 = SEG7ROW_CS_N;
 33:PIN 24 = SEG7COL_CS_N;
 34:/* 25 */
 35:/* 26 */
 36:/* 27 */
 37:
 38:
 39:FIELD address = [A3..A0];
 40:
 41:KEYDB_CS          = !IORQ_N & address:[0];
 42:!SEG7COL_CS_N     = !IORQ_N & address:[1];
 43:!SEG7ROW_CS_N     = !IORQ_N & address:[2];
 44:CLKOUT            = !IORQ_N & address:[3];
 45:LCD_E             = !IORQ_N & address:[4]; 
 46:!MATRIXCOL_R_CS_N = !IORQ_N & address:[5];
 47:!MATRIXCOL_G_CS_N = !IORQ_N & address:[6];
 48:!MATRIXROW_CS_N   = !IORQ_N & address:[7];
 49:
 50:
 51:



Jedec Fuse Checksum       (c6f2)
Jedec Transmit Checksum   (050b)
