; ModuleID = 'bench/qemu/original/meson-generated_.._trace_trace-hw_ide.c.ll'
source_filename = "bench/qemu/original/meson-generated_.._trace_trace-hw_ide.c.ll"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

%struct.TraceEvent = type { i32, ptr, i8, ptr }

@.str = private unnamed_addr constant [16 x i8] c"ide_ioport_read\00", align 1
@_TRACE_IDE_IOPORT_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_IOPORT_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str, i8 1, ptr @_TRACE_IDE_IOPORT_READ_DSTATE }, align 8
@.str.1 = private unnamed_addr constant [17 x i8] c"ide_ioport_write\00", align 1
@_TRACE_IDE_IOPORT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_IOPORT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.1, i8 1, ptr @_TRACE_IDE_IOPORT_WRITE_DSTATE }, align 8
@.str.2 = private unnamed_addr constant [16 x i8] c"ide_status_read\00", align 1
@_TRACE_IDE_STATUS_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_STATUS_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.2, i8 1, ptr @_TRACE_IDE_STATUS_READ_DSTATE }, align 8
@.str.3 = private unnamed_addr constant [15 x i8] c"ide_ctrl_write\00", align 1
@_TRACE_IDE_CTRL_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_CTRL_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.3, i8 1, ptr @_TRACE_IDE_CTRL_WRITE_DSTATE }, align 8
@.str.4 = private unnamed_addr constant [15 x i8] c"ide_data_readw\00", align 1
@_TRACE_IDE_DATA_READW_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_DATA_READW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.4, i8 1, ptr @_TRACE_IDE_DATA_READW_DSTATE }, align 8
@.str.5 = private unnamed_addr constant [16 x i8] c"ide_data_writew\00", align 1
@_TRACE_IDE_DATA_WRITEW_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_DATA_WRITEW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.5, i8 1, ptr @_TRACE_IDE_DATA_WRITEW_DSTATE }, align 8
@.str.6 = private unnamed_addr constant [15 x i8] c"ide_data_readl\00", align 1
@_TRACE_IDE_DATA_READL_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_DATA_READL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.6, i8 1, ptr @_TRACE_IDE_DATA_READL_DSTATE }, align 8
@.str.7 = private unnamed_addr constant [16 x i8] c"ide_data_writel\00", align 1
@_TRACE_IDE_DATA_WRITEL_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_DATA_WRITEL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.7, i8 1, ptr @_TRACE_IDE_DATA_WRITEL_DSTATE }, align 8
@.str.8 = private unnamed_addr constant [17 x i8] c"ide_bus_exec_cmd\00", align 1
@_TRACE_IDE_BUS_EXEC_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_BUS_EXEC_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.8, i8 1, ptr @_TRACE_IDE_BUS_EXEC_CMD_DSTATE }, align 8
@.str.9 = private unnamed_addr constant [29 x i8] c"ide_cancel_dma_sync_buffered\00", align 1
@_TRACE_IDE_CANCEL_DMA_SYNC_BUFFERED_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_CANCEL_DMA_SYNC_BUFFERED_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.9, i8 1, ptr @_TRACE_IDE_CANCEL_DMA_SYNC_BUFFERED_DSTATE }, align 8
@.str.10 = private unnamed_addr constant [30 x i8] c"ide_cancel_dma_sync_remaining\00", align 1
@_TRACE_IDE_CANCEL_DMA_SYNC_REMAINING_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_CANCEL_DMA_SYNC_REMAINING_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.10, i8 1, ptr @_TRACE_IDE_CANCEL_DMA_SYNC_REMAINING_DSTATE }, align 8
@.str.11 = private unnamed_addr constant [16 x i8] c"ide_sector_read\00", align 1
@_TRACE_IDE_SECTOR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_SECTOR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.11, i8 1, ptr @_TRACE_IDE_SECTOR_READ_DSTATE }, align 8
@.str.12 = private unnamed_addr constant [17 x i8] c"ide_sector_write\00", align 1
@_TRACE_IDE_SECTOR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_SECTOR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.12, i8 1, ptr @_TRACE_IDE_SECTOR_WRITE_DSTATE }, align 8
@.str.13 = private unnamed_addr constant [10 x i8] c"ide_reset\00", align 1
@_TRACE_IDE_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.13, i8 1, ptr @_TRACE_IDE_RESET_DSTATE }, align 8
@.str.14 = private unnamed_addr constant [18 x i8] c"ide_bus_reset_aio\00", align 1
@_TRACE_IDE_BUS_RESET_AIO_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_BUS_RESET_AIO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.14, i8 1, ptr @_TRACE_IDE_BUS_RESET_AIO_DSTATE }, align 8
@.str.15 = private unnamed_addr constant [11 x i8] c"ide_dma_cb\00", align 1
@_TRACE_IDE_DMA_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_DMA_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.15, i8 1, ptr @_TRACE_IDE_DMA_CB_DSTATE }, align 8
@.str.16 = private unnamed_addr constant [18 x i8] c"bmdma_read_cmd646\00", align 1
@_TRACE_BMDMA_READ_CMD646_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_READ_CMD646_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.16, i8 1, ptr @_TRACE_BMDMA_READ_CMD646_DSTATE }, align 8
@.str.17 = private unnamed_addr constant [19 x i8] c"bmdma_write_cmd646\00", align 1
@_TRACE_BMDMA_WRITE_CMD646_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_WRITE_CMD646_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.17, i8 1, ptr @_TRACE_BMDMA_WRITE_CMD646_DSTATE }, align 8
@.str.18 = private unnamed_addr constant [12 x i8] c"bmdma_reset\00", align 1
@_TRACE_BMDMA_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.18, i8 1, ptr @_TRACE_BMDMA_RESET_DSTATE }, align 8
@.str.19 = private unnamed_addr constant [17 x i8] c"bmdma_cmd_writeb\00", align 1
@_TRACE_BMDMA_CMD_WRITEB_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_CMD_WRITEB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.19, i8 1, ptr @_TRACE_BMDMA_CMD_WRITEB_DSTATE }, align 8
@.str.20 = private unnamed_addr constant [16 x i8] c"bmdma_addr_read\00", align 1
@_TRACE_BMDMA_ADDR_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_ADDR_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.20, i8 1, ptr @_TRACE_BMDMA_ADDR_READ_DSTATE }, align 8
@.str.21 = private unnamed_addr constant [17 x i8] c"bmdma_addr_write\00", align 1
@_TRACE_BMDMA_ADDR_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_ADDR_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.21, i8 1, ptr @_TRACE_BMDMA_ADDR_WRITE_DSTATE }, align 8
@.str.22 = private unnamed_addr constant [11 x i8] c"bmdma_read\00", align 1
@_TRACE_BMDMA_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.22, i8 1, ptr @_TRACE_BMDMA_READ_DSTATE }, align 8
@.str.23 = private unnamed_addr constant [12 x i8] c"bmdma_write\00", align 1
@_TRACE_BMDMA_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.23, i8 1, ptr @_TRACE_BMDMA_WRITE_DSTATE }, align 8
@.str.24 = private unnamed_addr constant [13 x i8] c"sii3112_read\00", align 1
@_TRACE_SII3112_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SII3112_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.24, i8 1, ptr @_TRACE_SII3112_READ_DSTATE }, align 8
@.str.25 = private unnamed_addr constant [14 x i8] c"sii3112_write\00", align 1
@_TRACE_SII3112_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_SII3112_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.25, i8 1, ptr @_TRACE_SII3112_WRITE_DSTATE }, align 8
@.str.26 = private unnamed_addr constant [16 x i8] c"sii3112_set_irq\00", align 1
@_TRACE_SII3112_SET_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_SII3112_SET_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.26, i8 1, ptr @_TRACE_SII3112_SET_IRQ_DSTATE }, align 8
@.str.27 = private unnamed_addr constant [15 x i8] c"bmdma_read_via\00", align 1
@_TRACE_BMDMA_READ_VIA_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_READ_VIA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.27, i8 1, ptr @_TRACE_BMDMA_READ_VIA_DSTATE }, align 8
@.str.28 = private unnamed_addr constant [16 x i8] c"bmdma_write_via\00", align 1
@_TRACE_BMDMA_WRITE_VIA_DSTATE = dso_local global i16 0, align 2
@_TRACE_BMDMA_WRITE_VIA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.28, i8 1, ptr @_TRACE_BMDMA_WRITE_VIA_DSTATE }, align 8
@.str.29 = private unnamed_addr constant [20 x i8] c"cd_read_sector_sync\00", align 1
@_TRACE_CD_READ_SECTOR_SYNC_DSTATE = dso_local global i16 0, align 2
@_TRACE_CD_READ_SECTOR_SYNC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.29, i8 1, ptr @_TRACE_CD_READ_SECTOR_SYNC_DSTATE }, align 8
@.str.30 = private unnamed_addr constant [18 x i8] c"cd_read_sector_cb\00", align 1
@_TRACE_CD_READ_SECTOR_CB_DSTATE = dso_local global i16 0, align 2
@_TRACE_CD_READ_SECTOR_CB_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.30, i8 1, ptr @_TRACE_CD_READ_SECTOR_CB_DSTATE }, align 8
@.str.31 = private unnamed_addr constant [15 x i8] c"cd_read_sector\00", align 1
@_TRACE_CD_READ_SECTOR_DSTATE = dso_local global i16 0, align 2
@_TRACE_CD_READ_SECTOR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.31, i8 1, ptr @_TRACE_CD_READ_SECTOR_DSTATE }, align 8
@.str.32 = private unnamed_addr constant [20 x i8] c"ide_atapi_cmd_error\00", align 1
@_TRACE_IDE_ATAPI_CMD_ERROR_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_ERROR_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.32, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_ERROR_DSTATE }, align 8
@.str.33 = private unnamed_addr constant [24 x i8] c"ide_atapi_cmd_reply_end\00", align 1
@_TRACE_IDE_ATAPI_CMD_REPLY_END_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_REPLY_END_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.33, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_DSTATE }, align 8
@.str.34 = private unnamed_addr constant [28 x i8] c"ide_atapi_cmd_reply_end_eot\00", align 1
@_TRACE_IDE_ATAPI_CMD_REPLY_END_EOT_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_REPLY_END_EOT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.34, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_EOT_DSTATE }, align 8
@.str.35 = private unnamed_addr constant [28 x i8] c"ide_atapi_cmd_reply_end_bcl\00", align 1
@_TRACE_IDE_ATAPI_CMD_REPLY_END_BCL_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_REPLY_END_BCL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.35, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_BCL_DSTATE }, align 8
@.str.36 = private unnamed_addr constant [28 x i8] c"ide_atapi_cmd_reply_end_new\00", align 1
@_TRACE_IDE_ATAPI_CMD_REPLY_END_NEW_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_REPLY_END_NEW_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.36, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_NEW_DSTATE }, align 8
@.str.37 = private unnamed_addr constant [27 x i8] c"ide_atapi_cmd_check_status\00", align 1
@_TRACE_IDE_ATAPI_CMD_CHECK_STATUS_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_CHECK_STATUS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.37, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_CHECK_STATUS_DSTATE }, align 8
@.str.38 = private unnamed_addr constant [19 x i8] c"ide_atapi_cmd_read\00", align 1
@_TRACE_IDE_ATAPI_CMD_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.38, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_READ_DSTATE }, align 8
@.str.39 = private unnamed_addr constant [14 x i8] c"ide_atapi_cmd\00", align 1
@_TRACE_IDE_ATAPI_CMD_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.39, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_DSTATE }, align 8
@.str.40 = private unnamed_addr constant [30 x i8] c"ide_atapi_cmd_read_dma_cb_aio\00", align 1
@_TRACE_IDE_ATAPI_CMD_READ_DMA_CB_AIO_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_READ_DMA_CB_AIO_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.40, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_READ_DMA_CB_AIO_DSTATE }, align 8
@.str.41 = private unnamed_addr constant [21 x i8] c"ide_atapi_cmd_packet\00", align 1
@_TRACE_IDE_ATAPI_CMD_PACKET_DSTATE = dso_local global i16 0, align 2
@_TRACE_IDE_ATAPI_CMD_PACKET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.41, i8 1, ptr @_TRACE_IDE_ATAPI_CMD_PACKET_DSTATE }, align 8
@.str.42 = private unnamed_addr constant [15 x i8] c"ahci_port_read\00", align 1
@_TRACE_AHCI_PORT_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_PORT_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.42, i8 1, ptr @_TRACE_AHCI_PORT_READ_DSTATE }, align 8
@.str.43 = private unnamed_addr constant [23 x i8] c"ahci_port_read_default\00", align 1
@_TRACE_AHCI_PORT_READ_DEFAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_PORT_READ_DEFAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.43, i8 1, ptr @_TRACE_AHCI_PORT_READ_DEFAULT_DSTATE }, align 8
@.str.44 = private unnamed_addr constant [15 x i8] c"ahci_irq_raise\00", align 1
@_TRACE_AHCI_IRQ_RAISE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_IRQ_RAISE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.44, i8 1, ptr @_TRACE_AHCI_IRQ_RAISE_DSTATE }, align 8
@.str.45 = private unnamed_addr constant [15 x i8] c"ahci_irq_lower\00", align 1
@_TRACE_AHCI_IRQ_LOWER_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_IRQ_LOWER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.45, i8 1, ptr @_TRACE_AHCI_IRQ_LOWER_DSTATE }, align 8
@.str.46 = private unnamed_addr constant [15 x i8] c"ahci_check_irq\00", align 1
@_TRACE_AHCI_CHECK_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_CHECK_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.46, i8 1, ptr @_TRACE_AHCI_CHECK_IRQ_DSTATE }, align 8
@.str.47 = private unnamed_addr constant [17 x i8] c"ahci_trigger_irq\00", align 1
@_TRACE_AHCI_TRIGGER_IRQ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_TRIGGER_IRQ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.47, i8 1, ptr @_TRACE_AHCI_TRIGGER_IRQ_DSTATE }, align 8
@.str.48 = private unnamed_addr constant [16 x i8] c"ahci_port_write\00", align 1
@_TRACE_AHCI_PORT_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_PORT_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.48, i8 1, ptr @_TRACE_AHCI_PORT_WRITE_DSTATE }, align 8
@.str.49 = private unnamed_addr constant [23 x i8] c"ahci_port_write_unimpl\00", align 1
@_TRACE_AHCI_PORT_WRITE_UNIMPL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_PORT_WRITE_UNIMPL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.49, i8 1, ptr @_TRACE_AHCI_PORT_WRITE_UNIMPL_DSTATE }, align 8
@.str.50 = private unnamed_addr constant [17 x i8] c"ahci_mem_read_32\00", align 1
@_TRACE_AHCI_MEM_READ_32_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_READ_32_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.50, i8 1, ptr @_TRACE_AHCI_MEM_READ_32_DSTATE }, align 8
@.str.51 = private unnamed_addr constant [25 x i8] c"ahci_mem_read_32_default\00", align 1
@_TRACE_AHCI_MEM_READ_32_DEFAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_READ_32_DEFAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.51, i8 1, ptr @_TRACE_AHCI_MEM_READ_32_DEFAULT_DSTATE }, align 8
@.str.52 = private unnamed_addr constant [22 x i8] c"ahci_mem_read_32_host\00", align 1
@_TRACE_AHCI_MEM_READ_32_HOST_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_READ_32_HOST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.52, i8 1, ptr @_TRACE_AHCI_MEM_READ_32_HOST_DSTATE }, align 8
@.str.53 = private unnamed_addr constant [30 x i8] c"ahci_mem_read_32_host_default\00", align 1
@_TRACE_AHCI_MEM_READ_32_HOST_DEFAULT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_READ_32_HOST_DEFAULT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.53, i8 1, ptr @_TRACE_AHCI_MEM_READ_32_HOST_DEFAULT_DSTATE }, align 8
@.str.54 = private unnamed_addr constant [14 x i8] c"ahci_mem_read\00", align 1
@_TRACE_AHCI_MEM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.54, i8 1, ptr @_TRACE_AHCI_MEM_READ_DSTATE }, align 8
@.str.55 = private unnamed_addr constant [15 x i8] c"ahci_mem_write\00", align 1
@_TRACE_AHCI_MEM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.55, i8 1, ptr @_TRACE_AHCI_MEM_WRITE_DSTATE }, align 8
@.str.56 = private unnamed_addr constant [27 x i8] c"ahci_mem_write_host_unimpl\00", align 1
@_TRACE_AHCI_MEM_WRITE_HOST_UNIMPL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_WRITE_HOST_UNIMPL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.56, i8 1, ptr @_TRACE_AHCI_MEM_WRITE_HOST_UNIMPL_DSTATE }, align 8
@.str.57 = private unnamed_addr constant [20 x i8] c"ahci_mem_write_host\00", align 1
@_TRACE_AHCI_MEM_WRITE_HOST_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_WRITE_HOST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.57, i8 1, ptr @_TRACE_AHCI_MEM_WRITE_HOST_DSTATE }, align 8
@.str.58 = private unnamed_addr constant [22 x i8] c"ahci_mem_write_unimpl\00", align 1
@_TRACE_AHCI_MEM_WRITE_UNIMPL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_MEM_WRITE_UNIMPL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.58, i8 1, ptr @_TRACE_AHCI_MEM_WRITE_UNIMPL_DSTATE }, align 8
@.str.59 = private unnamed_addr constant [19 x i8] c"ahci_set_signature\00", align 1
@_TRACE_AHCI_SET_SIGNATURE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_SET_SIGNATURE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.59, i8 1, ptr @_TRACE_AHCI_SET_SIGNATURE_DSTATE }, align 8
@.str.60 = private unnamed_addr constant [16 x i8] c"ahci_reset_port\00", align 1
@_TRACE_AHCI_RESET_PORT_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_RESET_PORT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.60, i8 1, ptr @_TRACE_AHCI_RESET_PORT_DSTATE }, align 8
@.str.61 = private unnamed_addr constant [28 x i8] c"ahci_unmap_fis_address_null\00", align 1
@_TRACE_AHCI_UNMAP_FIS_ADDRESS_NULL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_UNMAP_FIS_ADDRESS_NULL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.61, i8 1, ptr @_TRACE_AHCI_UNMAP_FIS_ADDRESS_NULL_DSTATE }, align 8
@.str.62 = private unnamed_addr constant [28 x i8] c"ahci_unmap_clb_address_null\00", align 1
@_TRACE_AHCI_UNMAP_CLB_ADDRESS_NULL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_UNMAP_CLB_ADDRESS_NULL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.62, i8 1, ptr @_TRACE_AHCI_UNMAP_CLB_ADDRESS_NULL_DSTATE }, align 8
@.str.63 = private unnamed_addr constant [21 x i8] c"ahci_populate_sglist\00", align 1
@_TRACE_AHCI_POPULATE_SGLIST_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_POPULATE_SGLIST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.63, i8 1, ptr @_TRACE_AHCI_POPULATE_SGLIST_DSTATE }, align 8
@.str.64 = private unnamed_addr constant [30 x i8] c"ahci_populate_sglist_no_prdtl\00", align 1
@_TRACE_AHCI_POPULATE_SGLIST_NO_PRDTL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_POPULATE_SGLIST_NO_PRDTL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.64, i8 1, ptr @_TRACE_AHCI_POPULATE_SGLIST_NO_PRDTL_DSTATE }, align 8
@.str.65 = private unnamed_addr constant [28 x i8] c"ahci_populate_sglist_no_map\00", align 1
@_TRACE_AHCI_POPULATE_SGLIST_NO_MAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_POPULATE_SGLIST_NO_MAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.65, i8 1, ptr @_TRACE_AHCI_POPULATE_SGLIST_NO_MAP_DSTATE }, align 8
@.str.66 = private unnamed_addr constant [31 x i8] c"ahci_populate_sglist_short_map\00", align 1
@_TRACE_AHCI_POPULATE_SGLIST_SHORT_MAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_POPULATE_SGLIST_SHORT_MAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.66, i8 1, ptr @_TRACE_AHCI_POPULATE_SGLIST_SHORT_MAP_DSTATE }, align 8
@.str.67 = private unnamed_addr constant [32 x i8] c"ahci_populate_sglist_bad_offset\00", align 1
@_TRACE_AHCI_POPULATE_SGLIST_BAD_OFFSET_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_POPULATE_SGLIST_BAD_OFFSET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.67, i8 1, ptr @_TRACE_AHCI_POPULATE_SGLIST_BAD_OFFSET_DSTATE }, align 8
@.str.68 = private unnamed_addr constant [11 x i8] c"ncq_finish\00", align 1
@_TRACE_NCQ_FINISH_DSTATE = dso_local global i16 0, align 2
@_TRACE_NCQ_FINISH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.68, i8 1, ptr @_TRACE_NCQ_FINISH_DSTATE }, align 8
@.str.69 = private unnamed_addr constant [25 x i8] c"execute_ncq_command_read\00", align 1
@_TRACE_EXECUTE_NCQ_COMMAND_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_EXECUTE_NCQ_COMMAND_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.69, i8 1, ptr @_TRACE_EXECUTE_NCQ_COMMAND_READ_DSTATE }, align 8
@.str.70 = private unnamed_addr constant [26 x i8] c"execute_ncq_command_write\00", align 1
@_TRACE_EXECUTE_NCQ_COMMAND_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_EXECUTE_NCQ_COMMAND_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.70, i8 1, ptr @_TRACE_EXECUTE_NCQ_COMMAND_WRITE_DSTATE }, align 8
@.str.71 = private unnamed_addr constant [26 x i8] c"execute_ncq_command_unsup\00", align 1
@_TRACE_EXECUTE_NCQ_COMMAND_UNSUP_DSTATE = dso_local global i16 0, align 2
@_TRACE_EXECUTE_NCQ_COMMAND_UNSUP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.71, i8 1, ptr @_TRACE_EXECUTE_NCQ_COMMAND_UNSUP_DSTATE }, align 8
@.str.72 = private unnamed_addr constant [29 x i8] c"process_ncq_command_mismatch\00", align 1
@_TRACE_PROCESS_NCQ_COMMAND_MISMATCH_DSTATE = dso_local global i16 0, align 2
@_TRACE_PROCESS_NCQ_COMMAND_MISMATCH_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.72, i8 1, ptr @_TRACE_PROCESS_NCQ_COMMAND_MISMATCH_DSTATE }, align 8
@.str.73 = private unnamed_addr constant [24 x i8] c"process_ncq_command_aux\00", align 1
@_TRACE_PROCESS_NCQ_COMMAND_AUX_DSTATE = dso_local global i16 0, align 2
@_TRACE_PROCESS_NCQ_COMMAND_AUX_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.73, i8 1, ptr @_TRACE_PROCESS_NCQ_COMMAND_AUX_DSTATE }, align 8
@.str.74 = private unnamed_addr constant [28 x i8] c"process_ncq_command_prioicc\00", align 1
@_TRACE_PROCESS_NCQ_COMMAND_PRIOICC_DSTATE = dso_local global i16 0, align 2
@_TRACE_PROCESS_NCQ_COMMAND_PRIOICC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.74, i8 1, ptr @_TRACE_PROCESS_NCQ_COMMAND_PRIOICC_DSTATE }, align 8
@.str.75 = private unnamed_addr constant [24 x i8] c"process_ncq_command_fua\00", align 1
@_TRACE_PROCESS_NCQ_COMMAND_FUA_DSTATE = dso_local global i16 0, align 2
@_TRACE_PROCESS_NCQ_COMMAND_FUA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.75, i8 1, ptr @_TRACE_PROCESS_NCQ_COMMAND_FUA_DSTATE }, align 8
@.str.76 = private unnamed_addr constant [25 x i8] c"process_ncq_command_rarc\00", align 1
@_TRACE_PROCESS_NCQ_COMMAND_RARC_DSTATE = dso_local global i16 0, align 2
@_TRACE_PROCESS_NCQ_COMMAND_RARC_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.76, i8 1, ptr @_TRACE_PROCESS_NCQ_COMMAND_RARC_DSTATE }, align 8
@.str.77 = private unnamed_addr constant [26 x i8] c"process_ncq_command_large\00", align 1
@_TRACE_PROCESS_NCQ_COMMAND_LARGE_DSTATE = dso_local global i16 0, align 2
@_TRACE_PROCESS_NCQ_COMMAND_LARGE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.77, i8 1, ptr @_TRACE_PROCESS_NCQ_COMMAND_LARGE_DSTATE }, align 8
@.str.78 = private unnamed_addr constant [20 x i8] c"process_ncq_command\00", align 1
@_TRACE_PROCESS_NCQ_COMMAND_DSTATE = dso_local global i16 0, align 2
@_TRACE_PROCESS_NCQ_COMMAND_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.78, i8 1, ptr @_TRACE_PROCESS_NCQ_COMMAND_DSTATE }, align 8
@.str.79 = private unnamed_addr constant [23 x i8] c"handle_reg_h2d_fis_pmp\00", align 1
@_TRACE_HANDLE_REG_H2D_FIS_PMP_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_REG_H2D_FIS_PMP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.79, i8 1, ptr @_TRACE_HANDLE_REG_H2D_FIS_PMP_DSTATE }, align 8
@.str.80 = private unnamed_addr constant [23 x i8] c"handle_reg_h2d_fis_res\00", align 1
@_TRACE_HANDLE_REG_H2D_FIS_RES_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_REG_H2D_FIS_RES_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.80, i8 1, ptr @_TRACE_HANDLE_REG_H2D_FIS_RES_DSTATE }, align 8
@.str.81 = private unnamed_addr constant [16 x i8] c"handle_cmd_busy\00", align 1
@_TRACE_HANDLE_CMD_BUSY_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_CMD_BUSY_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.81, i8 1, ptr @_TRACE_HANDLE_CMD_BUSY_DSTATE }, align 8
@.str.82 = private unnamed_addr constant [18 x i8] c"handle_cmd_nolist\00", align 1
@_TRACE_HANDLE_CMD_NOLIST_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_CMD_NOLIST_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.82, i8 1, ptr @_TRACE_HANDLE_CMD_NOLIST_DSTATE }, align 8
@.str.83 = private unnamed_addr constant [19 x i8] c"handle_cmd_badport\00", align 1
@_TRACE_HANDLE_CMD_BADPORT_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_CMD_BADPORT_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.83, i8 1, ptr @_TRACE_HANDLE_CMD_BADPORT_DSTATE }, align 8
@.str.84 = private unnamed_addr constant [18 x i8] c"handle_cmd_badfis\00", align 1
@_TRACE_HANDLE_CMD_BADFIS_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_CMD_BADFIS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.84, i8 1, ptr @_TRACE_HANDLE_CMD_BADFIS_DSTATE }, align 8
@.str.85 = private unnamed_addr constant [18 x i8] c"handle_cmd_badmap\00", align 1
@_TRACE_HANDLE_CMD_BADMAP_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_CMD_BADMAP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.85, i8 1, ptr @_TRACE_HANDLE_CMD_BADMAP_DSTATE }, align 8
@.str.86 = private unnamed_addr constant [25 x i8] c"handle_cmd_unhandled_fis\00", align 1
@_TRACE_HANDLE_CMD_UNHANDLED_FIS_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_CMD_UNHANDLED_FIS_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.86, i8 1, ptr @_TRACE_HANDLE_CMD_UNHANDLED_FIS_DSTATE }, align 8
@.str.87 = private unnamed_addr constant [18 x i8] c"ahci_pio_transfer\00", align 1
@_TRACE_AHCI_PIO_TRANSFER_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_PIO_TRANSFER_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.87, i8 1, ptr @_TRACE_AHCI_PIO_TRANSFER_DSTATE }, align 8
@.str.88 = private unnamed_addr constant [15 x i8] c"ahci_start_dma\00", align 1
@_TRACE_AHCI_START_DMA_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_START_DMA_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.88, i8 1, ptr @_TRACE_AHCI_START_DMA_DSTATE }, align 8
@.str.89 = private unnamed_addr constant [21 x i8] c"ahci_dma_prepare_buf\00", align 1
@_TRACE_AHCI_DMA_PREPARE_BUF_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_DMA_PREPARE_BUF_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.89, i8 1, ptr @_TRACE_AHCI_DMA_PREPARE_BUF_DSTATE }, align 8
@.str.90 = private unnamed_addr constant [26 x i8] c"ahci_dma_prepare_buf_fail\00", align 1
@_TRACE_AHCI_DMA_PREPARE_BUF_FAIL_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_DMA_PREPARE_BUF_FAIL_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.90, i8 1, ptr @_TRACE_AHCI_DMA_PREPARE_BUF_FAIL_DSTATE }, align 8
@.str.91 = private unnamed_addr constant [16 x i8] c"ahci_dma_rw_buf\00", align 1
@_TRACE_AHCI_DMA_RW_BUF_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_DMA_RW_BUF_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.91, i8 1, ptr @_TRACE_AHCI_DMA_RW_BUF_DSTATE }, align 8
@.str.92 = private unnamed_addr constant [14 x i8] c"ahci_cmd_done\00", align 1
@_TRACE_AHCI_CMD_DONE_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_CMD_DONE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.92, i8 1, ptr @_TRACE_AHCI_CMD_DONE_DSTATE }, align 8
@.str.93 = private unnamed_addr constant [11 x i8] c"ahci_reset\00", align 1
@_TRACE_AHCI_RESET_DSTATE = dso_local global i16 0, align 2
@_TRACE_AHCI_RESET_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.93, i8 1, ptr @_TRACE_AHCI_RESET_DSTATE }, align 8
@.str.94 = private unnamed_addr constant [24 x i8] c"handle_reg_h2d_fis_dump\00", align 1
@_TRACE_HANDLE_REG_H2D_FIS_DUMP_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_REG_H2D_FIS_DUMP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.94, i8 1, ptr @_TRACE_HANDLE_REG_H2D_FIS_DUMP_DSTATE }, align 8
@.str.95 = private unnamed_addr constant [20 x i8] c"handle_cmd_fis_dump\00", align 1
@_TRACE_HANDLE_CMD_FIS_DUMP_DSTATE = dso_local global i16 0, align 2
@_TRACE_HANDLE_CMD_FIS_DUMP_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.95, i8 1, ptr @_TRACE_HANDLE_CMD_FIS_DUMP_DSTATE }, align 8
@.str.96 = private unnamed_addr constant [24 x i8] c"allwinner_ahci_mem_read\00", align 1
@_TRACE_ALLWINNER_AHCI_MEM_READ_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_AHCI_MEM_READ_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.96, i8 1, ptr @_TRACE_ALLWINNER_AHCI_MEM_READ_DSTATE }, align 8
@.str.97 = private unnamed_addr constant [25 x i8] c"allwinner_ahci_mem_write\00", align 1
@_TRACE_ALLWINNER_AHCI_MEM_WRITE_DSTATE = dso_local global i16 0, align 2
@_TRACE_ALLWINNER_AHCI_MEM_WRITE_EVENT = dso_local global %struct.TraceEvent { i32 0, ptr @.str.97, i8 1, ptr @_TRACE_ALLWINNER_AHCI_MEM_WRITE_DSTATE }, align 8
@hw_ide_trace_events = dso_local global [99 x ptr] [ptr @_TRACE_IDE_IOPORT_READ_EVENT, ptr @_TRACE_IDE_IOPORT_WRITE_EVENT, ptr @_TRACE_IDE_STATUS_READ_EVENT, ptr @_TRACE_IDE_CTRL_WRITE_EVENT, ptr @_TRACE_IDE_DATA_READW_EVENT, ptr @_TRACE_IDE_DATA_WRITEW_EVENT, ptr @_TRACE_IDE_DATA_READL_EVENT, ptr @_TRACE_IDE_DATA_WRITEL_EVENT, ptr @_TRACE_IDE_BUS_EXEC_CMD_EVENT, ptr @_TRACE_IDE_CANCEL_DMA_SYNC_BUFFERED_EVENT, ptr @_TRACE_IDE_CANCEL_DMA_SYNC_REMAINING_EVENT, ptr @_TRACE_IDE_SECTOR_READ_EVENT, ptr @_TRACE_IDE_SECTOR_WRITE_EVENT, ptr @_TRACE_IDE_RESET_EVENT, ptr @_TRACE_IDE_BUS_RESET_AIO_EVENT, ptr @_TRACE_IDE_DMA_CB_EVENT, ptr @_TRACE_BMDMA_READ_CMD646_EVENT, ptr @_TRACE_BMDMA_WRITE_CMD646_EVENT, ptr @_TRACE_BMDMA_RESET_EVENT, ptr @_TRACE_BMDMA_CMD_WRITEB_EVENT, ptr @_TRACE_BMDMA_ADDR_READ_EVENT, ptr @_TRACE_BMDMA_ADDR_WRITE_EVENT, ptr @_TRACE_BMDMA_READ_EVENT, ptr @_TRACE_BMDMA_WRITE_EVENT, ptr @_TRACE_SII3112_READ_EVENT, ptr @_TRACE_SII3112_WRITE_EVENT, ptr @_TRACE_SII3112_SET_IRQ_EVENT, ptr @_TRACE_BMDMA_READ_VIA_EVENT, ptr @_TRACE_BMDMA_WRITE_VIA_EVENT, ptr @_TRACE_CD_READ_SECTOR_SYNC_EVENT, ptr @_TRACE_CD_READ_SECTOR_CB_EVENT, ptr @_TRACE_CD_READ_SECTOR_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_ERROR_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_EOT_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_BCL_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_REPLY_END_NEW_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_CHECK_STATUS_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_READ_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_READ_DMA_CB_AIO_EVENT, ptr @_TRACE_IDE_ATAPI_CMD_PACKET_EVENT, ptr @_TRACE_AHCI_PORT_READ_EVENT, ptr @_TRACE_AHCI_PORT_READ_DEFAULT_EVENT, ptr @_TRACE_AHCI_IRQ_RAISE_EVENT, ptr @_TRACE_AHCI_IRQ_LOWER_EVENT, ptr @_TRACE_AHCI_CHECK_IRQ_EVENT, ptr @_TRACE_AHCI_TRIGGER_IRQ_EVENT, ptr @_TRACE_AHCI_PORT_WRITE_EVENT, ptr @_TRACE_AHCI_PORT_WRITE_UNIMPL_EVENT, ptr @_TRACE_AHCI_MEM_READ_32_EVENT, ptr @_TRACE_AHCI_MEM_READ_32_DEFAULT_EVENT, ptr @_TRACE_AHCI_MEM_READ_32_HOST_EVENT, ptr @_TRACE_AHCI_MEM_READ_32_HOST_DEFAULT_EVENT, ptr @_TRACE_AHCI_MEM_READ_EVENT, ptr @_TRACE_AHCI_MEM_WRITE_EVENT, ptr @_TRACE_AHCI_MEM_WRITE_HOST_UNIMPL_EVENT, ptr @_TRACE_AHCI_MEM_WRITE_HOST_EVENT, ptr @_TRACE_AHCI_MEM_WRITE_UNIMPL_EVENT, ptr @_TRACE_AHCI_SET_SIGNATURE_EVENT, ptr @_TRACE_AHCI_RESET_PORT_EVENT, ptr @_TRACE_AHCI_UNMAP_FIS_ADDRESS_NULL_EVENT, ptr @_TRACE_AHCI_UNMAP_CLB_ADDRESS_NULL_EVENT, ptr @_TRACE_AHCI_POPULATE_SGLIST_EVENT, ptr @_TRACE_AHCI_POPULATE_SGLIST_NO_PRDTL_EVENT, ptr @_TRACE_AHCI_POPULATE_SGLIST_NO_MAP_EVENT, ptr @_TRACE_AHCI_POPULATE_SGLIST_SHORT_MAP_EVENT, ptr @_TRACE_AHCI_POPULATE_SGLIST_BAD_OFFSET_EVENT, ptr @_TRACE_NCQ_FINISH_EVENT, ptr @_TRACE_EXECUTE_NCQ_COMMAND_READ_EVENT, ptr @_TRACE_EXECUTE_NCQ_COMMAND_WRITE_EVENT, ptr @_TRACE_EXECUTE_NCQ_COMMAND_UNSUP_EVENT, ptr @_TRACE_PROCESS_NCQ_COMMAND_MISMATCH_EVENT, ptr @_TRACE_PROCESS_NCQ_COMMAND_AUX_EVENT, ptr @_TRACE_PROCESS_NCQ_COMMAND_PRIOICC_EVENT, ptr @_TRACE_PROCESS_NCQ_COMMAND_FUA_EVENT, ptr @_TRACE_PROCESS_NCQ_COMMAND_RARC_EVENT, ptr @_TRACE_PROCESS_NCQ_COMMAND_LARGE_EVENT, ptr @_TRACE_PROCESS_NCQ_COMMAND_EVENT, ptr @_TRACE_HANDLE_REG_H2D_FIS_PMP_EVENT, ptr @_TRACE_HANDLE_REG_H2D_FIS_RES_EVENT, ptr @_TRACE_HANDLE_CMD_BUSY_EVENT, ptr @_TRACE_HANDLE_CMD_NOLIST_EVENT, ptr @_TRACE_HANDLE_CMD_BADPORT_EVENT, ptr @_TRACE_HANDLE_CMD_BADFIS_EVENT, ptr @_TRACE_HANDLE_CMD_BADMAP_EVENT, ptr @_TRACE_HANDLE_CMD_UNHANDLED_FIS_EVENT, ptr @_TRACE_AHCI_PIO_TRANSFER_EVENT, ptr @_TRACE_AHCI_START_DMA_EVENT, ptr @_TRACE_AHCI_DMA_PREPARE_BUF_EVENT, ptr @_TRACE_AHCI_DMA_PREPARE_BUF_FAIL_EVENT, ptr @_TRACE_AHCI_DMA_RW_BUF_EVENT, ptr @_TRACE_AHCI_CMD_DONE_EVENT, ptr @_TRACE_AHCI_RESET_EVENT, ptr @_TRACE_HANDLE_REG_H2D_FIS_DUMP_EVENT, ptr @_TRACE_HANDLE_CMD_FIS_DUMP_EVENT, ptr @_TRACE_ALLWINNER_AHCI_MEM_READ_EVENT, ptr @_TRACE_ALLWINNER_AHCI_MEM_WRITE_EVENT, ptr null], align 16
@llvm.global_ctors = appending global [1 x { i32, ptr, ptr }] [{ i32, ptr, ptr } { i32 65535, ptr @do_qemu_init_trace_hw_ide_register_events, ptr null }]

; Function Attrs: nounwind sspstrong uwtable
define internal void @do_qemu_init_trace_hw_ide_register_events() #0 {
entry:
  tail call void @register_module_init(ptr noundef nonnull @trace_hw_ide_register_events, i32 noundef 4) #2
  ret void
}

declare void @register_module_init(ptr noundef, i32 noundef) local_unnamed_addr #1

; Function Attrs: nounwind sspstrong uwtable
define internal void @trace_hw_ide_register_events() #0 {
entry:
  tail call void @trace_event_register_group(ptr noundef nonnull @hw_ide_trace_events) #2
  ret void
}

declare void @trace_event_register_group(ptr noundef) local_unnamed_addr #1

attributes #0 = { nounwind sspstrong uwtable "frame-pointer"="all" "min-legal-vector-width"="0" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #1 = { "frame-pointer"="all" "no-trapping-math"="true" "stack-protector-buffer-size"="8" "target-cpu"="x86-64" "target-features"="+cmov,+cx16,+cx8,+fxsr,+mmx,+sse,+sse2,+x87" "tune-cpu"="generic" }
attributes #2 = { nounwind }

!llvm.module.flags = !{!0, !1, !2, !3, !4}

!0 = !{i32 1, !"wchar_size", i32 4}
!1 = !{i32 8, !"PIC Level", i32 2}
!2 = !{i32 7, !"PIE Level", i32 2}
!3 = !{i32 7, !"uwtable", i32 2}
!4 = !{i32 7, !"frame-pointer", i32 2}
