/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [20:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  reg [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_12z;
  wire [11:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [14:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_0z : celloutsig_0_1z[4];
  assign celloutsig_1_14z = celloutsig_1_10z ? in_data[147] : celloutsig_1_13z[10];
  assign celloutsig_0_0z = ~(in_data[26] & in_data[32]);
  assign celloutsig_0_6z = celloutsig_0_4z ^ celloutsig_0_3z;
  assign celloutsig_0_18z = ~(celloutsig_0_1z[12] ^ celloutsig_0_8z[2]);
  assign celloutsig_0_21z = ~(celloutsig_0_19z ^ celloutsig_0_20z);
  assign celloutsig_1_3z = ~(celloutsig_1_0z ^ celloutsig_1_2z);
  assign celloutsig_0_8z = { celloutsig_0_1z[9:8], celloutsig_0_4z } + { in_data[77:76], celloutsig_0_4z };
  assign celloutsig_1_8z = { celloutsig_1_5z[5:3], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z } & { celloutsig_1_1z[6:1], celloutsig_1_4z };
  assign celloutsig_1_15z = { celloutsig_1_13z[7], celloutsig_1_9z, celloutsig_1_10z } === { celloutsig_1_12z[3:2], celloutsig_1_14z };
  assign celloutsig_0_4z = { in_data[6:4], celloutsig_0_0z, celloutsig_0_3z } === in_data[17:13];
  assign celloutsig_1_6z = in_data[187:179] === { in_data[103:98], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[15:7], celloutsig_1_9z, celloutsig_1_4z } === { celloutsig_1_1z[8:1], celloutsig_1_1z[1], celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_8z[6:4] >= celloutsig_1_8z[6:4];
  assign celloutsig_0_19z = in_data[92:82] >= { celloutsig_0_10z[10:6], celloutsig_0_8z, celloutsig_0_18z, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_0_15z = { in_data[7:5], celloutsig_0_3z } && { celloutsig_0_12z[3:1], celloutsig_0_7z };
  assign celloutsig_0_20z = { in_data[64:62], celloutsig_0_18z } && celloutsig_0_12z;
  assign celloutsig_1_2z = in_data[123:96] && { in_data[112:102], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z[14:1], celloutsig_1_1z[1] };
  assign celloutsig_1_9z = { celloutsig_1_1z[9:1], celloutsig_1_1z[1], celloutsig_1_6z, celloutsig_1_0z } && { in_data[168:159], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_19z = - { celloutsig_1_8z[0], celloutsig_1_14z, celloutsig_1_10z, celloutsig_1_15z, celloutsig_1_6z };
  assign celloutsig_0_5z = - { in_data[49:35], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_10z = - in_data[52:42];
  assign celloutsig_0_1z = - { in_data[32:13], celloutsig_0_0z };
  assign celloutsig_1_5z = - in_data[154:139];
  assign celloutsig_1_12z = in_data[118:115] | { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_7z = ^ { celloutsig_0_5z[15:3], celloutsig_0_3z };
  assign celloutsig_1_4z = ^ { in_data[136:133], celloutsig_1_3z };
  assign celloutsig_1_7z = ^ { celloutsig_1_5z[14:12], celloutsig_1_3z };
  assign celloutsig_1_13z = { celloutsig_1_1z[14:7], celloutsig_1_12z } ^ in_data[156:145];
  assign celloutsig_0_12z = celloutsig_0_9z[4:1] ^ { celloutsig_0_1z[6:4], celloutsig_0_6z };
  assign celloutsig_1_0z = ~((in_data[97] & in_data[124]) | in_data[171]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_9z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_9z = { in_data[2], celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_7z };
  assign { celloutsig_1_1z[1], celloutsig_1_1z[14:2] } = { celloutsig_1_0z, in_data[133:121] } | { celloutsig_1_0z, in_data[167:157], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_1z[0] = celloutsig_1_1z[1];
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
