Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Sep 27 22:38:44 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab1_top_control_sets_placed.rpt
| Design       : lab1_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             148 |           45 |
| No           | No                    | Yes                    |              44 |           20 |
| No           | Yes                   | No                     |             104 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             275 |           99 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|    Clock Signal   |              Enable Signal             |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  U2/inst/clk_out1 |                                        | U3/inst/rst_in                             |                1 |              2 |         2.00 |
|  U2/inst/clk_out1 | interface/pass_box/pos                 | sw_IBUF[1]                                 |                1 |              4 |         4.00 |
|  U2/inst/clk_out1 | interface/usr_box/pos                  | sw_IBUF[1]                                 |                1 |              4 |         4.00 |
|  U2/inst/clk_out1 | interface/pass_box/value[39]_i_1_n_0   | sw_IBUF[1]                                 |                2 |              8 |         4.00 |
|  U2/inst/clk_out1 | interface/pass_box/value[63]_i_1_n_0   | sw_IBUF[1]                                 |                2 |              8 |         4.00 |
|  U2/inst/clk_out1 | interface/pass_box/value[23]_i_1_n_0   | sw_IBUF[1]                                 |                3 |              8 |         2.67 |
|  U2/inst/clk_out1 | interface/pass_box/value[15]_i_1_n_0   | sw_IBUF[1]                                 |                1 |              8 |         8.00 |
|  U2/inst/clk_out1 | interface/pass_box/value[31]_i_1_n_0   | sw_IBUF[1]                                 |                2 |              8 |         4.00 |
|  U2/inst/clk_out1 | interface/pass_box/value[47]_i_1_n_0   | sw_IBUF[1]                                 |                3 |              8 |         2.67 |
|  U2/inst/clk_out1 | interface/pass_box/value[55]_i_1_n_0   | sw_IBUF[1]                                 |                2 |              8 |         4.00 |
|  U2/inst/clk_out1 | interface/pass_box/value[7]_i_1_n_0    | sw_IBUF[1]                                 |                3 |              8 |         2.67 |
|  U2/inst/clk_out1 | interface/usr_box/value[55]_i_1__0_n_0 | sw_IBUF[1]                                 |                4 |              8 |         2.00 |
|  U2/inst/clk_out1 | interface/usr_box/value[39]_i_1__0_n_0 | sw_IBUF[1]                                 |                3 |              8 |         2.67 |
|  U2/inst/clk_out1 | interface/usr_box/value[31]_i_1__0_n_0 | sw_IBUF[1]                                 |                5 |              8 |         1.60 |
|  U2/inst/clk_out1 | interface/usr_box/value[47]_i_1__0_n_0 | sw_IBUF[1]                                 |                4 |              8 |         2.00 |
|  U2/inst/clk_out1 | interface/usr_box/value[15]_i_1__0_n_0 | sw_IBUF[1]                                 |                4 |              8 |         2.00 |
|  U2/inst/clk_out1 | interface/usr_box/value[23]_i_1__0_n_0 | sw_IBUF[1]                                 |                4 |              8 |         2.00 |
|  U2/inst/clk_out1 | interface/usr_box/value[7]_i_1__0_n_0  | sw_IBUF[1]                                 |                4 |              8 |         2.00 |
|  U2/inst/clk_out1 | interface/usr_box/value[63]_i_1__0_n_0 | sw_IBUF[1]                                 |                4 |              8 |         2.00 |
|  U2/inst/clk_out1 |                                        | interface/vga_control/hcounter[10]_i_1_n_0 |                4 |             11 |         2.75 |
|  U2/inst/clk_out1 | interface/vga_control/eqOp             | interface/vga_control/vcounter[10]_i_1_n_0 |                3 |             11 |         3.67 |
|  U2/inst/clk_out1 |                                        | sw_IBUF[1]                                 |                9 |             13 |         1.44 |
|  U2/inst/clk_out1 |                                        | interface/bpu1/debounce/state/q_reg[1]_0   |                5 |             20 |         4.00 |
|  U2/inst/clk_out1 |                                        | interface/bpu2/debounce/state/q_reg[1]_0   |                5 |             20 |         4.00 |
|  U2/inst/clk_out1 |                                        | interface/bpu3/debounce/state/q_reg[1]_0   |                5 |             20 |         4.00 |
|  U2/inst/clk_out1 |                                        | interface/bpu4/debounce/state/q_reg[1]_0   |                5 |             20 |         4.00 |
|  U2/inst/clk_out1 |                                        | U3/inst/rst_q2                             |               19 |             42 |         2.21 |
|  U2/inst/clk_out1 | interface/bpu1/debounce/state/E[0]     | sw_IBUF[1]                                 |               44 |            128 |         2.91 |
|  U2/inst/clk_out1 |                                        |                                            |               48 |            175 |         3.65 |
+-------------------+----------------------------------------+--------------------------------------------+------------------+----------------+--------------+


