/***************************************************************************
 *     Copyright (c) 1999-2008, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_avd_block_avg_regs_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/9/08 9:56a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan  9 08:56:00 2008
 *                 MD5 Checksum         847dc12a9d71c4c68a648bbf19a883e3
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7400/rdb/e0/bchp_avd_block_avg_regs_0.h $
 * 
 * Hydra_Software_Devel/1   1/9/08 9:56a rpan
 * PR38572: Initial revision.
 *
 ***************************************************************************/

#ifndef BCHP_AVD_BLOCK_AVG_REGS_0_H__
#define BCHP_AVD_BLOCK_AVG_REGS_0_H__

/***************************************************************************
 *AVD_BLOCK_AVG_REGS_0 - FGT Block Avg Registers 0
 ***************************************************************************/
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_8x8_AVG_BASE_ADDR 0x00861000 /* REG_8x8_AVG_BASE_ADDR */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_4x8_SUM_BASE_ADDR 0x00861004 /* REG_4x8_SUM_BASE_ADDR */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL    0x00861008 /* REG_AVG_CTL */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_IMAGE_PARAM 0x0086100c /* REG_IMAGE_PARAM */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_ERR    0x00861010 /* REG_AVG_ERR */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_DONE   0x00861014 /* REG_AVG_DONE */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_RESET  0x00861018 /* REG_AVG_RESET */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_BLOCK_AVG_END 0x0086103c /* REG_BLOCK_AVG_END */

/***************************************************************************
 *REG_8x8_AVG_BASE_ADDR - REG_8x8_AVG_BASE_ADDR
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_8x8_AVG_BASE_ADDR :: Value [31:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_8x8_AVG_BASE_ADDR_Value_MASK 0xffffffff
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_8x8_AVG_BASE_ADDR_Value_SHIFT 0

/***************************************************************************
 *REG_4x8_SUM_BASE_ADDR - REG_4x8_SUM_BASE_ADDR
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_4x8_SUM_BASE_ADDR :: Value [31:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_4x8_SUM_BASE_ADDR_Value_MASK 0xffffffff
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_4x8_SUM_BASE_ADDR_Value_SHIFT 0

/***************************************************************************
 *REG_AVG_CTL - REG_AVG_CTL
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: reserved0 [31:08] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_reserved0_MASK       0xffffff00
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_reserved0_SHIFT      8

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: Debug [07:07] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Debug_MASK           0x00000080
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Debug_SHIFT          7

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: Enable [06:06] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Enable_MASK          0x00000040
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Enable_SHIFT         6

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: Monochrome [05:05] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Monochrome_MASK      0x00000020
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Monochrome_SHIFT     5

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: VC1_Interlace [04:04] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_VC1_Interlace_MASK   0x00000010
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_VC1_Interlace_SHIFT  4

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: MBAFF [03:03] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_MBAFF_MASK           0x00000008
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_MBAFF_SHIFT          3

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: Frame [02:02] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Frame_MASK           0x00000004
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Frame_SHIFT          2

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_CTL :: Standard [01:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Standard_MASK        0x00000003
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_CTL_Standard_SHIFT       0

/***************************************************************************
 *REG_IMAGE_PARAM - REG_IMAGE_PARAM
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_IMAGE_PARAM :: Image_Width [31:16] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_IMAGE_PARAM_Image_Width_MASK 0xffff0000
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_IMAGE_PARAM_Image_Width_SHIFT 16

/* AVD_BLOCK_AVG_REGS_0 :: REG_IMAGE_PARAM :: Image_Height [15:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_IMAGE_PARAM_Image_Height_MASK 0x0000ffff
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_IMAGE_PARAM_Image_Height_SHIFT 0

/***************************************************************************
 *REG_AVG_ERR - REG_AVG_ERR
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_ERR :: reserved0 [31:01] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_ERR_reserved0_MASK       0xfffffffe
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_ERR_reserved0_SHIFT      1

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_ERR :: Overflow_error [00:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_ERR_Overflow_error_MASK  0x00000001
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_ERR_Overflow_error_SHIFT 0

/***************************************************************************
 *REG_AVG_DONE - REG_AVG_DONE
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_DONE :: reserved0 [31:01] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_DONE_reserved0_MASK      0xfffffffe
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_DONE_reserved0_SHIFT     1

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_DONE :: Average_done [00:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_DONE_Average_done_MASK   0x00000001
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_DONE_Average_done_SHIFT  0

/***************************************************************************
 *REG_AVG_RESET - REG_AVG_RESET
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_RESET :: reserved0 [31:01] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_RESET_reserved0_MASK     0xfffffffe
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_RESET_reserved0_SHIFT    1

/* AVD_BLOCK_AVG_REGS_0 :: REG_AVG_RESET :: Reset [00:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_RESET_Reset_MASK         0x00000001
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_AVG_RESET_Reset_SHIFT        0

/***************************************************************************
 *REG_BLOCK_AVG_END - REG_BLOCK_AVG_END
 ***************************************************************************/
/* AVD_BLOCK_AVG_REGS_0 :: REG_BLOCK_AVG_END :: reserved0 [31:00] */
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_BLOCK_AVG_END_reserved0_MASK 0xffffffff
#define BCHP_AVD_BLOCK_AVG_REGS_0_REG_BLOCK_AVG_END_reserved0_SHIFT 0

#endif /* #ifndef BCHP_AVD_BLOCK_AVG_REGS_0_H__ */

/* End of File */
