%% LyX 2.2.2 created this file.  For more info, see http://www.lyx.org/.
%% Do not edit unless you really know what you are doing.
\documentclass[english]{beamer}
\usepackage{mathptmx}
\usepackage[latin9]{inputenc}
\usepackage{amsmath}
\usepackage{amssymb}
\usepackage{graphicx}
\usepackage[european]{circuitikz}
\usepackage{subcaption}
\ctikzset{tripoles/mos style/arrows}

\makeatletter

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% LyX specific LaTeX commands.
%% Because html converters don't know tabularnewline
\providecommand{\tabularnewline}{\\}

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% Textclass specific LaTeX commands.
 % this default might be overridden by plain title style
 \newcommand\makebeamertitle{\frame{\maketitle}}%
 % (ERT) argument for the TOC
 \AtBeginDocument{%
   \let\origtableofcontents=\tableofcontents
   \def\tableofcontents{\@ifnextchar[{\origtableofcontents}{\gobbletableofcontents}}
   \def\gobbletableofcontents#1{\origtableofcontents}
 }

%%%%%%%%%%%%%%%%%%%%%%%%%%%%%% User specified LaTeX commands.
\usetheme{Warsaw}
% or ...

\setbeamercovered{transparent}
% or whatever (possibly just delete it)

\makeatother

\usepackage{babel}
\begin{document}

\title[Designing a SCaM]{Analog Design for a Single-Chip atto Mote (SCaM) Microcontroller
}

\author[Kevavi]{Kevin Chen, Avi Pandey, Kevin Zheng}

\institute{University of California, Berkeley}

\date{Presentation 2}

\makebeamertitle

%\pgfdeclareimage[height=0.5cm]{institution-logo}{logo.png}
%\logo{\pgfuseimage{institution-logo}}

\AtBeginSubsection[]{%
  \frame<beamer>{ 
    \frametitle{Outline}   
    \tableofcontents[currentsection,currentsubsection] 
  }
}

%\beamerdefaultoverlayspecification{<+->}
\begin{frame}{Outline}

\tableofcontents{}
\end{frame}

\section{Preliminary Results of Integration}

\subsection{Integration}
\begin{frame}{Semi-Ideal SCaM Overview}
\begin{itemize}
\item SCaM is alive!
\item At least with ideal op-amps
\item Slowly adding completed and real op-amp blocks into the integration one by one in order to isolate problems caused by individual blocks \begin{itemize}
\item Strong Arm Latch
\item V$_{ref}$ regulator
\item PGA*
\item Digital regulator*
\end{itemize}
\end{itemize}
\end{frame}
%
\subsection{Error Results}

\begin{frame}{Ideal Full System LSB Error I}
\begin{itemize}
\item Selected analog input of 100 mV DC
\item PGA set to gain of 8
\item Tabulated worst case error in number of LSB
\end{itemize}
\begin{center}
Temperature ($^\circ$C) \& Battery Voltage (V) \\
\begin{tabular}{|c|c|c|c|}
\hline
& 1.6 V & 2.4 V & 3.2 V \tabularnewline \hline
70 $^\circ$C & 0 & 0 & 0\tabularnewline 
\hline
25 $^\circ$C & $V_{ref}$ broken & 0 & 0\tabularnewline
\hline
0 $^\circ$C & 0 & $V_{ref}$ broken & 0 \tabularnewline 
\hline 
\end{tabular}
\end{center}
($V_{ref}$ is completely not working in some scenarios, and yielding an ADC output of all zeroes) \\
\end{frame}
%

\begin{frame}{Ideal Full System LSB Error II}
\begin{itemize}
\item Selected temperature sensor input
\item PGA set to gain of 1
\item Tabulated worst case error in number of LSB, below
\end{itemize}
\begin{center}
Temperature ($^\circ$C) \& Battery Voltage (V) \\
\begin{tabular}{|c|c|c|c|}
\hline
& 1.6 V & 2.4 V & 3.2 V \tabularnewline \hline
70 $^\circ$C & Temp. sensor broken & 0 & 0 \tabularnewline
\hline
25 $^\circ$C & $V_{ref}$ broken & 0 & 0 \tabularnewline
\hline
0 $^\circ$C & Temp. sensor broken & $V_{ref}$ broken & 0 \tabularnewline
\hline 
\end{tabular}
\end{center}
\end{frame}
%

\begin{frame}{PGA LSB Error}
\begin{itemize}
\item Input of 200 mV
\item PGA set to gain of 1
\item Ideal supply voltage of 1.2V
\item Tabulated worst case error in number of LSB, below
\end{itemize}
\begin{center}
Temperature ($^\circ$C) \\
\begin{tabular}{|c|c|}
\hline
70 $^\circ$C & 0 \tabularnewline 
\hline
25 $^\circ$C & 21 \tabularnewline
\hline
0 $^\circ$C & 15 \tabularnewline 
\hline 
\end{tabular}
\end{center}
With the PGA, all other gain settings were within 1 LSB of error, and only unity gain was giving problems
\end{frame}
%

\section{Progress and Design Decisions}

\subsection{Ideal Blocks and Topologies}
\begin{frame}{Band Gap \& Regulators}
\begin{block}{Basic Performance}
\begin{itemize}
\item Alive and kicking
\item 1.000 $V_{ref} \pm$ 0.2 mV across supply and temperature range \emph{when unloaded} at bandgap output
\item Buffered $V_{ref}$ doesn't perform as well
\item Temperature sensor borked at low supply
\item Temperature output linear but doesn't cross origin...
\end{itemize}
\end{block}
%
\begin{block}{Notable Design Decisions}
\begin{itemize}
\item Used PSR band gap reference - Li, Yao, Guo 2009
\item V$_{ref}$ LDO replaced with unity gain buffer
\end{itemize}
\end{block}
\end{frame}
\begin{frame}{Bandgap - VT Variation}
\begin{figure}
    \includegraphics[scale=0.7]{bg_data/vt-variation.png}
\end{figure}
\end{frame}

%
\begin{frame}{MUX \& PGA}
\begin{block}{Basic Performance}
\begin{itemize}
\item MUX settles within 100 ns
\item PGA's amplified results stay within 0.4\% error for the 5 $\mu$s window of the "amplify" phase
\end{itemize}
\end{block}
%
\begin{block}{Notable Design Decisions}
\begin{itemize}
\item Mostly minimum size transistors for switching
\item Used hvt devices for less leakage in transmission gates
\item Used nmos2v in parallel with $C_f$ across the op-amp
\item Used fairly large capacitors to prevent voltage drooping and charge injection
\end{itemize}
\end{block}
\end{frame}
%
\begin{frame}{ADC}
\begin{block}{Basic Performance}
\begin{itemize}
\item Accurate with an ideal supply
\item Uses a 10MHz digital clock
\end{itemize}
\end{block}
\include{circuits/adc_schematic}
\end{frame}
%
\begin{frame}{ADC - Leakage}
\begin{block}{Charge Leakage}
\begin{itemize}
\item d7 and d6 overlap (thanks Brad), causes unexpectadly high voltages
\item High leakage current causes more than an LSB of loss.
\end{itemize}
\end{block}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version2/figure_1.png} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version2/figure_2.png}
\end{minipage}
\end{figure}
\end{frame}

\begin{frame}{ADC- Charge Pump}
\begin{block}{Charge Pump Topolgy}
\begin{itemize}
\item Using a charge pump to reduce the $V_{GS}$ of the Load PMOS
\item Restricts leakage to less than an LSB
\end{itemize}
\end{block}
\begin{center}
\include{circuits/charge_pump}
\end{center}
\end{frame}

\begin{frame}{ADC - Charge Pump cont.}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version3/figure_1.png} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{ADC_data/Version3/figure_2.png}
\end{minipage}
\end{figure}
\end{frame}

\subsection{Clocking Details}
\begin{frame}{Clocking with the PGA and ADC}
\begin{itemize}
\item Synchronized PGA "$\phi_1$", the "sample" phase, with the ADC's "compare" phase, and the PGA's "$\phi_2$, or "amplify", with the ADC's "load" phase
\item $\phi_1$ and $\phi_2$ are 5 $\mu$s each, with rise and fall times of 10 ns, and thus the clock period of 10 $\mu$s satisfies the 100ksamples/s required by spec
\item ADC clock (10MHz) is equal to digital clock
\item We deliberately delayed the digital clock by 10ns so that it would not interfere with rise/fall times of $\phi_1$ and $\phi_2$, as it was previously causing the ADC to raise the MSB 100\% of the time
\end{itemize}
\end{frame}
%
\subsection{Real Op-amps (In Progress)}
\begin{frame}{BGT \& REG}
\begin{itemize}
\item Voltage Reference (finished):
\begin{itemize}
\item In unity gain configuration
\item Can handle anywhere from 8fF to 2pF+ loads
\end{itemize}
\item Digital Regulator ("finished"):
\begin{itemize}
\item Current version either oscillates very frequently or has a large variation from the intended band gap voltage
\item Planning to make a "slow" amplifier to avoid pulse-y behavior
\end{itemize}
\end{itemize}
\begin{figure}
\includegraphics[scale=0.25]{ADC_data/Version4/figure_1.png}
\end{figure}
\end{frame}

\begin{frame}{BGT \& REG (cont.)}
\begin{itemize}
\item Analog Regulator:
\begin{itemize}
\item Make "slow" to complement digital regulator
\item Still need to think about a way to provide as little variation as possible
\end{itemize}
\item Band Gap Reference
\end{itemize}
\end{frame}
%
\begin{frame}{PGA}
\begin{block}{Topology Changes}
Added another switch in phase 1 to fix convergence issues
\end{block}
\input{circuits/PGA_circuit.tex}
\end{frame}
%
\begin{frame}{PGA - cont}
\begin{block}{Op-Amp Topology}
Using a folded cascode PMOS input two stage opamp, with a PMOS second stage
\end{block}
\input{circuits/folded_cascode_circuit.tex}
\end{frame}
%
\begin{frame}{PGA - cont}
\begin{block}{PGA issues}
When configured in unity gain, the PGA does not perform as expected.
\end{block}
\begin{figure}
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{PGA_v2_data/figure_1.png}
    \caption{Unity Gain configuration} 
\end{minipage}%
\begin{minipage}{.5\textwidth}
    \includegraphics[scale=0.29]{PGA_v2_data/figure_2.png}
    \caption{Gain = 2}
\end{minipage}
\end{figure}
\end{frame}

\begin{frame}{PGA - cont}
\begin{block}{PGA issues}
However, when the PGA op-amp is configured as a unity gain buffer, there are no stability issues
\end{block}
\begin{figure}
\centering
\includegraphics[scale=0.29]{PGA_v2_data/figure_3.png}
\end{figure}
\end{frame}

\begin{frame}{ADC}
\begin{itemize}
\item Strong Arm Latch - Scott, Boser, Pister 2003:
\begin{itemize}
\item Used $\overline{RST}$ = CLK
\end{itemize}
\end{itemize}
\end{frame}
%
\section{Moving forward}
\subsection{Priorities}
\begin{frame} {Remarks on Potential Problems}
\begin{itemize}
\item Ensure band gap reference and voltage regulators work!
\begin{itemize}
\item Buggy band gap and unstable regulated voltages caused LOTS of trouble even during ideal integration
\end{itemize}
\item PGA needs to be able to hold its amplified voltage for as long as possible, without drooping too far away from its initial position
\item Temperature actually hasn't seemed to be too big of a problem so far, though they gave the biggest problems during labs 4 and 5
\end{itemize}
\end{frame}

\subsection{Responsibilities}
\begin{frame}{Recap of Milestones}
\begin{itemize}
\item Blocks complete and implemented with ideal amplifiers (4/20)
\item System-level testbenches complete; first integration (4/21)
\item Ideal amplifiers replaced with real amplifiers (4/25)
\item Sanity check and verification (4/26)
\item Extras, final integration and submission (4/28)
\end{itemize}
\end{frame}
%


\end{document}
