<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Practica2_Alicia.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parte3.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Parte3.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Parte3.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Parte3.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Parte_1_y_2.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Parte_1_y_2.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Parte_1_y_2.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Parte_1_y_2.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parte_1_y_2.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Parte_1_y_2.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Parte_1_y_2.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Parte_1_y_2.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parte_1_y_2_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parte_1_y_2_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parte_1_y_2_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parte_1_y_2_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Practica.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Practica.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Practica.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Parte_1_y_2_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/Parte_1_y_2_synthesis.vhd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1565956430" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1565956430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956430" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6941158249619981552" xil_pn:start_ts="1565956430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956430" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-704020466221485496" xil_pn:start_ts="1565956430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956430" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1565956430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956430" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6520780363755925160" xil_pn:start_ts="1565956430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956430" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1565956430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956430" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2983716850185234962" xil_pn:start_ts="1565956430">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956468" xil_pn:in_ck="4222614757193233303" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="2495841457970616466" xil_pn:start_ts="1565956462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="Parte_1_y_2.lso"/>
      <outfile xil_pn:name="Parte_1_y_2.ngc"/>
      <outfile xil_pn:name="Parte_1_y_2.ngr"/>
      <outfile xil_pn:name="Parte_1_y_2.prj"/>
      <outfile xil_pn:name="Parte_1_y_2.stx"/>
      <outfile xil_pn:name="Parte_1_y_2.syr"/>
      <outfile xil_pn:name="Parte_1_y_2.xst"/>
      <outfile xil_pn:name="Parte_1_y_2_vhdl.prj"/>
      <outfile xil_pn:name="Parte_1_y_2_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1565956437" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5986954927686406515" xil_pn:start_ts="1565956437">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1565956470" xil_pn:in_ck="2584050097134525307" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-2345613474870712314" xil_pn:start_ts="1565956468">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Parte_1_y_2_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Parte_1_y_2_synthesis.vhd"/>
    </transform>
  </transforms>

</generated_project>
