proc AIT::create_DDR_reg_slice {ddrName ddrPort masterSlr migSlr ctrl} {
    set ddrRegSlice [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_register_slice:2.1 \
        bridge_to_host/memory/${ddrName}/DDR_${ddrPort}_slr_static_${masterSlr}_${migSlr} ]
    set_property -dict [ list \
        CONFIG.NUM_SLR_CROSSINGS {0} \
        CONFIG.REG_AR {15} \
        CONFIG.REG_AW {15} \
        CONFIG.REG_B {15} \
        CONFIG.REG_R {15} \
        CONFIG.REG_W {15} \
        CONFIG.USE_AUTOPIPELINING {1} \
        ] $ddrRegSlice

    # Delete interface nets
    delete_bd_objs [get_bd_intf_nets -of_objects [get_bd_intf_pins bridge_to_host/memory/${ddrName}/DDR/C0_DDR4_${ddrPort}]]
    connect_bd_intf_net [get_bd_intf_pins $ddrRegSlice/M_AXI] [get_bd_intf_pins bridge_to_host/memory/${ddrName}/DDR/C0_DDR4_${ddrPort}]
    if { $ctrl } {
        connect_bd_intf_net [get_bd_intf_pins $ddrRegSlice/S_AXI] [get_bd_intf_pins bridge_to_host/memory/${ddrName}/DDR_S_AXI_CTRL]
    } else {
        connect_bd_intf_net [get_bd_intf_pins $ddrRegSlice/S_AXI] [get_bd_intf_pins bridge_to_host/memory/${ddrName}/DDR_S_AXI_regslice/M_AXI]
    }

    connect_bd_net [get_bd_pins $ddrRegSlice/aclk] [get_bd_pins bridge_to_host/memory/${ddrName}/DDR/c0_ddr4_ui_clk]
    connect_bd_net [get_bd_pins $ddrRegSlice/aresetn] [get_bd_pins bridge_to_host/memory/${ddrName}/DDR_proc_sys_reset/peripheral_aresetn]
}

proc AIT::static_logic_register_slices {} {
    # DDR 2
    create_DDR_reg_slice DDR_2 S_AXI ${::AIT::board_slr_master} 2 False
    create_DDR_reg_slice DDR_2 S_AXI_CTRL ${::AIT::board_slr_master} 2 True

    save_bd_design
}
