Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id EF54B63354F
	for <lists+qemu-devel@lfdr.de>; Tue, 22 Nov 2022 07:29:19 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1oxMl6-00040e-IA; Tue, 22 Nov 2022 01:27:52 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1oxMl4-0003zr-Di; Tue, 22 Nov 2022 01:27:50 -0500
Received: from mail-vk1-xa29.google.com ([2607:f8b0:4864:20::a29])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1oxMl2-00060D-4r; Tue, 22 Nov 2022 01:27:50 -0500
Received: by mail-vk1-xa29.google.com with SMTP id j24so6773126vkk.0;
 Mon, 21 Nov 2022 22:27:46 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20210112;
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:from:to:cc:subject:date:message-id:reply-to;
 bh=TfXmZOtcJi6Wj3n8aEguNIbIvy4nYEZMrVpc3nuYpbk=;
 b=VJ4fFwuqjvmyegptljHFKnLvjd20TBBan6A76bBWAzquhLlff5t2qSXHpzXid5aiDV
 oQiFj7CBN6XBJqO4GDyO8my7BLUW2a1hUHOqbAcKrF8UNpm6vnHcxjBEvlBqwmv3HVn/
 nG8P1UQ8OAZTvufCht5ug0g+O+mDQx+3nPTNwKX0rB+ViCtA1lkCbnvDjIB+CjtkeM0j
 4jRp2UUzXYERU1DaMS76uDICFMHYDf+AYsUse9Iv1z7A/udDLQFso1ZMpHZ7ZrCJhLsL
 fcu265TQ0RXGhL0J+eA7tjiiXn1q1vThKkVAS+21qhn7zKRcVB2PKl9vcOOldDaiytlS
 qi3w==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20210112;
 h=cc:to:subject:message-id:date:from:in-reply-to:references
 :mime-version:x-gm-message-state:from:to:cc:subject:date:message-id
 :reply-to;
 bh=TfXmZOtcJi6Wj3n8aEguNIbIvy4nYEZMrVpc3nuYpbk=;
 b=UPqSeZMZ74TlTEpK43+nH2CrIqfFK53ZlYGQjVisuGjHidk3bOaoTO1xFGRuiOBdMH
 vvdtx7FhdhCLqmTpV2jRVo24YBWRjCqWPObbpBV9nDbVAZIxExULiqLSOpfTaKf76NMM
 Lx+EE0PdZOKSDfc/eWQrpVPW1Bn8nzuAc1PeyXlLYi3l8lCtyFkr+FL3Kzc0CuXso1eQ
 szbBc84pYedy8ILhFvnz6bMMjizMou6pkb1yhUDGcostpeHzgtKim0LAK1572mwMJD0a
 AuXDL7TaUYIiI4kvXxt0R9CJWzhs7ELolBwNOGlWHZnINcP5e8N1huVZh6GGgf7fndm9
 ekVA==
X-Gm-Message-State: ANoB5pk/X8YseuayAy1vD0MxYGcwfLmHDpiO+IIFT1tykL+vrEPk7Cu/
 vGd72DshPxUlob/FQDggo281GgaZbm26y/Vxe2M=
X-Google-Smtp-Source: AA0mqf7uYmXwO4jjFe8tsP9HUdTR0T4T0jeWPEjNEZcQjdH6FQehiNt7PDwsh1Lc1qaUdWzwa6bK5C1Hdeoki0eynsM=
X-Received: by 2002:a1f:e3c6:0:b0:3b8:ba98:bd43 with SMTP id
 a189-20020a1fe3c6000000b003b8ba98bd43mr4417770vkh.34.1669098465648; Mon, 21
 Nov 2022 22:27:45 -0800 (PST)
MIME-Version: 1.0
References: <20221118123728.49319-1-liweiwei@iscas.ac.cn>
 <20221118123728.49319-7-liweiwei@iscas.ac.cn>
In-Reply-To: <20221118123728.49319-7-liweiwei@iscas.ac.cn>
From: Alistair Francis <alistair23@gmail.com>
Date: Tue, 22 Nov 2022 16:27:19 +1000
Message-ID: <CAKmqyKOcER1mRcGnogUfhGDjEj80ZczACFeeqmO8FG1m2kzvbA@mail.gmail.com>
Subject: Re: [PATCH v5 6/9] target/riscv: add support for Zcmp extension
To: Weiwei Li <liweiwei@iscas.ac.cn>
Cc: richard.henderson@linaro.org, palmer@dabbelt.com, alistair.francis@wdc.com,
 bin.meng@windriver.com, qemu-riscv@nongnu.org, qemu-devel@nongnu.org, 
 wangjunqiang@iscas.ac.cn, lazyparser@gmail.com
Content-Type: text/plain; charset="UTF-8"
Received-SPF: pass client-ip=2607:f8b0:4864:20::a29;
 envelope-from=alistair23@gmail.com; helo=mail-vk1-xa29.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Fri, Nov 18, 2022 at 10:51 PM Weiwei Li <liweiwei@iscas.ac.cn> wrote:
>
> Add encode, trans* functions for Zcmp instructions
>
> Signed-off-by: Weiwei Li <liweiwei@iscas.ac.cn>
> Signed-off-by: Junqiang Wang <wangjunqiang@iscas.ac.cn>
> Reviewed-by: Richard Henderson <richard.henderson@linaro.org>

Reviewed-by: Alistair Francis <alistair.francis@wdc.com>

Alistair

> ---
>  target/riscv/insn16.decode                |  18 +++
>  target/riscv/insn_trans/trans_rvzce.c.inc | 189 +++++++++++++++++++++-
>  target/riscv/translate.c                  |   5 +
>  3 files changed, 211 insertions(+), 1 deletion(-)
>
> diff --git a/target/riscv/insn16.decode b/target/riscv/insn16.decode
> index 47603ec1e0..4654c23052 100644
> --- a/target/riscv/insn16.decode
> +++ b/target/riscv/insn16.decode
> @@ -21,6 +21,8 @@
>  %rs1_3     7:3                !function=ex_rvc_register
>  %rs2_3     2:3                !function=ex_rvc_register
>  %rs2_5     2:5
> +%sreg1     7:3                !function=ex_sreg_register
> +%sreg2     2:3                !function=ex_sreg_register
>
>  # Immediates:
>  %imm_ci        12:s1 2:5
> @@ -45,6 +47,8 @@
>
>  %zcb_b_uimm  5:1 6:1
>  %zcb_h_uimm  5:1                     !function=ex_shift_1
> +%zcmp_spimm  2:2                     !function=ex_shift_4
> +%zcmp_rlist  4:4
>
>  # Argument sets imported from insn32.decode:
>  &empty                  !extern
> @@ -56,7 +60,9 @@
>  &u         imm rd       !extern
>  &shift     shamt rs1 rd !extern
>  &r2        rd rs1       !extern
> +&r2_s      rs1 rs2      !extern
>
> +&zcmp      zcmp_rlist zcmp_spimm
>
>  # Formats 16:
>  @cr        ....  ..... .....  .. &r      rs2=%rs2_5       rs1=%rd     %rd
> @@ -98,6 +104,8 @@
>  @zcb_lh       ... . .. ... .. ... ..  &i  imm=%zcb_h_uimm  rs1=%rs1_3 rd=%rs2_3
>  @zcb_sb       ... . .. ... .. ... ..  &s  imm=%zcb_b_uimm  rs1=%rs1_3 rs2=%rs2_3
>  @zcb_sh       ... . .. ... .. ... ..  &s  imm=%zcb_h_uimm  rs1=%rs1_3 rs2=%rs2_3
> +@zcmp         ... ...  ........   ..  &zcmp  %zcmp_rlist   %zcmp_spimm
> +@cm_mv        ... ...  ... .. ... ..  &r2_s  rs2=%sreg2    rs1=%sreg1
>
>  # *** RV32/64C Standard Extension (Quadrant 0) ***
>  {
> @@ -177,6 +185,16 @@ slli              000 .  .....  ..... 10 @c_shift2
>  {
>    sq              101  ... ... .. ... 10 @c_sqsp
>    c_fsd           101   ......  ..... 10 @c_sdsp
> +
> +  # *** RV64 and RV32 Zcmp Extension ***
> +  [
> +    cm_push         101  11000  .... .. 10 @zcmp
> +    cm_pop          101  11010  .... .. 10 @zcmp
> +    cm_popret       101  11110  .... .. 10 @zcmp
> +    cm_popretz      101  11100  .... .. 10 @zcmp
> +    cm_mva01s       101  011 ... 11 ... 10 @cm_mv
> +    cm_mvsa01       101  011 ... 01 ... 10 @cm_mv
> +  ]
>  }
>  sw                110 .  .....  ..... 10 @c_swsp
>
> diff --git a/target/riscv/insn_trans/trans_rvzce.c.inc b/target/riscv/insn_trans/trans_rvzce.c.inc
> index de96c4afaf..f647b6ed15 100644
> --- a/target/riscv/insn_trans/trans_rvzce.c.inc
> +++ b/target/riscv/insn_trans/trans_rvzce.c.inc
> @@ -1,5 +1,5 @@
>  /*
> - * RISC-V translation routines for the Zcb Standard Extension.
> + * RISC-V translation routines for the Zc[b,mp] Standard Extension.
>   *
>   * Copyright (c) 2021-2022 PLCT Lab
>   *
> @@ -21,6 +21,11 @@
>          return false;           \
>  } while (0)
>
> +#define REQUIRE_ZCMP(ctx) do {   \
> +    if (!ctx->cfg_ptr->ext_zcmp) \
> +        return false;            \
> +} while (0)
> +
>  static bool trans_c_zext_b(DisasContext *ctx, arg_c_zext_b *a)
>  {
>      REQUIRE_ZCB(ctx);
> @@ -98,3 +103,185 @@ static bool trans_c_sh(DisasContext *ctx, arg_c_sh *a)
>      REQUIRE_ZCB(ctx);
>      return gen_store(ctx, a, MO_UW);
>  }
> +
> +#define X_S0    8
> +#define X_S1    9
> +#define X_Sn    16
> +
> +static uint32_t decode_push_pop_list(DisasContext *ctx, target_ulong rlist)
> +{
> +    uint32_t reg_bitmap = 0;
> +
> +    if (ctx->cfg_ptr->ext_e && rlist > 6) {
> +        return 0;
> +    }
> +
> +    switch (rlist) {
> +    case 15:
> +        reg_bitmap |=  1 << (X_Sn + 11) ;
> +        reg_bitmap |=  1 << (X_Sn + 10) ;
> +        /* FALL THROUGH */
> +    case 14:
> +        reg_bitmap |=  1 << (X_Sn + 9) ;
> +        /* FALL THROUGH */
> +    case 13:
> +        reg_bitmap |=  1 << (X_Sn + 8) ;
> +        /* FALL THROUGH */
> +    case 12:
> +        reg_bitmap |=  1 << (X_Sn + 7) ;
> +        /* FALL THROUGH */
> +    case 11:
> +        reg_bitmap |=  1 << (X_Sn + 6) ;
> +        /* FALL THROUGH */
> +    case 10:
> +        reg_bitmap |=  1 << (X_Sn + 5) ;
> +        /* FALL THROUGH */
> +    case 9:
> +        reg_bitmap |=  1 << (X_Sn + 4) ;
> +        /* FALL THROUGH */
> +    case 8:
> +        reg_bitmap |=  1 << (X_Sn + 3) ;
> +        /* FALL THROUGH */
> +    case 7:
> +        reg_bitmap |=  1 << (X_Sn + 2) ;
> +        /* FALL THROUGH */
> +    case 6:
> +        reg_bitmap |=  1 << X_S1 ;
> +        /* FALL THROUGH */
> +    case 5:
> +        reg_bitmap |= 1 << X_S0;
> +        /* FALL THROUGH */
> +    case 4:
> +        reg_bitmap |= 1 << xRA;
> +        break;
> +    default:
> +        break;
> +    }
> +
> +    return reg_bitmap;
> +}
> +
> +static bool gen_pop(DisasContext *ctx, arg_zcmp *a, bool ret, bool ret_val)
> +{
> +    REQUIRE_ZCMP(ctx);
> +
> +    uint32_t reg_bitmap = decode_push_pop_list(ctx, a->zcmp_rlist);
> +    if (reg_bitmap == 0) {
> +        return false;
> +    }
> +
> +    MemOp memop = get_ol(ctx) == MXL_RV32 ? MO_TEUL : MO_TEUQ;
> +    int reg_size = memop_size(memop);
> +    target_ulong stack_adj = ROUND_UP(ctpop32(reg_bitmap) * reg_size, 16) +
> +                             a->zcmp_spimm;
> +    TCGv sp = dest_gpr(ctx, xSP);
> +    TCGv addr = tcg_temp_new();
> +    int i;
> +
> +    tcg_gen_addi_tl(addr, sp, stack_adj - reg_size);
> +
> +    for (i = X_Sn + 11; i >= 0; i--) {
> +        if (reg_bitmap & (1 << i)) {
> +            TCGv dest = dest_gpr(ctx, i);
> +            tcg_gen_qemu_ld_tl(dest, addr, ctx->mem_idx, memop);
> +            gen_set_gpr(ctx, i, dest);
> +            tcg_gen_subi_tl(addr, addr, reg_size);
> +        }
> +    }
> +
> +    tcg_gen_addi_tl(sp, sp, stack_adj);
> +    gen_set_gpr(ctx, xSP, sp);
> +
> +    if (ret_val) {
> +        gen_set_gpr(ctx, xA0, ctx->zero);
> +    }
> +
> +    if (ret) {
> +        TCGv ret_addr = get_gpr(ctx, xRA, EXT_NONE);
> +        gen_set_pc(ctx, ret_addr);
> +        tcg_gen_lookup_and_goto_ptr();
> +        ctx->base.is_jmp = DISAS_NORETURN;
> +    }
> +
> +    tcg_temp_free(addr);
> +    return true;
> +}
> +
> +static bool trans_cm_push(DisasContext *ctx, arg_cm_push *a)
> +{
> +    REQUIRE_ZCMP(ctx);
> +
> +    uint32_t reg_bitmap = decode_push_pop_list(ctx, a->zcmp_rlist);
> +    if (reg_bitmap == 0) {
> +        return false;
> +    }
> +
> +    MemOp memop = get_ol(ctx) == MXL_RV32 ? MO_TEUL : MO_TEUQ;
> +    int reg_size = memop_size(memop);
> +    target_ulong stack_adj = ROUND_UP(ctpop32(reg_bitmap) * reg_size, 16) +
> +                             a->zcmp_spimm;
> +    TCGv sp = dest_gpr(ctx, xSP);
> +    TCGv addr = tcg_temp_new();
> +    int i;
> +
> +    tcg_gen_subi_tl(addr, sp, reg_size);
> +
> +    for (i = X_Sn + 11; i >= 0; i--) {
> +        if (reg_bitmap & (1 << i)) {
> +            TCGv val = get_gpr(ctx, i, EXT_NONE);
> +            tcg_gen_qemu_st_tl(val, addr, ctx->mem_idx, memop);
> +            tcg_gen_subi_tl(addr, addr, reg_size);
> +        }
> +    }
> +
> +    tcg_gen_subi_tl(sp, sp, stack_adj);
> +    gen_set_gpr(ctx, xSP, sp);
> +
> +    tcg_temp_free(addr);
> +    return true;
> +}
> +
> +static bool trans_cm_pop(DisasContext *ctx, arg_cm_pop *a)
> +{
> +    return gen_pop(ctx, a, false, false);
> +}
> +
> +static bool trans_cm_popret(DisasContext *ctx, arg_cm_popret *a)
> +{
> +    return gen_pop(ctx, a, true, false);
> +}
> +
> +static bool trans_cm_popretz(DisasContext *ctx, arg_cm_popret *a)
> +{
> +    return gen_pop(ctx, a, true, true);
> +}
> +
> +static bool trans_cm_mva01s(DisasContext *ctx, arg_cm_mva01s *a)
> +{
> +    REQUIRE_ZCMP(ctx);
> +
> +    TCGv src1 = get_gpr(ctx, a->rs1, EXT_NONE);
> +    TCGv src2 = get_gpr(ctx, a->rs2, EXT_NONE);
> +
> +    gen_set_gpr(ctx, xA0, src1);
> +    gen_set_gpr(ctx, xA1, src2);
> +
> +    return true;
> +}
> +
> +static bool trans_cm_mvsa01(DisasContext *ctx, arg_cm_mvsa01 *a)
> +{
> +    REQUIRE_ZCMP(ctx);
> +
> +    if (a->rs1 == a->rs2) {
> +        return false;
> +    }
> +
> +    TCGv a0 = get_gpr(ctx, xA0, EXT_NONE);
> +    TCGv a1 = get_gpr(ctx, xA1, EXT_NONE);
> +
> +    gen_set_gpr(ctx, a->rs1, a0);
> +    gen_set_gpr(ctx, a->rs2, a1);
> +
> +    return true;
> +}
> diff --git a/target/riscv/translate.c b/target/riscv/translate.c
> index ca01da3309..1b2515650f 100644
> --- a/target/riscv/translate.c
> +++ b/target/riscv/translate.c
> @@ -738,6 +738,11 @@ static int ex_rvc_register(DisasContext *ctx, int reg)
>      return 8 + reg;
>  }
>
> +static int ex_sreg_register(DisasContext *ctx, int reg)
> +{
> +    return reg < 2 ? reg + 8 : reg + 16;
> +}
> +
>  static int ex_rvc_shiftli(DisasContext *ctx, int imm)
>  {
>      /* For RV128 a shamt of 0 means a shift by 64. */
> --
> 2.25.1
>
>

