$date
	Tue Jun 24 20:50:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module patternMoore_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " a $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 ! y $end
$var reg 2 % nextstate [1:0] $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b1 %
1$
0#
0"
0!
$end
#5000
1#
#10000
0#
#12000
0$
#15000
b1 &
1#
#20000
0#
#25000
1#
#30000
0#
#35000
1#
#40000
0#
#45000
b10 %
1"
1#
#50000
0#
#55000
b0 %
1!
b10 &
1#
#60000
0#
#65000
0!
b0 &
b1 %
0"
1#
#70000
0#
#75000
b1 &
1#
#80000
0#
#85000
b10 %
1"
1#
#90000
0#
#95000
b0 %
1!
b10 &
1#
#100000
0#
#105000
0!
b0 &
1#
#110000
0#
#115000
1#
#120000
0#
#125000
b1 %
0"
1#
#130000
0#
#135000
b1 &
1#
#140000
0#
#145000
1#
