# 1. lui a0, 0x2b
Opcode(LUI): 0110111  
Immediate (0x2b << 12): 0000000000101011  
Register (rd): a0 = 01010  

| imm[31:12]      | rd      | opcode  |
|-----------------|---------|---------|
| 0000000000101011| 01010   | 0110111 |
 --- 

# 2. addi sp, sp, -32
Opcode(ADDI): 0010011  
Immediate: -32 = 11111111111111100000 (12 bits)  
Registers: sp(rd) = 00010, sp(rs1) = 00010  

| imm[11:0]       | rs1    | funct3 | rd    | opcode  |
|------------------|--------|--------|-------|---------|
| 111111100000    | 00010  | 000    | 00010 | 0010011 |
---

 # 3. sd ra, 24(sp)
Opcode(SD): 0100111  
Immediate: 24 (split into two parts: imm[11:5] and imm[4:0])  
Registers: rs1 = sp = 00010, rs2 = ra = 00001  

| imm[11:5] | rs2   | rs1   | funct3 | imm[4:0] | opcode  |
|-----------|-------|-------|--------|----------|---------|
| 0000000   | 00001 | 00010  | 011    | 11000    | 0100111 |
---

# 4. jal ra, 10470 <printf>
Opcode(JAL): 1101111  
Immediate: 10470 = 0010100110000110 (21 bits) 
Register (rd): ra = 00001  

| imm[20] | imm[10:1] | imm[11] | imm[19:12] | rd    | opcode  |
|---------|-----------|---------|------------|-------|---------|
|   0     |0100110001 |    1    |  00101011  | 00001 | 1101111 |
---

 # 5. add a1, sp, 8
Opcode(LW): 0110011
Registers: ai (rd) = 00101, sp (rs1) = 00010
Immediate (shamt): 0000000001000
| funct7   | rs2   | rs1   | funct3 | rd    | opcode  |
|----------|-------|-------|--------|-------|---------|
| 0000000  | 01000 | 00010 | 000    | 00101 | 0110011 |
---

# 6. ld ra, 24(sp)
Opcode(LD): 0000011  
Immediate: 24  
Registers: rd = ra = 00001, rs1 = sp = 00010  

| imm[11:0]      | rs1   | funct3 | rd    | opcode  |
|----------------|-------|--------|-------|---------|
| 000000011000   | 00010 | 011    | 00001 | 0000011 |
---

# 7. addi a1, sp, 8
Opcode(ADDI): 0010011  
Immediate: 8 = 0000000001000 (12 bits)  
Registers: a1(rd) = 00101, sp(rs1) = 00010  

| imm[11:0]       | rs1    | funct3 | rd    | opcode  |
|-----------------|--------|--------|-------|---------|
| 000000001000    | 00010  | 000    | 00101 | 0010011 |
---

# 8. addi a0, a0, -944
Opcode(ADDI): 0010011  
Registers: rd = a0 = 01010, rs1 = a0 = 01010  
Immediate: -944 = 1111101001110000 (sign-extended 12-bit value)  

| imm[11:0]     | rs1   | funct3 | rd    | opcode  |
|---------------|-------|--------|-------|---------|
| 111110100000  | 01010 | 000    | 01010 | 0010011 |
---

# 9. sext.w a1, a0
Opcode(SEXT.W): 0010011 
Registers: rd = a1 = 00101, rs1 = a0 = 01010, rs2   
Funct3: 000  
Funct7: 0000000  

| funct7   |rs2| rs1   | funct3 | rd    | opcode  |
|----------|---|-------|--------|-------|---------|
| 0000000  | - | 01010 | 000    | 00101 | 0010011 |
---

# 10. ld a0, 8(sp)
Opcode(LD): 0000011  
Immediate: 8 = 0000000001000 (split into imm[11:5] and imm[4:0] ) 
Registers: rd = a0 = 01010, rs1 = sp = 00010  

| imm[11:5]  | rs1   | funct3 | rd    | imm[4:0]  | opcode  |
|------------|-------|--------|-------|-----------|---------|
|  0000000   | 00010 | 011    | 01010 |   01000   | 0000011 |
---

# 11. add sp, sp, 32
Opcode(ADD): 0010011  
Immediate: 32 = 00000000100000 (12 bits)
Registers: rd = sp = 00010, rs1 = sp = 00010
Funct3: 000   

|    imm[11:0]    | rs1   | funct3 | rd    | opcode  |
|-----------------|-------|--------|-------|---------|
| 00000000100000  | 00010 |   000  | 00010 | 0010011 |
---
