/**** This file is auto generated by IDesignSpec (http://www.agnisys.com) . Please do not edit this file. ***
** created by        :
** generated by      : Agnisys
** generated from    : D:\AgnisysProjects\git_test\Allegro_test\Test\test7.idsng
** IDesignSpec rev   : idsbatch v4.16.26.2

***** This code is generated with following settings ***
**---------------------------------------------------------------------------------------------------------------*/



#include "Access.h"
#include "test7.h"

namespace DUOLOG
{
    
    /**
    * test7 class constructor.
    * This creates instances of all objects required to represent the registers
    * and memories within the test7 component.
    */
    test7::test7()
    {
        // Create register objects
        createRegisters();
        // Create memory objects
        createMemories();
        // Locate registers
        locateRegisters();
        // Locate memories
        locateMemories();
    }
    /**
    * Creates register objects
    */
    void test7::createRegisters()
    {
        // Create a new instance of the regname1 class to represent regname1 register
        m_regregname1 = new regname1;
        return;
    }
    
    /**
    * Creates memory objects
    */
    void test7::createMemories()
    {
        return;
    }
    /**
    * Locates register objects
    */
    void test7::locateRegisters()
    {
        // Create a new instance of the LocatedRegister object to represent regname1 register
        // at address 0x000
        m_loctest7_intfregname1 = new LocatedRegister<U32T> (
        m_regregname1->getRegister(),
        TEST7_INTF_REGNAME1_ADDRESS,
        WRITE, READ);
        return;
    }
    
    /**
    * Locates memory objects
    */
    void test7::locateMemories()
    {
        return;
    }
    /**
    * Initialises all registers within component to power-on-reset state.
    */
    void test7::initialise()
    {
        m_regregname1->getRegister()->initialise();
        return;
    }
    
    /**
    * Returns a pointer to the regname1 object representing regname1
    * @return Pointer to the  regname1 object representing regname1 (regname1 *).
    */
    regname1 * test7::getregname1()
    {
        return  m_regregname1;
    }
    
    /**
    * Returns pointer to LocatedRegister object representing regname1 at address 0x000
    * @return Pointer to LocatedRegister object representing regname1 at address 0x000
    *         (LocatedRegister *).
    */
    LocatedRegister<U32T> * test7::gettest7_intfregname1()
    {
        return  m_loctest7_intfregname1;
    }
    
    /**
    * Write access function for regname1 at address 0x000
    * @param Register data value (U32T).
    * @param Register data mask (U32T).
    */
    void test7::writetest7_intfregname1(U32T data, U32T dataMask)
    {
        m_loctest7_intfregname1->write(data, dataMask);
    }
    
    /**
    * Write access function for test7 component test7_intf transaction target.
    * @param Register address value (U32T).
    * @param Register data value (U32T).
    * @param Register data mask (U32T).
    */
    void test7::writetest7_intf(U32T address, U32T data, U32T dataMask)
    {
        
        switch (address)
        {
            // test7_intfregname1
            case TEST7_INTF_REGNAME1_ADDRESS:
            writetest7_intfregname1((U32T)data, (U32T)dataMask);
            break;
            // Default
            default:
            break;
        }
        return;
    }
    
    /**
    * Write byte lanes access function for test7 component test7_intf transaction target.
    * @param Register address value (U32T).
    * @param Byte lane enable (U8T).
    * @param Register data value (U32T).
    */
    void test7::writeByteLanestest7_intf(U32T address, U8T BE, U32T data)
    {
        // Determine data mask
        U32T dataMask = 0;
        for (int i = 0; i < 4; i++)
        {
            if (((BE >> i) % 2) == 1)
            {
                dataMask |= (U32T)0xff << (i * 8);
            }
        }
        
        // test7_intfregname1 (in byte lanes 0 to 3)
        if ((address == (TEST7_INTF_REGNAME1_ADDRESS & 0xfffffffc)) &&
        (((BE % 2) == 1) ||
        (((BE >> 1) % 2) == 1) ||
        (((BE >> 2) % 2) == 1) ||
        (((BE >> 3) % 2) == 1)))
        {
            writetest7_intfregname1((U32T)data, (U32T)dataMask);
        }
        
        return;
    }
    
    /**
    * Write access function for test7 component.
    * @param Register address value (U32T).
    * @param Transaction port (transactionPortType).
    * @param Register data value (U32T).
    * @param Register data mask (U32T).
    */
    void test7::write(transactionPortType transactionPort, U32T address, U32T data, U32T dataMask)
    {
        switch (transactionPort)
        {
            // test7_intf
            case test7_INTF_TRANSACTION_PORT:
            writetest7_intf(address, (U32T)data, (U32T)dataMask);
            break;
            // Default
            default:
            break;
        }
        return;
    }
    
    /**
    * Read access function for regname1 at address 0x000
    * @return Register data value (U32T).
    */
    U32T test7::readtest7_intfregname1()
    {
        return  m_loctest7_intfregname1->read();
    }
    
    /**
    * Read access function for test7_intf component test7_intf transaction target.
    * @param Register address value (U32T).
    * @retrun Register data value (U32T).
    */
    U32T test7::readtest7_intf(U32T address )
    {
        // Initialise return value
        U32T retVal = 0;
        switch (address)
        {
            // test7_intfregname1
            case TEST7_INTF_REGNAME1_ADDRESS:
            retVal = readtest7_intfregname1();
            break;
            // Default
            default:
            break;
        }
        return retVal;
    }
    
    /**
    * Read byte lanes access function for test7 component test7_intf transaction target.
    * @param Register address value (U32T).
    * @param Byte lane enable (U8T).
    * @param Register data value (U32T).
    */
    U32T test7::readByteLanestest7_intf(U32T address, U8T BE)
    {
        // Initialise return value
        U32T retVal = 0;
        
        // Determine data mask
        U32T dataMask = 0;
        for (int i = 0; i < 4; i++)
        {
            if (((BE >> i) % 2) == 1)
            {
                dataMask |= (U32T)0xff << (i * 8);
            }
        }
        
        // test7_intfregname1 (in byte lanes 0 to 3)
        if ((address == (TEST7_INTF_REGNAME1_ADDRESS & 0xfffffffc)) &&
        (((BE % 2) == 1) ||
        (((BE >> 1) % 2) == 1) ||
        (((BE >> 2) % 2) == 1) ||
        (((BE >> 3) % 2) == 1)))
        {
            retVal |= (U32T)(readtest7_intfregname1() & (U32T)dataMask);
        }
        
        return retVal;
    }
    
    /**
    * Read access function for test7 component.
    * @param Register address value (U32T).
    * @param Transaction port (transactionPortType).
    * @param Register data value (U32T).
    */
    U32T test7::read(transactionPortType transactionPort, U32T address)
    {
        // Initialise return value
        U32T retVal = 0;
        switch (transactionPort)
        {
            // test7_intf
            case test7_INTF_TRANSACTION_PORT:
            retVal = readtest7_intf(address);
            break;
            // Default
            default:
            break;
        }
        return retVal;
    }
    
} // namespace DUOLOG
