vendor_name = ModelSim
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/ADC.qip
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/ADC.vhd
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/altera_reset_controller.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/ADC_modular_adc_0.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/altera_modular_adc_control.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/altera_modular_adc_control_avrg_fifo.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/altera_modular_adc_control_fsm.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/chsel_code_converter_sw_to_hw.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/altera_modular_adc_control.sdc
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADC/synthesis/submodules/ADC_altpll_0.v
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/ADCtst.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altera_std_synchronizer.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/db/scfifo_ds61.tdf
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/db/a_dpfifo_3o41.tdf
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/db/a_fefifo_c6e.tdf
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/db/cntr_337.tdf
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/db/altsyncram_rqn1.tdf
source_file = 1, D:/UNAM/Servicio Social/Trabajo/DE10_AudioFun/ADC_test/db/cntr_n2b.tdf
design_name = ADCtst
instance = comp, \leds[0]~output\, leds[0]~output, ADCtst, 1
instance = comp, \leds[1]~output\, leds[1]~output, ADCtst, 1
instance = comp, \leds[2]~output\, leds[2]~output, ADCtst, 1
instance = comp, \leds[3]~output\, leds[3]~output, ADCtst, 1
instance = comp, \leds[4]~output\, leds[4]~output, ADCtst, 1
instance = comp, \leds[5]~output\, leds[5]~output, ADCtst, 1
instance = comp, \leds[6]~output\, leds[6]~output, ADCtst, 1
instance = comp, \leds[7]~output\, leds[7]~output, ADCtst, 1
instance = comp, \leds[8]~output\, leds[8]~output, ADCtst, 1
instance = comp, \leds[9]~output\, leds[9]~output, ADCtst, 1
instance = comp, \leds[10]~output\, leds[10]~output, ADCtst, 1
instance = comp, \leds[11]~output\, leds[11]~output, ADCtst, 1
instance = comp, \display0[0]~output\, display0[0]~output, ADCtst, 1
instance = comp, \display0[1]~output\, display0[1]~output, ADCtst, 1
instance = comp, \display0[2]~output\, display0[2]~output, ADCtst, 1
instance = comp, \display0[3]~output\, display0[3]~output, ADCtst, 1
instance = comp, \display0[4]~output\, display0[4]~output, ADCtst, 1
instance = comp, \display0[5]~output\, display0[5]~output, ADCtst, 1
instance = comp, \display0[6]~output\, display0[6]~output, ADCtst, 1
instance = comp, \display0[7]~output\, display0[7]~output, ADCtst, 1
instance = comp, \display1[0]~output\, display1[0]~output, ADCtst, 1
instance = comp, \display1[1]~output\, display1[1]~output, ADCtst, 1
instance = comp, \display1[2]~output\, display1[2]~output, ADCtst, 1
instance = comp, \display1[3]~output\, display1[3]~output, ADCtst, 1
instance = comp, \display1[4]~output\, display1[4]~output, ADCtst, 1
instance = comp, \display1[5]~output\, display1[5]~output, ADCtst, 1
instance = comp, \display1[6]~output\, display1[6]~output, ADCtst, 1
instance = comp, \display1[7]~output\, display1[7]~output, ADCtst, 1
instance = comp, \display2[0]~output\, display2[0]~output, ADCtst, 1
instance = comp, \display2[1]~output\, display2[1]~output, ADCtst, 1
instance = comp, \display2[2]~output\, display2[2]~output, ADCtst, 1
instance = comp, \display2[3]~output\, display2[3]~output, ADCtst, 1
instance = comp, \display2[4]~output\, display2[4]~output, ADCtst, 1
instance = comp, \display2[5]~output\, display2[5]~output, ADCtst, 1
instance = comp, \display2[6]~output\, display2[6]~output, ADCtst, 1
instance = comp, \display2[7]~output\, display2[7]~output, ADCtst, 1
instance = comp, \CLK~input\, CLK~input, ADCtst, 1
instance = comp, \CLK~inputclkctrl\, CLK~inputclkctrl, ADCtst, 1
instance = comp, \ADCLK~input\, ADCLK~input, ADCtst, 1
instance = comp, \ADCLK~inputclkctrl\, ADCLK~inputclkctrl, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]~8, ADCtst, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, ADCtst, 1
instance = comp, \RESET~input\, RESET~input, ADCtst, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], ADCtst, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], ADCtst, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY2, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PUTRESP_DLY3, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_CH, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector5~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1\, u0|modular_adc_0|control_internal|u_control_fsm|Selector5~1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRUP_SOC, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector7~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.GETCMD, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector9~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0\, u0|modular_adc_0|control_internal|u_control_fsm|arc_to_conv~0, ADCtst, 1
instance = comp, \u0|altpll_0|sd1|pll7\, u0|altpll_0|sd1|pll7, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.IDLE, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector1~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~24, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[0], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]~10, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[1], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]~12, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[2], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]~14, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[3], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]~16, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[4], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]~18, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[5], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]~20, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[6], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]~22, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7]\, u0|modular_adc_0|control_internal|u_control_fsm|int_timer[7], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector2~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_TSEN, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector18~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~2\, u0|modular_adc_0|control_internal|u_control_fsm|Selector15~2, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0\, u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr17\, u0|modular_adc_0|control_internal|u_control_fsm|WideOr17, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1\, u0|modular_adc_0|control_internal|u_control_fsm|Selector18~1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd\, u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell\, u0|modular_adc_0|control_internal|u_control_fsm|usr_pwd~_wirecell, ADCtst, 1
instance = comp, \~GND\, ~GND, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector3~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.PWRDWN_DONE, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1\, u0|modular_adc_0|control_internal|u_control_fsm|Selector3~1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12\, u0|modular_adc_0|control_internal|u_control_fsm|WideOr12, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector15~3\, u0|modular_adc_0|control_internal|u_control_fsm|Selector15~3, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]\, u0|modular_adc_0|control_internal|u_control_fsm|chsel[1], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0]~2\, u0|modular_adc_0|control_internal|u_control_fsm|chsel[0]~2, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[0]\, u0|modular_adc_0|control_internal|u_control_fsm|chsel[0], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0\, u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr4~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0\, u0|modular_adc_0|control_internal|adc_inst|decoder|WideOr2~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell\, u0|modular_adc_0|control_internal|u_control_fsm|chsel[1]~_wirecell, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance\, u0|modular_adc_0|control_internal|adc_inst|adcblock_instance|primitive_instance, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1\, u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|din_s1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0]\, u0|modular_adc_0|control_internal|u_control_fsm|u_clk_dft_synchronizer|dreg[0], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly\, u0|modular_adc_0|control_internal|u_control_fsm|clk_dft_synch_dly, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector4~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1\, u0|modular_adc_0|control_internal|u_control_fsm|WideOr12~1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0\, u0|modular_adc_0|control_internal|u_control_fsm|Selector17~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|soc\, u0|modular_adc_0|control_internal|u_control_fsm|soc, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1\, u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|din_s1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0]\, u0|modular_adc_0|control_internal|u_control_fsm|u_eoc_synchronizer|dreg[0], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly\, u0|modular_adc_0|control_internal|u_control_fsm|eoc_synch_dly, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1\, u0|modular_adc_0|control_internal|u_control_fsm|load_dout~1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1\, u0|modular_adc_0|control_internal|u_control_fsm|ctrl_state.CONV_DLY1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp\, u0|modular_adc_0|control_internal|u_control_fsm|conv_dly1_s_flp, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend~0\, u0|modular_adc_0|control_internal|u_control_fsm|pend~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|pend\, u0|modular_adc_0|control_internal|u_control_fsm|pend, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0\, u0|modular_adc_0|control_internal|u_control_fsm|load_dout~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[0], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[0], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0\, u0|modular_adc_0|control_internal|u_control_fsm|load_rsp~0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_valid, ADCtst, 1
instance = comp, \leds[0]~reg0\, leds[0]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[1], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~1, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[1], ADCtst, 1
instance = comp, \leds[1]~reg0feeder\, leds[1]~reg0feeder, ADCtst, 1
instance = comp, \leds[1]~reg0\, leds[1]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[2], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~2, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[2], ADCtst, 1
instance = comp, \leds[2]~reg0feeder\, leds[2]~reg0feeder, ADCtst, 1
instance = comp, \leds[2]~reg0\, leds[2]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[3], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~3, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[3], ADCtst, 1
instance = comp, \leds[3]~reg0\, leds[3]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[4], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~4, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[4], ADCtst, 1
instance = comp, \leds[4]~reg0\, leds[4]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[5], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~5, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[5], ADCtst, 1
instance = comp, \leds[5]~reg0feeder\, leds[5]~reg0feeder, ADCtst, 1
instance = comp, \leds[5]~reg0\, leds[5]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[6], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~6, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[6], ADCtst, 1
instance = comp, \leds[6]~reg0\, leds[6]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[7], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~7, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[7], ADCtst, 1
instance = comp, \leds[7]~reg0\, leds[7]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[8], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~8, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[8], ADCtst, 1
instance = comp, \leds[8]~reg0\, leds[8]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[9], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~9, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[9], ADCtst, 1
instance = comp, \leds[9]~reg0\, leds[9]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[10], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~10, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[10], ADCtst, 1
instance = comp, \leds[10]~reg0\, leds[10]~reg0, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11]\, u0|modular_adc_0|control_internal|u_control_fsm|dout_flp[11], ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data~11, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11]~feeder\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11]~feeder, ADCtst, 1
instance = comp, \u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11]\, u0|modular_adc_0|control_internal|u_control_fsm|rsp_data[11], ADCtst, 1
instance = comp, \leds[11]~reg0\, leds[11]~reg0, ADCtst, 1
instance = comp, \sal_disp0[3]\, sal_disp0[3], ADCtst, 1
instance = comp, \sal_disp0[1]~feeder\, sal_disp0[1]~feeder, ADCtst, 1
instance = comp, \sal_disp0[1]\, sal_disp0[1], ADCtst, 1
instance = comp, \sal_disp0[2]~feeder\, sal_disp0[2]~feeder, ADCtst, 1
instance = comp, \sal_disp0[2]\, sal_disp0[2], ADCtst, 1
instance = comp, \sal_disp0[0]\, sal_disp0[0], ADCtst, 1
instance = comp, \Mux6~0\, Mux6~0, ADCtst, 1
instance = comp, \Mux5~0\, Mux5~0, ADCtst, 1
instance = comp, \Mux4~0\, Mux4~0, ADCtst, 1
instance = comp, \Mux3~0\, Mux3~0, ADCtst, 1
instance = comp, \Mux2~0\, Mux2~0, ADCtst, 1
instance = comp, \Mux1~0\, Mux1~0, ADCtst, 1
instance = comp, \Mux0~0\, Mux0~0, ADCtst, 1
instance = comp, \sal_disp1[2]\, sal_disp1[2], ADCtst, 1
instance = comp, \sal_disp1[0]~feeder\, sal_disp1[0]~feeder, ADCtst, 1
instance = comp, \sal_disp1[0]\, sal_disp1[0], ADCtst, 1
instance = comp, \sal_disp1[1]~feeder\, sal_disp1[1]~feeder, ADCtst, 1
instance = comp, \sal_disp1[1]\, sal_disp1[1], ADCtst, 1
instance = comp, \sal_disp1[3]\, sal_disp1[3], ADCtst, 1
instance = comp, \Mux13~0\, Mux13~0, ADCtst, 1
instance = comp, \Mux12~0\, Mux12~0, ADCtst, 1
instance = comp, \Mux11~0\, Mux11~0, ADCtst, 1
instance = comp, \Mux10~0\, Mux10~0, ADCtst, 1
instance = comp, \Mux9~0\, Mux9~0, ADCtst, 1
instance = comp, \Mux8~0\, Mux8~0, ADCtst, 1
instance = comp, \Mux7~0\, Mux7~0, ADCtst, 1
instance = comp, \sal_disp2[0]\, sal_disp2[0], ADCtst, 1
instance = comp, \sal_disp2[3]\, sal_disp2[3], ADCtst, 1
instance = comp, \sal_disp2[1]\, sal_disp2[1], ADCtst, 1
instance = comp, \sal_disp2[2]\, sal_disp2[2], ADCtst, 1
instance = comp, \Mux20~0\, Mux20~0, ADCtst, 1
instance = comp, \Mux19~0\, Mux19~0, ADCtst, 1
instance = comp, \Mux18~0\, Mux18~0, ADCtst, 1
instance = comp, \Mux17~0\, Mux17~0, ADCtst, 1
instance = comp, \Mux16~0\, Mux16~0, ADCtst, 1
instance = comp, \Mux15~0\, Mux15~0, ADCtst, 1
instance = comp, \Mux14~0\, Mux14~0, ADCtst, 1
instance = comp, \~QUARTUS_CREATED_UNVM~\, ~QUARTUS_CREATED_UNVM~, ADCtst, 1
instance = comp, \~QUARTUS_CREATED_ADC2~\, ~QUARTUS_CREATED_ADC2~, ADCtst, 1
