// Verilated -*- SystemC -*-
// DESCRIPTION: Verilator output: Design internal header
// See Vsig_topology_top.h for the primary calling header

#ifndef VERILATED_VSIG_TOPOLOGY_TOP_SIG_COMPBUFF_TOP__D0_H_
#define VERILATED_VSIG_TOPOLOGY_TOP_SIG_COMPBUFF_TOP__D0_H_  // guard

#include "systemc"
#include "verilated_sc.h"
#include "verilated.h"
class Vsig_topology_top_sig_syn_sram_flop_512bit__F90;


class Vsig_topology_top__Syms;

class alignas(VL_CACHE_LINE_BYTES) Vsig_topology_top_sig_compbuff_top__D0 final : public VerilatedModule {
  public:
    // CELLS
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u;
    Vsig_topology_top_sig_syn_sram_flop_512bit__F90* __PVT__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u;

    // DESIGN SPECIFIC STATE
    // Anonymous structures to workaround compiler member-count bugs
    struct {
        VL_IN8(__PVT__cc_clk,0,0);
        VL_IN8(__PVT__rstb_cc_clk,0,0);
        VL_IN8(__PVT__wrdataid_compfifo_ic,3,0);
        VL_IN8(__PVT__rden_which16bytes_1st,3,0);
        VL_IN8(__PVT__rden_which16bytes_2nd,3,0);
        VL_OUT8(__PVT__compbuf_available,0,0);
        VL_OUT8(__PVT__buffernum_available,4,0);
        VL_IN8(__PVT__allocated_compbuf_snpreq,0,0);
        VL_IN8(__PVT__allocated_compbuf_compdata,0,0);
        VL_IN8(__PVT__clr_unused_compbuff_num,0,0);
        CData/*0:0*/ __PVT__allocated_compbuf;
        CData/*7:0*/ __PVT__buff_avail_oct0;
        CData/*7:0*/ __PVT__buff_avail_oct1;
        CData/*7:0*/ __PVT__buff_avail_oct2;
        CData/*7:0*/ __PVT__buff_avail_oct3;
        CData/*0:0*/ __PVT__buffavail_oct0;
        CData/*0:0*/ __PVT__buffavail_oct1;
        CData/*0:0*/ __PVT__buffavail_oct2;
        CData/*0:0*/ __PVT__buffavail_oct3;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
    };
    struct {
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
    };
    struct {
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
    };
    struct {
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
    };
    struct {
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
    };
    struct {
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
    };
    struct {
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
    };
    struct {
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        CData/*0:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__buff_avail;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__allocated_compbuf;
        CData/*3:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__valid_location;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_unused_compbuf;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__dealloc_compfifo;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__read_compbuf_datareuse;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rden_0;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_3;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_2;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_1;
        CData/*0:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wren_0;
        VL_IN(__PVT__wren_compfifo_ic,31,0);
        VL_INW(__PVT__wrdata_compfifo_ic,511,0,16);
        VL_IN(__PVT__rden_whichcompfifo_1st,31,0);
        VL_IN(__PVT__read_datareuse_compdata_1st,31,0);
        VL_OUTW(__PVT__rddata_to_compdata_1st,511,0,16);
        VL_IN(__PVT__rden_whichcompfifo_2nd,31,0);
        VL_IN(__PVT__read_datareuse_compdata_2nd,31,0);
        VL_OUTW(__PVT__rddata_to_compdata_2nd,511,0,16);
        VL_OUTW(__PVT__valid_location_all,127,0,4);
        VL_IN(__PVT__dealloc_compfifo_vector_compdata,31,0);
        VL_IN(__PVT__dealloc_compfifo_vector_ccn,31,0);
        IData/*31:0*/ __PVT__buff_avail;
        IData/*31:0*/ __PVT__wren_compfifo_0;
        IData/*31:0*/ __PVT__wren_compfifo_1;
        IData/*31:0*/ __PVT__wren_compfifo_2;
        IData/*31:0*/ __PVT__wren_compfifo_3;
        IData/*31:0*/ __PVT__rden_compfifo_0_1st;
        IData/*31:0*/ __PVT__rden_compfifo_1_1st;
        IData/*31:0*/ __PVT__rden_compfifo_2_1st;
        IData/*31:0*/ __PVT__rden_compfifo_3_1st;
        IData/*31:0*/ __PVT__rden_compfifo_0_2nd;
        IData/*31:0*/ __PVT__rden_compfifo_1_2nd;
        IData/*31:0*/ __PVT__rden_compfifo_2_2nd;
        IData/*31:0*/ __PVT__rden_compfifo_3_2nd;
        IData/*31:0*/ __PVT__rden_compfifo_0;
        IData/*31:0*/ __PVT__rden_compfifo_1;
        IData/*31:0*/ __PVT__rden_compfifo_2;
        IData/*31:0*/ __PVT__rden_compfifo_3;
        IData/*31:0*/ __PVT__dealloc_compfifo;
        IData/*31:0*/ __PVT__read_datareuse_compdata;
        IData/*31:0*/ __PVT__dealloc_unused_compbuf;
        IData/*31:0*/ __PVT__p;
        IData/*31:0*/ __PVT__q;
        IData/*31:0*/ __PVT__r;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
    };
    struct {
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
    };
    struct {
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
    };
    struct {
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VlWide<16>/*511:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rddata;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_3;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_2;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_1;
        VlWide<5>/*143:0*/ __Vcellinp__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__wrdata_0;
        VL_IN64(__PVT__wrbe_dataflit_ic,63,0);
        VL_OUT64(__PVT__rdbe_to_compdata_1st,63,0);
        VL_OUT64(__PVT__rdbe_to_compdata_2nd,63,0);
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__0__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__1__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__2__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__3__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__4__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__5__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__6__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__7__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__8__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__9__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__10__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__11__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__12__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__13__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__14__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__15__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__16__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__17__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__18__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__19__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__20__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__21__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__22__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__23__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__24__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__25__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__26__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__27__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__28__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__29__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__30__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        QData/*63:0*/ __Vcellout__NUM_COMP_BUFF_TOP__BRA__31__KET____DOT__sig_syn_sram_flop_512bit_u__rdbe;
        VlUnpacked<VlWide<5>/*143:0*/, 32> __PVT__wrdata_compfifo_0;
        VlUnpacked<VlWide<5>/*143:0*/, 32> __PVT__wrdata_compfifo_1;
        VlUnpacked<VlWide<5>/*143:0*/, 32> __PVT__wrdata_compfifo_2;
        VlUnpacked<VlWide<5>/*143:0*/, 32> __PVT__wrdata_compfifo_3;
        VlUnpacked<VlWide<16>/*511:0*/, 32> __PVT__rddata_compfifo;
        VlUnpacked<QData/*63:0*/, 32> __PVT__rdbe_compfifo;
        VlUnpacked<CData/*3:0*/, 32> __PVT__valid_location;
    };

    // INTERNAL VARIABLES
    Vsig_topology_top__Syms* const vlSymsp;

    // CONSTRUCTORS
    Vsig_topology_top_sig_compbuff_top__D0(Vsig_topology_top__Syms* symsp, const char* v__name);
    ~Vsig_topology_top_sig_compbuff_top__D0();
    VL_UNCOPYABLE(Vsig_topology_top_sig_compbuff_top__D0);

    // INTERNAL METHODS
    void __Vconfigure(bool first);
};


#endif  // guard
