# VDD Peripheral Core (VDD)
set VDD_PIO {bumpA2  bumpA8  bumpA19 bumpA25 bumpB1  bumpB26 bumpC6  bumpC13 bumpC14 bumpC21 \
             bumpE11 bumpE16 bumpF3  bumpF24 bumpH1  bumpH26 bumpK5  bumpK22 bumpM3  bumpM24 \
             bumpN3  bumpN24 bumpP5  bumpP22 bumpS1  bumpS26 bumpU3  bumpU24 bumpV11 bumpV16 \
             bumpX6  bumpX13 bumpX14 bumpX21 bumpY1  bumpY26 bumpZ2  bumpZ8  bumpZ19 bumpZ25}

# VDD Peripheral IO (DVDD)
set DVDD_PIO {bumpA21 bumpA6  bumpB2  bumpB25 bumpC11 bumpC12 bumpC15 bumpC16 bumpC24 bumpC3  \
              bumpF1  bumpF26 bumpK24 bumpK3  bumpL24 bumpL3  bumpO24 bumpO3  bumpP24 bumpP3  \
              bumpU1  bumpU26 bumpX11 bumpX12 bumpX15 bumpX16 bumpX24 bumpX3  bumpY2  bumpY25 \
              bumpZ21  bumpZ6 }

# VSS Peripheral Core (VSS)
set VSS_PIO {bumpA5  bumpA10 bumpA13 bumpA14 bumpA17 bumpA22 bumpB3  bumpB24 bumpC2  bumpC25 \
             bumpD9  bumpD18 bumpE1  bumpE26 bumpI4  bumpI23 bumpJ1  bumpJ26 bumpM1  bumpM26 \
             bumpN1  bumpN26 bumpQ1  bumpQ26 bumpR4  bumpR23 bumpV1  bumpV26 bumpW9  bumpW18 \
             bumpX2  bumpX25 bumpY3  bumpY24 bumpZ5  bumpZ10 bumpZ13 bumpZ14 bumpZ17 bumpZ22}

# VSS Peripheral IO (DVSS)
set DVSS_PIO {bumpB11 bumpB12 bumpB15 bumpB16 bumpC7  bumpC20 bumpD4  bumpD23 bumpE5  bumpE22 \
              bumpG3  bumpG24 bumpK2  bumpK25 bumpL2  bumpL25 bumpO2  bumpO25 bumpP2  bumpP25 \
              bumpT3  bumpT24 bumpV5  bumpV22 bumpW4  bumpW23 bumpX7  bumpX20 bumpY11 bumpY12 \
              bumpY15 bumpY16}

set VDD1 {bumpF8  bumpF12 bumpG8  bumpG12 bumpH6  bumpH8  bumpH10 bumpH12 bumpI6  bumpI8  \
          bumpI10 bumpI12 bumpJ6  bumpJ8  bumpJ10 bumpJ12}
set VDD2 {bumpK6  bumpK10 bumpL6  bumpL10 bumpM6  bumpM8  bumpM10 bumpM12 bumpN6  bumpN8  \
          bumpN10 bumpN12 bumpO6  bumpO10 bumpP6  bumpP10}
set VDD3 {bumpQ6  bumpQ8  bumpQ10 bumpQ12 bumpR6  bumpR8  bumpR10 bumpR12 bumpS6  bumpS8  \
          bumpS10 bumpS12 bumpT8  bumpT12 bumpU8  bumpU12}
set VDD4 {bumpF15 bumpF19 bumpG15 bumpG19 bumpH15 bumpH17 bumpH19 bumpH21 bumpI15 bumpI17 \
          bumpI19 bumpI21 bumpJ15 bumpJ17 bumpJ19 bumpJ21}
set VDD5 {bumpK17 bumpK21 bumpL17 bumpL21 bumpM15 bumpM17 bumpM19 bumpM21 bumpN15 bumpN17 \
          bumpN19 bumpN21 bumpO17 bumpO21 bumpP17 bumpP21}
set VDD6 {bumpQ15 bumpQ17 bumpQ19 bumpQ21 bumpR15 bumpR17 bumpR19 bumpR21 bumpS15 bumpS17 \
          bumpS19 bumpS21 bumpT15 bumpT19 bumpU15 bumpU19}

set VDDG {bumpF6  bumpF10 bumpF17 bumpF21 bumpG6  bumpG10 bumpG17 bumpG21 bumpK8  bumpK12 \
          bumpK15 bumpK19 bumpL8  bumpL12 bumpL15 bumpL19 bumpO8  bumpO12 bumpO15 bumpO19 \
          bumpP8  bumpP12 bumpP15 bumpP19 bumpT6  bumpT10 bumpT17 bumpT21 bumpU6  bumpU10 \
          bumpU17 bumpU21}

# VSS Core
set VSS_Core {bumpF7  bumpG7  bumpH7  bumpI7  bumpJ7  bumpK7  bumpL7  bumpM7  bumpN7  bumpO7  \
              bumpP7  bumpQ7  bumpR7  bumpS7  bumpT7  bumpU7  bumpF9  bumpG9  bumpH9  bumpI9  \
              bumpJ9  bumpK9  bumpL9  bumpM9  bumpN9  bumpO9  bumpP9  bumpQ9  bumpR9  bumpS9  \
              bumpT9  bumpU9  bumpF11 bumpG11 bumpH11 bumpI11 bumpJ11 bumpK11 bumpL11 bumpM11 \
              bumpN11 bumpO11 bumpP11 bumpQ11 bumpR11 bumpS11 bumpT11 bumpU11 bumpF13 bumpG13 \
              bumpH13 bumpI13 bumpJ13 bumpK13 bumpL13 bumpM13 bumpN13 bumpO13 bumpP13 bumpQ13 \
              bumpR13 bumpS13 bumpT13 bumpU13 bumpF14 bumpG14 bumpH14 bumpI14 bumpJ14 bumpK14 \
              bumpL14 bumpM14 bumpN14 bumpO14 bumpP14 bumpQ14 bumpR14 bumpS14 bumpT14 bumpU14 \
              bumpF16 bumpG16 bumpH16 bumpI16 bumpJ16 bumpK16 bumpL16 bumpM16 bumpN16 bumpO16 \
              bumpP16 bumpQ16 bumpR16 bumpS16 bumpT16 bumpU16 bumpF18 bumpG18 bumpH18 bumpI18 \
              bumpJ18 bumpK18 bumpL18 bumpM18 bumpN18 bumpO18 bumpP18 bumpQ18 bumpR18 bumpS18 \
              bumpT18 bumpU18 bumpF20 bumpG20 bumpH20 bumpI20 bumpJ20 bumpK20 bumpL20 bumpM20 \
              bumpN20 bumpO20 bumpP20 bumpQ20 bumpR20 bumpS20 bumpT20 bumpU20}

# VDD Core
set VDD_Core "$VDDG $VDD1 $VDD2 $VDD3 $VDD4 $VDD5 $VDD6"
