// Seed: 2841823656
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 (
    output tri  id_0,
    input  wire id_1,
    output wire id_2
);
  assign id_2 = 1;
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4
  );
endmodule
program module_2 (
    input  tri0  id_0,
    output uwire id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endprogram
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1;
  module_0(
      id_3, id_1, id_3, id_6
  );
endmodule
