
snake.elf:     file format elf32-littlenios2
snake.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00800180

Program Header:
    LOAD off    0x00001000 vaddr 0x00800000 paddr 0x00800000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00800020 paddr 0x00800020 align 2**12
         filesz 0x00004b10 memsz 0x00004b10 flags r-x
    LOAD off    0x00005b30 vaddr 0x00804b30 paddr 0x00804dac align 2**12
         filesz 0x0000027c memsz 0x0000027c flags rw-
    LOAD off    0x00006028 vaddr 0x00805028 paddr 0x00805028 align 2**12
         filesz 0x00000000 memsz 0x00000164 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00800000  00800000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  00800020  00800020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00004518  00800180  00800180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000498  00804698  00804698  00005698  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000027c  00804b30  00804dac  00005b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000164  00805028  00805028  00006028  2**2
                  ALLOC, SMALL_DATA
  6 .sdram        00000000  0080518c  0080518c  00005dac  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00005dac  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000820  00000000  00000000  00005dd0  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000d5bd  00000000  00000000  000065f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00004520  00000000  00000000  00013bad  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00004ed7  00000000  00000000  000180cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000cd8  00000000  00000000  0001cfa4  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0000280f  00000000  00000000  0001dc7c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00007647  00000000  00000000  0002048b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  00027ad4  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000bb8  00000000  00000000  00027ae8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0002a796  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  0002a799  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0002a79c  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0002a79d  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0002a79e  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0002a7a2  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0002a7a6  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  0002a7aa  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  0002a7b3  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  0002a7bc  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 00000005  00000000  00000000  0002a7c5  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000030  00000000  00000000  0002a7ca  2**0
                  CONTENTS, READONLY
 29 .jdi          0000433a  00000000  00000000  0002a7fa  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     000a5210  00000000  00000000  0002eb34  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00800000 l    d  .entry	00000000 .entry
00800020 l    d  .exceptions	00000000 .exceptions
00800180 l    d  .text	00000000 .text
00804698 l    d  .rodata	00000000 .rodata
00804b30 l    d  .rwdata	00000000 .rwdata
00805028 l    d  .bss	00000000 .bss
0080518c l    d  .sdram	00000000 .sdram
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../snake_bsp//obj/HAL/src/crt0.o
008001b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world_small.c
00805030 l     O .bss	00000004 count.3349
00805028 l     O .bss	00000008 lasttime.3350
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 adddf3.c
00000000 l    df *ABS*	00000000 muldf3.c
00000000 l    df *ABS*	00000000 fixdfsi.c
00000000 l    df *ABS*	00000000 floatsidf.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 atoi.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 sprintf.c
00000000 l    df *ABS*	00000000 strcmp.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 strtok.c
00000000 l    df *ABS*	00000000 strtok_r.c
00000000 l    df *ABS*	00000000 strtol.c
00000000 l    df *ABS*	00000000 vfprintf.c
00803064 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 vfprintf.c
00803618 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 ctype_.c
008049a3 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 fvwrite_small_str.c
00000000 l    df *ABS*	00000000 impure.c
00804c18 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 alt_getchar.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_printf.c
00000000 l    df *ABS*	00000000 alt_putchar.c
00000000 l    df *ABS*	00000000 alt_sbrk.c
00804d8c l     O .rwdata	00000004 heap_end
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00804cf8 l     O .rwdata	0000002c accelerometer_spi
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_ts.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_vars.c
00000000 l    df *ABS*	00000000 altera_up_avalon_accelerometer_spi.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00804500 l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 memcmp.c
0080507c g     O .bss	00000004 alt_instruction_exception_handler
00803f9c g     F .text	0000002c alt_main
00802a48 g     F .text	00000080 _puts_r
0080508c g     O .bss	00000100 alt_irq
00804dac g       *ABS*	00000000 __flash_rwdata_start
0080518c g       *ABS*	00000000 __alt_heap_start
00802e0c g     F .text	00000008 strtok_r
008029fc g     F .text	0000004c printf
00805074 g     O .bss	00000004 altera_avalon_timer_ts_freq
00803d2c g     F .text	00000060 memmove
00802d7c g     F .text	00000090 __strtok_r
008001f4 g     F .text	00000114 sys_timer_isr
00804d90 g     O .rwdata	00000004 jtag_uart
008045ec g     F .text	00000008 altera_nios2_gen2_irq_init
00803c84 g     F .text	000000a8 __sfvwrite_small_str
00800000 g     F .entry	0000000c __reset
008043f4 g     F .text	00000058 alt_up_accelerometer_spi_read_x_axis
00800020 g       *ABS*	00000000 __flash_exceptions_start
00805060 g     O .bss	00000004 errno
0080506c g     O .bss	00000004 alt_argv
0080cd7c g       *ABS*	00000000 _gp
00804d24 g     O .rwdata	00000030 alt_fd_list
00804574 g     F .text	00000074 alt_find_dev
00805038 g     O .bss	00000004 cmdbuffer
008025e4 g     F .text	000000dc .hidden __floatsidf
00802ac8 g     F .text	00000014 puts
008045f4 g     F .text	00000074 alt_exception_cause_generated_bad_addr
00800608 g     F .text	000000d4 to_hex
00804274 g     F .text	0000005c altera_avalon_jtag_uart_read
0080273c g     F .text	00000014 malloc
008029c0 g     F .text	0000003c _printf_r
00801368 g     F .text	00000064 .hidden __udivsi3
00800578 g     F .text	00000040 write_to_disp
008001bc g     F .text	00000038 ring_buf_push
00802adc g     F .text	00000050 _sbrk_r
00804d94 g     O .rwdata	00000004 alt_max_fd
00803e28 g     F .text	00000094 alt_irq_register
00805034 g     O .bss	00000004 debug
0080144c g     F .text	000008ac .hidden __adddf3
008004e4 g     F .text	00000094 read_request
0080078c g     F .text	00000014 throw_code
00804d80 g     O .rwdata	00000004 _global_impure_ptr
0080518c g       *ABS*	00000000 __bss_end
00803de4 g     F .text	00000044 alt_getchar
00800c74 g     F .text	000005fc .hidden __udivdi3
0080503c g     O .bss	00000004 x_buf
00803048 g     F .text	0000001c strtol
00805064 g     O .bss	00000004 alt_irq_active
00805040 g     O .bss	00000004 disp_buf
008000fc g     F .exceptions	00000060 alt_irq_handler
00804d54 g     O .rwdata	00000028 alt_dev_null
008044fc g     F .text	00000004 alt_dcache_flush_all
00802564 g     F .text	00000080 .hidden __fixdfsi
00804dac g       *ABS*	00000000 __ram_rwdata_end
00800448 g     F .text	0000009c timer_init
00804d98 g     O .rwdata	00000008 alt_dev_list
008041cc g     F .text	00000060 write
00804394 g     F .text	00000008 alt_timestamp_freq
00804b30 g       *ABS*	00000000 __ram_rodata_end
008013cc g     F .text	00000058 .hidden __umodsi3
0080518c g       *ABS*	00000000 end
00802730 g     F .text	0000000c _atoi_r
0080015c g     F .exceptions	00000024 alt_instruction_exception_entry
01000000 g       *ABS*	00000000 __alt_stack_pointer
008026c0 g     F .text	00000064 .hidden __clzsi2
008042d0 g     F .text	00000034 altera_avalon_jtag_uart_write
00803684 g     F .text	0000052c ___vfprintf_internal_r
00802b2c g     F .text	00000064 _sprintf_r
00802784 g     F .text	000000e4 _free_r
00803fc8 g     F .text	00000170 alt_printf
00800180 g     F .text	0000003c _start
008005b8 g     F .text	00000050 clr_disp
00805044 g     O .bss	00000004 y_buf
0080424c g     F .text	00000028 alt_sys_init
008043a4 g     F .text	00000014 alt_up_accelerometer_spi_read_address_register
00805080 g     O .bss	0000000c hexbuffers
00801424 g     F .text	00000028 .hidden __mulsi3
00804b30 g       *ABS*	00000000 __ram_rwdata_start
00804698 g       *ABS*	00000000 __ram_rodata_start
00802c5c g     F .text	00000054 strncpy
0080444c g     F .text	00000058 alt_up_accelerometer_spi_read_y_axis
00802cb0 g     F .text	000000cc strtok
00804668 g     F .text	00000030 memcmp
0080518c g       *ABS*	00000000 __alt_stack_base
00800338 g     F .text	00000110 convolve_float
00801cf8 g     F .text	0000086c .hidden __muldf3
00804508 g     F .text	0000006c alt_dev_llist_insert
00804180 g     F .text	0000004c sbrk
008030d0 g     F .text	0000052c ___svfprintf_internal_r
00803bcc g     F .text	000000b8 __sfvwrite_small_dev
00805028 g       *ABS*	00000000 __bss_start
00802764 g     F .text	00000020 memset
00800b00 g     F .text	00000174 main
00805068 g     O .bss	00000004 alt_envp
01000000 g       *ABS*	00000000 __alt_heap_limit
00802e14 g     F .text	00000234 _strtol_r
00804304 g     F .text	00000044 alt_timestamp_start
00802868 g     F .text	00000158 _malloc_r
00804da8 g     O .rwdata	00000004 alt_errno
00801270 g     F .text	00000084 .hidden __divsi3
00802c08 g     F .text	00000038 strcmp
00804698 g       *ABS*	00000000 __flash_rodata_start
00800308 g     F .text	00000030 ring_buf_read
0080422c g     F .text	00000020 alt_irq_init
008007a0 g     F .text	00000360 parse_request
00802b90 g     F .text	00000078 sprintf
008047a2 g     O .rodata	00000100 .hidden __clz_tab
00803d8c g     F .text	00000058 _write_r
00804d84 g     O .rwdata	00000004 _impure_ptr
00805070 g     O .bss	00000004 alt_argc
00805078 g     O .bss	00000004 altera_avalon_timer_ts_base
00804b30 g     O .rwdata	000000e8 h
00800020 g       .exceptions	00000000 alt_irq_entry
00804da0 g     O .rwdata	00000008 alt_fs_list
008035fc g     F .text	0000001c __vfprintf_internal_unused
00805048 g     O .bss	00000004 z_buf
00800020 g       *ABS*	00000000 __ram_exceptions_start
0080439c g     F .text	00000008 alt_up_accelerometer_spi_open_dev
008006dc g     F .text	000000b0 get_input
00804348 g     F .text	0000004c alt_timestamp
00804dac g       *ABS*	00000000 _edata
0080518c g       *ABS*	00000000 _end
00800180 g       *ABS*	00000000 __ram_exceptions_end
0080504c g     O .bss	00000008 latency
008012f4 g     F .text	00000074 .hidden __modsi3
00804d7c g     O .rwdata	00000004 __ctype_ptr__
008044a4 g     F .text	00000058 alt_up_accelerometer_spi_read_z_axis
01000000 g       *ABS*	00000000 __alt_data_end
00800020 g     F .exceptions	00000000 alt_exception
00800000 g       *ABS*	00000000 __alt_mem_sdram
00802724 g     F .text	0000000c atoi
008048a2 g     O .rodata	00000101 _ctype_
0080000c g       .entry	00000000 _exit
008043b8 g     F .text	00000020 alt_up_accelerometer_spi_read
008043d8 g     F .text	0000001c alt_up_accelerometer_spi_write
00802c40 g     F .text	0000001c strlen
00804138 g     F .text	00000048 alt_putchar
00805058 g     O .bss	00000004 __malloc_sbrk_start
008045e8 g     F .text	00000004 alt_icache_flush_all
00804d88 g     O .rwdata	00000004 alt_priority_mask
0080505c g     O .bss	00000004 __malloc_free_list
00803bb0 g     F .text	0000001c __vfprintf_internal
00805054 g     O .bss	00000004 acc_dev
00803ebc g     F .text	000000e0 alt_load
00802750 g     F .text	00000014 free



Disassembly of section .entry:

00800000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  800000:	00402034 	movhi	at,128
    ori r1, r1, %lo(_start)
  800004:	08406014 	ori	at,at,384
    jmp r1
  800008:	0800683a 	jmp	at

0080000c <_exit>:
	...

Disassembly of section .exceptions:

00800020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
  800020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
  800024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
  800028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  80002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  800030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  800034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  800038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  80003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  800040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
  800044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
  800048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  80004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  800050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  800054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  800058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  80005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  800060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  800064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  800068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  80006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  800070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  800074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  800078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  80007c:	10000326 	beq	r2,zero,80008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  800080:	20000226 	beq	r4,zero,80008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  800084:	08000fc0 	call	8000fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  800088:	00000706 	br	8000a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
  80008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
  800090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
  800094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
  800098:	080015c0 	call	80015c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
  80009c:	1000021e 	bne	r2,zero,8000a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
  8000a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  8000a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  8000a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  8000ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  8000b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  8000b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  8000b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  8000bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  8000c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  8000c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  8000c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  8000cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  8000d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
  8000d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  8000d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  8000dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  8000e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  8000e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  8000e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  8000ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  8000f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
  8000f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  8000f8:	ef80083a 	eret

008000fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  8000fc:	defffe04 	addi	sp,sp,-8
  800100:	dfc00115 	stw	ra,4(sp)
  800104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  800108:	0007313a 	rdctl	r3,ipending
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
  80010c:	04002034 	movhi	r16,128
  800110:	84142304 	addi	r16,r16,20620

  active = alt_irq_pending ();

  do
  {
    i = 0;
  800114:	000b883a 	mov	r5,zero
    mask = 1;
  800118:	00800044 	movi	r2,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
  80011c:	1888703a 	and	r4,r3,r2
  800120:	20000b26 	beq	r4,zero,800150 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
  800124:	280490fa 	slli	r2,r5,3
  800128:	8085883a 	add	r2,r16,r2
  80012c:	10c00017 	ldw	r3,0(r2)
  800130:	11000117 	ldw	r4,4(r2)
  800134:	183ee83a 	callr	r3
  800138:	0007313a 	rdctl	r3,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
  80013c:	183ff51e 	bne	r3,zero,800114 <__alt_data_end+0xff800114>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
  800140:	dfc00117 	ldw	ra,4(sp)
  800144:	dc000017 	ldw	r16,0(sp)
  800148:	dec00204 	addi	sp,sp,8
  80014c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
  800150:	1085883a 	add	r2,r2,r2
      i++;
  800154:	29400044 	addi	r5,r5,1

    } while (1);
  800158:	003ff006 	br	80011c <__alt_data_end+0xff80011c>

0080015c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
  80015c:	d0a0c017 	ldw	r2,-32000(gp)
  800160:	10000426 	beq	r2,zero,800174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
  800164:	200b883a 	mov	r5,r4
  800168:	000d883a 	mov	r6,zero
  80016c:	013fffc4 	movi	r4,-1
  800170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
  800174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
  800178:	0005883a 	mov	r2,zero
  80017c:	f800283a 	ret

Disassembly of section .text:

00800180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
  800180:	06c04034 	movhi	sp,256
    ori sp, sp, %lo(__alt_stack_pointer)
  800184:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
  800188:	06802034 	movhi	gp,128
    ori gp, gp, %lo(_gp)
  80018c:	d6b35f14 	ori	gp,gp,52604
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
  800190:	00802034 	movhi	r2,128
    ori r2, r2, %lo(__bss_start)
  800194:	10940a14 	ori	r2,r2,20520

    movhi r3, %hi(__bss_end)
  800198:	00c02034 	movhi	r3,128
    ori r3, r3, %lo(__bss_end)
  80019c:	18d46314 	ori	r3,r3,20876

    beq r2, r3, 1f
  8001a0:	10c00326 	beq	r2,r3,8001b0 <_start+0x30>

0:
    stw zero, (r2)
  8001a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
  8001a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
  8001ac:	10fffd36 	bltu	r2,r3,8001a4 <__alt_data_end+0xff8001a4>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
  8001b0:	0803ebc0 	call	803ebc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
  8001b4:	0803f9c0 	call	803f9c <alt_main>

008001b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
  8001b8:	003fff06 	br	8001b8 <__alt_data_end+0xff8001b8>

008001bc <ring_buf_push>:
	RING_T* values;
};

//Buffer functions
void ring_buf_push(struct ring_buffer* buf, RING_T in){
	if (buf->next_free < 0){
  8001bc:	20800117 	ldw	r2,4(r4)
  8001c0:	1000030e 	bge	r2,zero,8001d0 <ring_buf_push+0x14>
		buf->next_free = buf ->size-1;
  8001c4:	20800017 	ldw	r2,0(r4)
  8001c8:	10bfffc4 	addi	r2,r2,-1
  8001cc:	20800115 	stw	r2,4(r4)
	}
	(buf->values)[buf->next_free] = in;
  8001d0:	20c00117 	ldw	r3,4(r4)
  8001d4:	21800217 	ldw	r6,8(r4)
  8001d8:	18c5883a 	add	r2,r3,r3
  8001dc:	1085883a 	add	r2,r2,r2
  8001e0:	3085883a 	add	r2,r6,r2
  8001e4:	11400015 	stw	r5,0(r2)
	(buf->next_free)--;
  8001e8:	18ffffc4 	addi	r3,r3,-1
  8001ec:	20c00115 	stw	r3,4(r4)
  8001f0:	f800283a 	ret

008001f4 <sys_timer_isr>:
    alt_irq_register(TIMER_IRQ, 0, isr);
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);

}

void sys_timer_isr() {
  8001f4:	defffa04 	addi	sp,sp,-24
    IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
  8001f8:	00804034 	movhi	r2,256
    alt_irq_register(TIMER_IRQ, 0, isr);
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);

}

void sys_timer_isr() {
  8001fc:	dfc00515 	stw	ra,20(sp)
  800200:	dc400415 	stw	r17,16(sp)
  800204:	dc000315 	stw	r16,12(sp)
    IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
  800208:	10844004 	addi	r2,r2,4352
  80020c:	10000035 	stwio	zero,0(r2)


    alt_32 x,y,z;

    alt_up_accelerometer_spi_read_x_axis(acc_dev, & x);
  800210:	d120b617 	ldw	r4,-32040(gp)
  800214:	d9400204 	addi	r5,sp,8
  800218:	08043f40 	call	8043f4 <alt_up_accelerometer_spi_read_x_axis>
	alt_up_accelerometer_spi_read_y_axis(acc_dev, & y);
  80021c:	d120b617 	ldw	r4,-32040(gp)
  800220:	d9400104 	addi	r5,sp,4
  800224:	080444c0 	call	80444c <alt_up_accelerometer_spi_read_y_axis>
	alt_up_accelerometer_spi_read_z_axis(acc_dev, & z);
  800228:	d120b617 	ldw	r4,-32040(gp)
  80022c:	d80b883a 	mov	r5,sp
  800230:	08044a40 	call	8044a4 <alt_up_accelerometer_spi_read_z_axis>

	ring_buf_push(x_buf, x);
  800234:	d9400217 	ldw	r5,8(sp)
  800238:	d120b017 	ldw	r4,-32064(gp)
  80023c:	08001bc0 	call	8001bc <ring_buf_push>
	ring_buf_push(y_buf, y);
  800240:	d9400117 	ldw	r5,4(sp)
  800244:	d120b217 	ldw	r4,-32056(gp)
  800248:	08001bc0 	call	8001bc <ring_buf_push>
	ring_buf_push(z_buf, z);
  80024c:	d9400017 	ldw	r5,0(sp)
  800250:	d120b317 	ldw	r4,-32052(gp)
  800254:	08001bc0 	call	8001bc <ring_buf_push>

	//iNTERRUPT FREQUENCY MONITORING
	static int count;
	static alt_64 lasttime;

    if(debug && ((count & 4095) == 0) ){
  800258:	d0a0ae17 	ldw	r2,-32072(gp)
  80025c:	10002226 	beq	r2,zero,8002e8 <sys_timer_isr+0xf4>
  800260:	d0a0ad17 	ldw	r2,-32076(gp)
  800264:	1083ffcc 	andi	r2,r2,4095
  800268:	10001f1e 	bne	r2,zero,8002e8 <sys_timer_isr+0xf4>
    	printf("Avg sampling period (us): %i\n", (alt_timestamp()-lasttime)/4096 /(alt_timestamp_freq()/1000000) );
  80026c:	08043480 	call	804348 <alt_timestamp>
  800270:	d460ab17 	ldw	r17,-32084(gp)
  800274:	d160ac17 	ldw	r5,-32080(gp)
  800278:	1463c83a 	sub	r17,r2,r17
  80027c:	1445803a 	cmpltu	r2,r2,r17
  800280:	1947c83a 	sub	r3,r3,r5
  800284:	1887c83a 	sub	r3,r3,r2
  800288:	1804953a 	slli	r2,r3,20
  80028c:	8822d33a 	srli	r17,r17,12
  800290:	1820d33a 	srli	r16,r3,12
  800294:	1462b03a 	or	r17,r2,r17
  800298:	08043940 	call	804394 <alt_timestamp_freq>
  80029c:	014003f4 	movhi	r5,15
  8002a0:	29509004 	addi	r5,r5,16960
  8002a4:	1009883a 	mov	r4,r2
  8002a8:	08013680 	call	801368 <__udivsi3>
  8002ac:	000f883a 	mov	r7,zero
  8002b0:	100d883a 	mov	r6,r2
  8002b4:	8809883a 	mov	r4,r17
  8002b8:	800b883a 	mov	r5,r16
  8002bc:	0800c740 	call	800c74 <__udivdi3>
  8002c0:	01002034 	movhi	r4,128
  8002c4:	100b883a 	mov	r5,r2
  8002c8:	180d883a 	mov	r6,r3
  8002cc:	2111a604 	addi	r4,r4,18072
  8002d0:	08029fc0 	call	8029fc <printf>
		count = 1;
  8002d4:	00800044 	movi	r2,1
  8002d8:	d0a0ad15 	stw	r2,-32076(gp)
		lasttime = alt_timestamp();
  8002dc:	08043480 	call	804348 <alt_timestamp>
  8002e0:	d0a0ab15 	stw	r2,-32084(gp)
  8002e4:	d0e0ac15 	stw	r3,-32080(gp)
    }
    count++;
  8002e8:	d0a0ad17 	ldw	r2,-32076(gp)
  8002ec:	10800044 	addi	r2,r2,1
  8002f0:	d0a0ad15 	stw	r2,-32076(gp)





}
  8002f4:	dfc00517 	ldw	ra,20(sp)
  8002f8:	dc400417 	ldw	r17,16(sp)
  8002fc:	dc000317 	ldw	r16,12(sp)
  800300:	dec00604 	addi	sp,sp,24
  800304:	f800283a 	ret

00800308 <ring_buf_read>:
	(buf->next_free)--;
}

RING_T ring_buf_read(struct ring_buffer* buf, RING_T idx){
	int mapped_idx;
	if (buf->next_free+1+idx >= buf->size){
  800308:	20800117 	ldw	r2,4(r4)
  80030c:	10800044 	addi	r2,r2,1
  800310:	114b883a 	add	r5,r2,r5
  800314:	20800017 	ldw	r2,0(r4)
  800318:	28800116 	blt	r5,r2,800320 <ring_buf_read+0x18>
		mapped_idx = buf->next_free+1+idx - buf->size;
  80031c:	288bc83a 	sub	r5,r5,r2
	}
	else {
		mapped_idx = buf->next_free+1+idx;
	}

	return buf->values[mapped_idx];
  800320:	20800217 	ldw	r2,8(r4)
  800324:	294b883a 	add	r5,r5,r5
  800328:	294b883a 	add	r5,r5,r5
  80032c:	114b883a 	add	r5,r2,r5
}
  800330:	28800017 	ldw	r2,0(r5)
  800334:	f800283a 	ret

00800338 <convolve_float>:

alt_32 convolve_float(struct ring_buffer* buf, double coefficients[]  ){
  800338:	defff904 	addi	sp,sp,-28
  80033c:	dd000415 	stw	r20,16(sp)
  800340:	2029883a 	mov	r20,r4
  800344:	dfc00615 	stw	ra,24(sp)
  800348:	dd400515 	stw	r21,20(sp)
  80034c:	dcc00315 	stw	r19,12(sp)
  800350:	dc800215 	stw	r18,8(sp)
  800354:	dc400115 	stw	r17,4(sp)
  800358:	dc000015 	stw	r16,0(sp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  80035c:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  800360:	00bfff84 	movi	r2,-2
  800364:	1884703a 	and	r2,r3,r2
  800368:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
  80036c:	d120ba17 	ldw	r4,-32024(gp)
  800370:	00bff7c4 	movi	r2,-33
  800374:	2084703a 	and	r2,r4,r2
  800378:	d0a0ba15 	stw	r2,-32024(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  80037c:	d0a0ba17 	ldw	r2,-32024(gp)
  800380:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  800384:	1801703a 	wrctl	status,r3
	//Disabling interrupts prevents accelerometer buffers being overwritten while value is calculated
	//alt_irq_context state = alt_irq_disable_all ();
	alt_irq_disable(TIMER_IRQ);

	double sum = 0;
	for(int i = 0; i < buf->size; i ++){
  800388:	a5400017 	ldw	r21,0(r20)
  80038c:	2821883a 	mov	r16,r5
  800390:	0023883a 	mov	r17,zero

	//Disabling interrupts prevents accelerometer buffers being overwritten while value is calculated
	//alt_irq_context state = alt_irq_disable_all ();
	alt_irq_disable(TIMER_IRQ);

	double sum = 0;
  800394:	0027883a 	mov	r19,zero
  800398:	0025883a 	mov	r18,zero
	for(int i = 0; i < buf->size; i ++){
  80039c:	8d40140e 	bge	r17,r21,8003f0 <convolve_float+0xb8>
		sum += ring_buf_read(buf, i)* coefficients[i];
  8003a0:	880b883a 	mov	r5,r17
  8003a4:	a009883a 	mov	r4,r20
  8003a8:	08003080 	call	800308 <ring_buf_read>
  8003ac:	1009883a 	mov	r4,r2
  8003b0:	08025e40 	call	8025e4 <__floatsidf>
  8003b4:	81800017 	ldw	r6,0(r16)
  8003b8:	81c00117 	ldw	r7,4(r16)
  8003bc:	1009883a 	mov	r4,r2
  8003c0:	180b883a 	mov	r5,r3
  8003c4:	0801cf80 	call	801cf8 <__muldf3>
  8003c8:	9809883a 	mov	r4,r19
  8003cc:	900b883a 	mov	r5,r18
  8003d0:	100d883a 	mov	r6,r2
  8003d4:	180f883a 	mov	r7,r3
  8003d8:	080144c0 	call	80144c <__adddf3>
  8003dc:	1027883a 	mov	r19,r2
  8003e0:	1825883a 	mov	r18,r3
	//Disabling interrupts prevents accelerometer buffers being overwritten while value is calculated
	//alt_irq_context state = alt_irq_disable_all ();
	alt_irq_disable(TIMER_IRQ);

	double sum = 0;
	for(int i = 0; i < buf->size; i ++){
  8003e4:	8c400044 	addi	r17,r17,1
  8003e8:	84000204 	addi	r16,r16,8
  8003ec:	003feb06 	br	80039c <__alt_data_end+0xff80039c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  8003f0:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  8003f4:	00bfff84 	movi	r2,-2
  8003f8:	1884703a 	and	r2,r3,r2
  8003fc:	1001703a 	wrctl	status,r2
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
  800400:	d0a0ba17 	ldw	r2,-32024(gp)
  800404:	10800814 	ori	r2,r2,32
  800408:	d0a0ba15 	stw	r2,-32024(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  80040c:	d0a0ba17 	ldw	r2,-32024(gp)
  800410:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  800414:	1801703a 	wrctl	status,r3
	}

	//Re-enable interrupts from state
	//alt_irq_enable_all(state);
	alt_irq_enable(TIMER_IRQ);
	return (alt_32)sum;
  800418:	9809883a 	mov	r4,r19
  80041c:	900b883a 	mov	r5,r18
  800420:	08025640 	call	802564 <__fixdfsi>

}
  800424:	dfc00617 	ldw	ra,24(sp)
  800428:	dd400517 	ldw	r21,20(sp)
  80042c:	dd000417 	ldw	r20,16(sp)
  800430:	dcc00317 	ldw	r19,12(sp)
  800434:	dc800217 	ldw	r18,8(sp)
  800438:	dc400117 	ldw	r17,4(sp)
  80043c:	dc000017 	ldw	r16,0(sp)
  800440:	dec00704 	addi	sp,sp,28
  800444:	f800283a 	ret

00800448 <timer_init>:
// Timer code
//---------------------------------------------------------------



void timer_init(void * isr) {
  800448:	defffd04 	addi	sp,sp,-12
  80044c:	dc400115 	stw	r17,4(sp)
  800450:	dc000015 	stw	r16,0(sp)
  800454:	dfc00215 	stw	ra,8(sp)
  800458:	2023883a 	mov	r17,r4
	//Calculate necessary cycles for 1 ms period
	alt_32 period = alt_timestamp_freq()/1000;


    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0003);
  80045c:	04004034 	movhi	r16,256



void timer_init(void * isr) {
	//Calculate necessary cycles for 1 ms period
	alt_32 period = alt_timestamp_freq()/1000;
  800460:	08043940 	call	804394 <alt_timestamp_freq>


    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0003);
  800464:	84044104 	addi	r16,r16,4356
  800468:	00c000c4 	movi	r3,3
  80046c:	80c00035 	stwio	r3,0(r16)
    IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
  800470:	00c04034 	movhi	r3,256
  800474:	18c44004 	addi	r3,r3,4352
  800478:	18000035 	stwio	zero,0(r3)
    IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_BASE, (alt_16) period );
  80047c:	0140fa04 	movi	r5,1000
  800480:	1009883a 	mov	r4,r2
  800484:	08013680 	call	801368 <__udivsi3>
  800488:	10bfffcc 	andi	r2,r2,65535
  80048c:	10a0001c 	xori	r2,r2,32768
  800490:	00c04034 	movhi	r3,256
  800494:	10a00004 	addi	r2,r2,-32768
  800498:	18c44204 	addi	r3,r3,4360
  80049c:	18800035 	stwio	r2,0(r3)
    IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_BASE, 0xfbd0);
  8004a0:	00bef414 	movui	r2,64464
  8004a4:	18800035 	stwio	r2,0(r3)
    IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_BASE, 0x0001);
  8004a8:	00804034 	movhi	r2,256
  8004ac:	10844304 	addi	r2,r2,4364
  8004b0:	00c00044 	movi	r3,1
  8004b4:	10c00035 	stwio	r3,0(r2)
    alt_irq_register(TIMER_IRQ, 0, isr);
  8004b8:	880d883a 	mov	r6,r17
  8004bc:	000b883a 	mov	r5,zero
  8004c0:	01000144 	movi	r4,5
  8004c4:	0803e280 	call	803e28 <alt_irq_register>
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);
  8004c8:	008001c4 	movi	r2,7
  8004cc:	80800035 	stwio	r2,0(r16)

}
  8004d0:	dfc00217 	ldw	ra,8(sp)
  8004d4:	dc400117 	ldw	r17,4(sp)
  8004d8:	dc000017 	ldw	r16,0(sp)
  8004dc:	dec00304 	addi	sp,sp,12
  8004e0:	f800283a 	ret

008004e4 <read_request>:
}


//Input tokenization and parsing
//---------------------------------------------------------------
void read_request(char* outbuf){
  8004e4:	defffb04 	addi	sp,sp,-20
	char c;
	int idx = 0;

	//Clear previous request from buffer
	memset(outbuf, 0, BUFFER_SIZE);
  8004e8:	01801004 	movi	r6,64
  8004ec:	000b883a 	mov	r5,zero
}


//Input tokenization and parsing
//---------------------------------------------------------------
void read_request(char* outbuf){
  8004f0:	dfc00415 	stw	ra,16(sp)
  8004f4:	dcc00315 	stw	r19,12(sp)
  8004f8:	dc800215 	stw	r18,8(sp)
  8004fc:	dc400115 	stw	r17,4(sp)
  800500:	dc000015 	stw	r16,0(sp)
  800504:	2023883a 	mov	r17,r4
	char c;
	int idx = 0;

	//Clear previous request from buffer
	memset(outbuf, 0, BUFFER_SIZE);
  800508:	08027640 	call	802764 <memset>

	//Get first character
	c = alt_getchar();
  80050c:	0803de40 	call	803de4 <alt_getchar>
  800510:	1025883a 	mov	r18,r2

	//Start timer after first char received
	latency = alt_timestamp();
  800514:	08043480 	call	804348 <alt_timestamp>
  800518:	d0a0b415 	stw	r2,-32048(gp)
  80051c:	d0e0b515 	stw	r3,-32044(gp)

	while(c != '\n'){
  800520:	8821883a 	mov	r16,r17
  800524:	04c00284 	movi	r19,10
  800528:	90803fcc 	andi	r2,r18,255
  80052c:	1080201c 	xori	r2,r2,128
  800530:	10bfe004 	addi	r2,r2,-128
  800534:	8449c83a 	sub	r4,r16,r17
  800538:	14c00526 	beq	r2,r19,800550 <read_request+0x6c>
		outbuf[idx] = c;
  80053c:	84800005 	stb	r18,0(r16)
		c = alt_getchar();
  800540:	0803de40 	call	803de4 <alt_getchar>
  800544:	1025883a 	mov	r18,r2
  800548:	84000044 	addi	r16,r16,1
  80054c:	003ff606 	br	800528 <__alt_data_end+0xff800528>
		idx++;
	}
	outbuf[idx] = ' ';
  800550:	8909883a 	add	r4,r17,r4
  800554:	00800804 	movi	r2,32
  800558:	20800005 	stb	r2,0(r4)

}
  80055c:	dfc00417 	ldw	ra,16(sp)
  800560:	dcc00317 	ldw	r19,12(sp)
  800564:	dc800217 	ldw	r18,8(sp)
  800568:	dc400117 	ldw	r17,4(sp)
  80056c:	dc000017 	ldw	r16,0(sp)
  800570:	dec00504 	addi	sp,sp,20
  800574:	f800283a 	ret

00800578 <write_to_disp>:

int write_to_disp(char* str, int offset){
  800578:	defffe04 	addi	sp,sp,-8
	//HEX0 rightmost digit

	 //char_to_hex(str[0]);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX0_BASE, 127);
  80057c:	00804034 	movhi	r2,256
	}
	outbuf[idx] = ' ';

}

int write_to_disp(char* str, int offset){
  800580:	dc000015 	stw	r16,0(sp)
  800584:	dfc00115 	stw	ra,4(sp)
  800588:	2821883a 	mov	r16,r5
	//HEX0 rightmost digit

	 //char_to_hex(str[0]);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX0_BASE, 127);
  80058c:	10845804 	addi	r2,r2,4448
  800590:	00c01fc4 	movi	r3,127
  800594:	10c00035 	stwio	r3,0(r2)
	printf("wrotetodisp\n");
  800598:	01002034 	movhi	r4,128
  80059c:	2111ae04 	addi	r4,r4,18104
  8005a0:	0802ac80 	call	802ac8 <puts>
//	IOWR_ALTERA_AVALON_PIO_DATA(HEX3_BASE, let3);
//	IOWR_ALTERA_AVALON_PIO_DATA(HEX2_BASE, let2);
//	IOWR_ALTERA_AVALON_PIO_DATA(HEX1_BASE, let1);
//	IOWR_ALTERA_AVALON_PIO_DATA(HEX0_BASE, let0);
	return offset;
}
  8005a4:	8005883a 	mov	r2,r16
  8005a8:	dfc00117 	ldw	ra,4(sp)
  8005ac:	dc000017 	ldw	r16,0(sp)
  8005b0:	dec00204 	addi	sp,sp,8
  8005b4:	f800283a 	ret

008005b8 <clr_disp>:
void clr_disp(){
	IOWR_ALTERA_AVALON_PIO_DATA(HEX0_BASE, 255);
  8005b8:	00c04034 	movhi	r3,256
  8005bc:	00803fc4 	movi	r2,255
  8005c0:	18c45804 	addi	r3,r3,4448
  8005c4:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(HEX1_BASE, 255);
  8005c8:	00c04034 	movhi	r3,256
  8005cc:	18c45c04 	addi	r3,r3,4464
  8005d0:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(HEX2_BASE, 255);
  8005d4:	00c04034 	movhi	r3,256
  8005d8:	18c46004 	addi	r3,r3,4480
  8005dc:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(HEX3_BASE, 255);
  8005e0:	00c04034 	movhi	r3,256
  8005e4:	18c46404 	addi	r3,r3,4496
  8005e8:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(HEX4_BASE, 255);
  8005ec:	00c04034 	movhi	r3,256
  8005f0:	18c46804 	addi	r3,r3,4512
  8005f4:	18800035 	stwio	r2,0(r3)
	IOWR_ALTERA_AVALON_PIO_DATA(HEX5_BASE, 255);
  8005f8:	00c04034 	movhi	r3,256
  8005fc:	18c46c04 	addi	r3,r3,4528
  800600:	18800035 	stwio	r2,0(r3)
  800604:	f800283a 	ret

00800608 <to_hex>:
//Input processing
//---------------------------------------------------------------
//Function takes integer and writes to character buffer the hex representation in
//such a way that it is padded or cut down to length

void to_hex(alt_32 val, int length, char* buf ){
  800608:	defffc04 	addi	sp,sp,-16
  80060c:	dc400115 	stw	r17,4(sp)
  800610:	3023883a 	mov	r17,r6
  800614:	dc800215 	stw	r18,8(sp)
  800618:	dc000015 	stw	r16,0(sp)
  80061c:	2025883a 	mov	r18,r4
  800620:	2821883a 	mov	r16,r5
	//Clear previous data from buffer and write new
	memset(buf, 0, HEX_BUF_SIZE);
  800624:	01800204 	movi	r6,8
  800628:	000b883a 	mov	r5,zero
  80062c:	8809883a 	mov	r4,r17
//Input processing
//---------------------------------------------------------------
//Function takes integer and writes to character buffer the hex representation in
//such a way that it is padded or cut down to length

void to_hex(alt_32 val, int length, char* buf ){
  800630:	dfc00315 	stw	ra,12(sp)
	//Clear previous data from buffer and write new
	memset(buf, 0, HEX_BUF_SIZE);
  800634:	08027640 	call	802764 <memset>
	sprintf(buf, "%x", val);
  800638:	01402034 	movhi	r5,128
  80063c:	8809883a 	mov	r4,r17
  800640:	900d883a 	mov	r6,r18
  800644:	2951b104 	addi	r5,r5,18116
  800648:	0802b900 	call	802b90 <sprintf>
	int hexlen = strlen(buf);
  80064c:	8809883a 	mov	r4,r17
  800650:	0802c400 	call	802c40 <strlen>

	//Left shift if string is longer than desired length to take least significant
	if (hexlen > length){
  800654:	8080090e 	bge	r16,r2,80067c <to_hex+0x74>
  800658:	8807883a 	mov	r3,r17
		for(int i = 0; i < length; i++){
  80065c:	1c49c83a 	sub	r4,r3,r17
  800660:	24000c0e 	bge	r4,r16,800694 <to_hex+0x8c>
			buf[i] = buf[(i + hexlen - length)];
  800664:	10c9883a 	add	r4,r2,r3
  800668:	2409c83a 	sub	r4,r4,r16
  80066c:	21000003 	ldbu	r4,0(r4)
  800670:	18c00044 	addi	r3,r3,1
  800674:	193fffc5 	stb	r4,-1(r3)
  800678:	003ff806 	br	80065c <__alt_data_end+0xff80065c>
		}
	}
	//Right shift to align if desired hex is shorter than desired
	else if (hexlen < length){
  80067c:	1400050e 	bge	r2,r16,800694 <to_hex+0x8c>
  800680:	80ffffc4 	addi	r3,r16,-1
  800684:	88c7883a 	add	r3,r17,r3
  800688:	0009883a 	mov	r4,zero
		for(int i = 0; i < length; i++){
			if(i < hexlen){
				buf[(length - 1 - i)] = buf[(length - 1 - i) - (length-hexlen)];
			}
			else{
				buf[(length - 1 - i)] = '0';
  80068c:	01800c04 	movi	r6,48
			buf[i] = buf[(i + hexlen - length)];
		}
	}
	//Right shift to align if desired hex is shorter than desired
	else if (hexlen < length){
		for(int i = 0; i < length; i++){
  800690:	24000816 	blt	r4,r16,8006b4 <to_hex+0xac>
			}

		}
	}
	//Add termination
	buf[length] = '\0';
  800694:	8c21883a 	add	r16,r17,r16
  800698:	80000005 	stb	zero,0(r16)

}
  80069c:	dfc00317 	ldw	ra,12(sp)
  8006a0:	dc800217 	ldw	r18,8(sp)
  8006a4:	dc400117 	ldw	r17,4(sp)
  8006a8:	dc000017 	ldw	r16,0(sp)
  8006ac:	dec00404 	addi	sp,sp,16
  8006b0:	f800283a 	ret
		}
	}
	//Right shift to align if desired hex is shorter than desired
	else if (hexlen < length){
		for(int i = 0; i < length; i++){
			if(i < hexlen){
  8006b4:	2080050e 	bge	r4,r2,8006cc <to_hex+0xc4>
				buf[(length - 1 - i)] = buf[(length - 1 - i) - (length-hexlen)];
  8006b8:	1c0bc83a 	sub	r5,r3,r16
  8006bc:	288b883a 	add	r5,r5,r2
  8006c0:	29400003 	ldbu	r5,0(r5)
  8006c4:	19400005 	stb	r5,0(r3)
  8006c8:	00000106 	br	8006d0 <to_hex+0xc8>
			}
			else{
				buf[(length - 1 - i)] = '0';
  8006cc:	19800005 	stb	r6,0(r3)
			buf[i] = buf[(i + hexlen - length)];
		}
	}
	//Right shift to align if desired hex is shorter than desired
	else if (hexlen < length){
		for(int i = 0; i < length; i++){
  8006d0:	21000044 	addi	r4,r4,1
  8006d4:	18ffffc4 	addi	r3,r3,-1
  8006d8:	003fed06 	br	800690 <__alt_data_end+0xff800690>

008006dc <get_input>:
alt_32 get_input(char x){

	alt_32 thresh = 150;

	//Temp gating code
	if(x == 'x'){
  8006dc:	21003fcc 	andi	r4,r4,255
	buf[length] = '\0';

}


alt_32 get_input(char x){
  8006e0:	defffe04 	addi	sp,sp,-8

	alt_32 thresh = 150;

	//Temp gating code
	if(x == 'x'){
  8006e4:	2100201c 	xori	r4,r4,128
	buf[length] = '\0';

}


alt_32 get_input(char x){
  8006e8:	dfc00115 	stw	ra,4(sp)

	alt_32 thresh = 150;

	//Temp gating code
	if(x == 'x'){
  8006ec:	213fe004 	addi	r4,r4,-128
  8006f0:	00801e04 	movi	r2,120
  8006f4:	2080081e 	bne	r4,r2,800718 <get_input+0x3c>
		alt_32 x = convolve_float(x_buf, h);
  8006f8:	d120b017 	ldw	r4,-32064(gp)
  8006fc:	01402034 	movhi	r5,128
  800700:	2952cc04 	addi	r5,r5,19248
  800704:	08003380 	call	800338 <convolve_float>
		if(x<-thresh)x = 15;
  800708:	00ffda84 	movi	r3,-150
  80070c:	10c01916 	blt	r2,r3,800774 <get_input+0x98>
		else if(x>thresh) x = 1;
  800710:	108025c8 	cmpgei	r2,r2,151
  800714:	00001a06 	br	800780 <get_input+0xa4>
		else x = 0;

		return x;

	}
	else if(x == 'y'){
  800718:	00801e44 	movi	r2,121
  80071c:	2080041e 	bne	r4,r2,800730 <get_input+0x54>
		alt_32 y = alt_up_accelerometer_spi_read_y_axis(acc_dev, & y);
  800720:	d120b617 	ldw	r4,-32040(gp)
  800724:	d80b883a 	mov	r5,sp
  800728:	080444c0 	call	80444c <alt_up_accelerometer_spi_read_y_axis>
  80072c:	00000506 	br	800744 <get_input+0x68>
		else y = 0;

		return y;

	}
	else if(x == 'z'){
  800730:	00801e84 	movi	r2,122
  800734:	2080111e 	bne	r4,r2,80077c <get_input+0xa0>
		alt_32 z = alt_up_accelerometer_spi_read_z_axis(acc_dev, & z);
  800738:	d120b617 	ldw	r4,-32040(gp)
  80073c:	d80b883a 	mov	r5,sp
  800740:	08044a40 	call	8044a4 <alt_up_accelerometer_spi_read_z_axis>
		if(z<-thresh)z = 15;
  800744:	00ffda84 	movi	r3,-150
  800748:	10c0020e 	bge	r2,r3,800754 <get_input+0x78>
  80074c:	008003c4 	movi	r2,15
  800750:	00000306 	br	800760 <get_input+0x84>
		else if(z>thresh) z = 1;
  800754:	00c02584 	movi	r3,150
  800758:	1880030e 	bge	r3,r2,800768 <get_input+0x8c>
  80075c:	00800044 	movi	r2,1
  800760:	d8800015 	stw	r2,0(sp)
  800764:	00000106 	br	80076c <get_input+0x90>
		else z = 0;
  800768:	d8000015 	stw	zero,0(sp)

		return z;
  80076c:	d8800017 	ldw	r2,0(sp)
  800770:	00000306 	br	800780 <get_input+0xa4>
	alt_32 thresh = 150;

	//Temp gating code
	if(x == 'x'){
		alt_32 x = convolve_float(x_buf, h);
		if(x<-thresh)x = 15;
  800774:	008003c4 	movi	r2,15
  800778:	00000106 	br	800780 <get_input+0xa4>
		return z;

	}
	else{
		//throw_code(3);
		return 16;
  80077c:	00800404 	movi	r2,16
	}
}
  800780:	dfc00117 	ldw	ra,4(sp)
  800784:	dec00204 	addi	sp,sp,8
  800788:	f800283a 	ret

0080078c <throw_code>:


void throw_code(char* regname, int code){
	printf("K %s %x\n", regname, code);
  80078c:	280d883a 	mov	r6,r5
  800790:	200b883a 	mov	r5,r4
  800794:	01002034 	movhi	r4,128
  800798:	2111b204 	addi	r4,r4,18120
  80079c:	08029fc1 	jmpi	8029fc <printf>

008007a0 <parse_request>:
	IOWR_ALTERA_AVALON_PIO_DATA(HEX3_BASE, 255);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX4_BASE, 255);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX5_BASE, 255);
}

void parse_request(char* request){
  8007a0:	deffee04 	addi	sp,sp,-72
	int token_number = 0;
	char* tokens[8] = {};
  8007a4:	01800804 	movi	r6,32
  8007a8:	000b883a 	mov	r5,zero
  8007ac:	d809883a 	mov	r4,sp
	IOWR_ALTERA_AVALON_PIO_DATA(HEX3_BASE, 255);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX4_BASE, 255);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX5_BASE, 255);
}

void parse_request(char* request){
  8007b0:	dfc01115 	stw	ra,68(sp)
  8007b4:	dc000b15 	stw	r16,44(sp)
  8007b8:	dd401015 	stw	r21,64(sp)
  8007bc:	dd000f15 	stw	r20,60(sp)
  8007c0:	dcc00e15 	stw	r19,56(sp)
  8007c4:	dc800d15 	stw	r18,52(sp)
  8007c8:	dc400c15 	stw	r17,48(sp)
	int token_number = 0;
	char* tokens[8] = {};
  8007cc:	08027640 	call	802764 <memset>
	char* token;


	token = strtok(cmdbuffer, " ");
  8007d0:	d120af17 	ldw	r4,-32068(gp)
  8007d4:	01402034 	movhi	r5,128
  8007d8:	2951b504 	addi	r5,r5,18132
  8007dc:	0802cb00 	call	802cb0 <strtok>
	IOWR_ALTERA_AVALON_PIO_DATA(HEX4_BASE, 255);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX5_BASE, 255);
}

void parse_request(char* request){
	int token_number = 0;
  8007e0:	0021883a 	mov	r16,zero


	token = strtok(cmdbuffer, " ");


	while(token != NULL){
  8007e4:	10000a26 	beq	r2,zero,800810 <parse_request+0x70>
		tokens[token_number]= token;
  8007e8:	8407883a 	add	r3,r16,r16
  8007ec:	18c7883a 	add	r3,r3,r3
  8007f0:	d8c7883a 	add	r3,sp,r3
		token_number++;
		token = strtok(NULL, " ");
  8007f4:	01402034 	movhi	r5,128

	token = strtok(cmdbuffer, " ");


	while(token != NULL){
		tokens[token_number]= token;
  8007f8:	18800015 	stw	r2,0(r3)
		token_number++;
		token = strtok(NULL, " ");
  8007fc:	2951b504 	addi	r5,r5,18132
  800800:	0009883a 	mov	r4,zero
	token = strtok(cmdbuffer, " ");


	while(token != NULL){
		tokens[token_number]= token;
		token_number++;
  800804:	84000044 	addi	r16,r16,1
		token = strtok(NULL, " ");
  800808:	0802cb00 	call	802cb0 <strtok>
  80080c:	003ff506 	br	8007e4 <__alt_data_end+0xff8007e4>
	}

	if(token_number == 0 || strcmp(tokens[0], &"R" ) != 0){
  800810:	80000526 	beq	r16,zero,800828 <parse_request+0x88>
  800814:	d9000017 	ldw	r4,0(sp)
  800818:	01402034 	movhi	r5,128
  80081c:	2951b604 	addi	r5,r5,18136
  800820:	0802c080 	call	802c08 <strcmp>
  800824:	10000226 	beq	r2,zero,800830 <parse_request+0x90>
		throw_code(&"ERR", 1);
  800828:	01400044 	movi	r5,1
  80082c:	0000a806 	br	800ad0 <parse_request+0x330>
		return;
	}

	//Read request parsing
	int is_all = (strcmp(tokens[1], &"ALL") == 0); //Strcmp is weird and equal is denoted by 0
  800830:	dc000117 	ldw	r16,4(sp)
  800834:	01402034 	movhi	r5,128
  800838:	2951b804 	addi	r5,r5,18144
  80083c:	8009883a 	mov	r4,r16
  800840:	0802c080 	call	802c08 <strcmp>
  800844:	1025883a 	mov	r18,r2
	int matched = 0;

	if(is_all || (strcmp(tokens[1], &"ACCPROC") == 0)){
  800848:	10000526 	beq	r2,zero,800860 <parse_request+0xc0>
  80084c:	01402034 	movhi	r5,128
  800850:	2951b904 	addi	r5,r5,18148
  800854:	8009883a 	mov	r4,r16
  800858:	0802c080 	call	802c08 <strcmp>
  80085c:	1000441e 	bne	r2,zero,800970 <parse_request+0x1d0>
		//alt_printf("Tried to read accproc");
		matched = 1;

		alt_32 x,y,z;
			x = convolve_float(x_buf, h);
  800860:	d120b017 	ldw	r4,-32064(gp)
  800864:	01402034 	movhi	r5,128
  800868:	2952cc04 	addi	r5,r5,19248
  80086c:	08003380 	call	800338 <convolve_float>
			y = convolve_float(y_buf, h);
  800870:	d120b217 	ldw	r4,-32056(gp)
  800874:	01402034 	movhi	r5,128
  800878:	2952cc04 	addi	r5,r5,19248
	if(is_all || (strcmp(tokens[1], &"ACCPROC") == 0)){
		//alt_printf("Tried to read accproc");
		matched = 1;

		alt_32 x,y,z;
			x = convolve_float(x_buf, h);
  80087c:	102b883a 	mov	r21,r2
			y = convolve_float(y_buf, h);
  800880:	08003380 	call	800338 <convolve_float>
			z = convolve_float(z_buf, h);
  800884:	d120b317 	ldw	r4,-32052(gp)
  800888:	01402034 	movhi	r5,128
  80088c:	2952cc04 	addi	r5,r5,19248

			to_hex(x, 3, hexbuffers[0]);
  800890:	04402034 	movhi	r17,128
  800894:	8c542004 	addi	r17,r17,20608
		//alt_printf("Tried to read accproc");
		matched = 1;

		alt_32 x,y,z;
			x = convolve_float(x_buf, h);
			y = convolve_float(y_buf, h);
  800898:	1029883a 	mov	r20,r2
			z = convolve_float(z_buf, h);
  80089c:	08003380 	call	800338 <convolve_float>

			to_hex(x, 3, hexbuffers[0]);
  8008a0:	89800017 	ldw	r6,0(r17)
  8008a4:	014000c4 	movi	r5,3
  8008a8:	a809883a 	mov	r4,r21
		matched = 1;

		alt_32 x,y,z;
			x = convolve_float(x_buf, h);
			y = convolve_float(y_buf, h);
			z = convolve_float(z_buf, h);
  8008ac:	1027883a 	mov	r19,r2

			to_hex(x, 3, hexbuffers[0]);
  8008b0:	08006080 	call	800608 <to_hex>
			to_hex(y, 3, hexbuffers[1]);
  8008b4:	89800117 	ldw	r6,4(r17)
  8008b8:	014000c4 	movi	r5,3
  8008bc:	a009883a 	mov	r4,r20
  8008c0:	08006080 	call	800608 <to_hex>
			to_hex(z, 3, hexbuffers[2]);
  8008c4:	89800217 	ldw	r6,8(r17)
  8008c8:	014000c4 	movi	r5,3
  8008cc:	9809883a 	mov	r4,r19
  8008d0:	08006080 	call	800608 <to_hex>
			printf("K ACCPROC X%sY%sZ%s 0\n", hexbuffers[0], hexbuffers[1], hexbuffers[2]);
  8008d4:	89c00217 	ldw	r7,8(r17)
  8008d8:	89800117 	ldw	r6,4(r17)
  8008dc:	89400017 	ldw	r5,0(r17)
  8008e0:	01002034 	movhi	r4,128
  8008e4:	2111bb04 	addi	r4,r4,18156
  8008e8:	08029fc0 	call	8029fc <printf>

	}
	if (is_all || strcmp(tokens[1], &"ACCRAW") == 0){
  8008ec:	9000221e 	bne	r18,zero,800978 <parse_request+0x1d8>
		matched = 1;

		//Direct accelerometer read
		alt_32 x,y,z;
		alt_up_accelerometer_spi_read_x_axis(acc_dev, & x);
  8008f0:	d120b617 	ldw	r4,-32040(gp)
  8008f4:	d9400a04 	addi	r5,sp,40
		alt_up_accelerometer_spi_read_y_axis(acc_dev, & y);
		alt_up_accelerometer_spi_read_z_axis(acc_dev, & z);

		to_hex(x, 3, hexbuffers[0]);
  8008f8:	04402034 	movhi	r17,128
	if (is_all || strcmp(tokens[1], &"ACCRAW") == 0){
		matched = 1;

		//Direct accelerometer read
		alt_32 x,y,z;
		alt_up_accelerometer_spi_read_x_axis(acc_dev, & x);
  8008fc:	08043f40 	call	8043f4 <alt_up_accelerometer_spi_read_x_axis>
		alt_up_accelerometer_spi_read_y_axis(acc_dev, & y);
  800900:	d120b617 	ldw	r4,-32040(gp)
  800904:	d9400904 	addi	r5,sp,36
		alt_up_accelerometer_spi_read_z_axis(acc_dev, & z);

		to_hex(x, 3, hexbuffers[0]);
  800908:	8c542004 	addi	r17,r17,20608
		matched = 1;

		//Direct accelerometer read
		alt_32 x,y,z;
		alt_up_accelerometer_spi_read_x_axis(acc_dev, & x);
		alt_up_accelerometer_spi_read_y_axis(acc_dev, & y);
  80090c:	080444c0 	call	80444c <alt_up_accelerometer_spi_read_y_axis>
		alt_up_accelerometer_spi_read_z_axis(acc_dev, & z);
  800910:	d120b617 	ldw	r4,-32040(gp)
  800914:	d9400804 	addi	r5,sp,32
  800918:	08044a40 	call	8044a4 <alt_up_accelerometer_spi_read_z_axis>

		to_hex(x, 3, hexbuffers[0]);
  80091c:	89800017 	ldw	r6,0(r17)
  800920:	d9000a17 	ldw	r4,40(sp)
  800924:	014000c4 	movi	r5,3
  800928:	08006080 	call	800608 <to_hex>
		to_hex(y, 3, hexbuffers[1]);
  80092c:	89800117 	ldw	r6,4(r17)
  800930:	d9000917 	ldw	r4,36(sp)
  800934:	014000c4 	movi	r5,3
  800938:	08006080 	call	800608 <to_hex>
		to_hex(z, 3, hexbuffers[2]);
  80093c:	89800217 	ldw	r6,8(r17)
  800940:	d9000817 	ldw	r4,32(sp)
  800944:	014000c4 	movi	r5,3
  800948:	08006080 	call	800608 <to_hex>
		printf("K ACCRAW X%sY%sZ%s 0\n", hexbuffers[0], hexbuffers[1], hexbuffers[2]);
  80094c:	89c00217 	ldw	r7,8(r17)
  800950:	89800117 	ldw	r6,4(r17)
  800954:	89400017 	ldw	r5,0(r17)
  800958:	01002034 	movhi	r4,128
  80095c:	2111c104 	addi	r4,r4,18180
  800960:	08029fc0 	call	8029fc <printf>

	}
	if (is_all || strcmp(tokens[1], &"BUTTON") == 0){
  800964:	90000f26 	beq	r18,zero,8009a4 <parse_request+0x204>
			to_hex(z, 3, hexbuffers[2]);
			printf("K ACCPROC X%sY%sZ%s 0\n", hexbuffers[0], hexbuffers[1], hexbuffers[2]);

	}
	if (is_all || strcmp(tokens[1], &"ACCRAW") == 0){
		matched = 1;
  800968:	04400044 	movi	r17,1
  80096c:	00000806 	br	800990 <parse_request+0x1f0>
		return;
	}

	//Read request parsing
	int is_all = (strcmp(tokens[1], &"ALL") == 0); //Strcmp is weird and equal is denoted by 0
	int matched = 0;
  800970:	0023883a 	mov	r17,zero
  800974:	00000106 	br	80097c <parse_request+0x1dc>

	if(is_all || (strcmp(tokens[1], &"ACCPROC") == 0)){
		//alt_printf("Tried to read accproc");
		matched = 1;
  800978:	04400044 	movi	r17,1
			to_hex(y, 3, hexbuffers[1]);
			to_hex(z, 3, hexbuffers[2]);
			printf("K ACCPROC X%sY%sZ%s 0\n", hexbuffers[0], hexbuffers[1], hexbuffers[2]);

	}
	if (is_all || strcmp(tokens[1], &"ACCRAW") == 0){
  80097c:	01402034 	movhi	r5,128
  800980:	2951c704 	addi	r5,r5,18204
  800984:	8009883a 	mov	r4,r16
  800988:	0802c080 	call	802c08 <strcmp>
  80098c:	103fd826 	beq	r2,zero,8008f0 <__alt_data_end+0xff8008f0>
		to_hex(y, 3, hexbuffers[1]);
		to_hex(z, 3, hexbuffers[2]);
		printf("K ACCRAW X%sY%sZ%s 0\n", hexbuffers[0], hexbuffers[1], hexbuffers[2]);

	}
	if (is_all || strcmp(tokens[1], &"BUTTON") == 0){
  800990:	01402034 	movhi	r5,128
  800994:	2951cd04 	addi	r5,r5,18228
  800998:	8009883a 	mov	r4,r16
  80099c:	0802c080 	call	802c08 <strcmp>
  8009a0:	10000a1e 	bne	r2,zero,8009cc <parse_request+0x22c>

		matched = 1;
		alt_32 button = ~IORD_ALTERA_AVALON_PIO_DATA(BUTTON_BASE);
  8009a4:	00804034 	movhi	r2,256
  8009a8:	10845004 	addi	r2,r2,4416
  8009ac:	11400037 	ldwio	r5,0(r2)

		//Button response processing
		//Bitmask
		alt_32 mask = 0x3;
		button = button & mask;
		alt_printf("K BUTTON %x 0", button);
  8009b0:	01002034 	movhi	r4,128

	}
	if (is_all || strcmp(tokens[1], &"BUTTON") == 0){

		matched = 1;
		alt_32 button = ~IORD_ALTERA_AVALON_PIO_DATA(BUTTON_BASE);
  8009b4:	014a303a 	nor	r5,zero,r5

		//Button response processing
		//Bitmask
		alt_32 mask = 0x3;
		button = button & mask;
		alt_printf("K BUTTON %x 0", button);
  8009b8:	294000cc 	andi	r5,r5,3
  8009bc:	2111c904 	addi	r4,r4,18212
  8009c0:	0803fc80 	call	803fc8 <alt_printf>
	}
	if (is_all || strcmp(tokens[1], &"SWITCH") == 0){
  8009c4:	90000626 	beq	r18,zero,8009e0 <parse_request+0x240>
		printf("K ACCRAW X%sY%sZ%s 0\n", hexbuffers[0], hexbuffers[1], hexbuffers[2]);

	}
	if (is_all || strcmp(tokens[1], &"BUTTON") == 0){

		matched = 1;
  8009c8:	04400044 	movi	r17,1
		//Bitmask
		alt_32 mask = 0x3;
		button = button & mask;
		alt_printf("K BUTTON %x 0", button);
	}
	if (is_all || strcmp(tokens[1], &"SWITCH") == 0){
  8009cc:	01402034 	movhi	r5,128
  8009d0:	2951d304 	addi	r5,r5,18252
  8009d4:	8009883a 	mov	r4,r16
  8009d8:	0802c080 	call	802c08 <strcmp>
  8009dc:	10000f1e 	bne	r2,zero,800a1c <parse_request+0x27c>
		//alt_printf("Tried to read switch");
		matched = 1;

		alt_32 switches = ~IORD_ALTERA_AVALON_PIO_DATA(SWITCH_BASE);
  8009e0:	00804034 	movhi	r2,256
  8009e4:	10845404 	addi	r2,r2,4432
  8009e8:	11000037 	ldwio	r4,0(r2)
		switches &= 0x3ff;
		to_hex(switches, 3, hexbuffers[0]);
  8009ec:	04402034 	movhi	r17,128
  8009f0:	8c542004 	addi	r17,r17,20608
  8009f4:	89800017 	ldw	r6,0(r17)
	}
	if (is_all || strcmp(tokens[1], &"SWITCH") == 0){
		//alt_printf("Tried to read switch");
		matched = 1;

		alt_32 switches = ~IORD_ALTERA_AVALON_PIO_DATA(SWITCH_BASE);
  8009f8:	0108303a 	nor	r4,zero,r4
		switches &= 0x3ff;
		to_hex(switches, 3, hexbuffers[0]);
  8009fc:	014000c4 	movi	r5,3
  800a00:	2100ffcc 	andi	r4,r4,1023
  800a04:	08006080 	call	800608 <to_hex>
		alt_printf("K SWITCH %x 0", hexbuffers[0]);
  800a08:	89400017 	ldw	r5,0(r17)
  800a0c:	01002034 	movhi	r4,128
  800a10:	2111cf04 	addi	r4,r4,18236
  800a14:	0803fc80 	call	803fc8 <alt_printf>
		button = button & mask;
		alt_printf("K BUTTON %x 0", button);
	}
	if (is_all || strcmp(tokens[1], &"SWITCH") == 0){
		//alt_printf("Tried to read switch");
		matched = 1;
  800a18:	04400044 	movi	r17,1
	}


	//Write request parsing

	if (strcmp(tokens[1], &"HEXTEXT") == 0){
  800a1c:	01402034 	movhi	r5,128
  800a20:	2951d504 	addi	r5,r5,18260
  800a24:	8009883a 	mov	r4,r16
  800a28:	0802c080 	call	802c08 <strcmp>
  800a2c:	10000c1e 	bne	r2,zero,800a60 <parse_request+0x2c0>
		//alt_printf("Tried to write HEXTEXT");
		matched = 1;
		//Copy first 6 characters
		strncpy(disp_buf, tokens[2], DISP_BUF_SIZE);
  800a30:	d9400217 	ldw	r5,8(sp)
  800a34:	d120b117 	ldw	r4,-32060(gp)
  800a38:	01800284 	movi	r6,10
  800a3c:	0802c5c0 	call	802c5c <strncpy>

int write_to_disp(char* str, int offset){
	//HEX0 rightmost digit

	 //char_to_hex(str[0]);
	IOWR_ALTERA_AVALON_PIO_DATA(HEX0_BASE, 127);
  800a40:	00804034 	movhi	r2,256
  800a44:	10845804 	addi	r2,r2,4448
  800a48:	00c01fc4 	movi	r3,127
  800a4c:	10c00035 	stwio	r3,0(r2)
	printf("wrotetodisp\n");
  800a50:	01002034 	movhi	r4,128
  800a54:	2111ae04 	addi	r4,r4,18104
  800a58:	0802ac80 	call	802ac8 <puts>

	//Write request parsing

	if (strcmp(tokens[1], &"HEXTEXT") == 0){
		//alt_printf("Tried to write HEXTEXT");
		matched = 1;
  800a5c:	04400044 	movi	r17,1
		strncpy(disp_buf, tokens[2], DISP_BUF_SIZE);
		int k = write_to_disp(&" ", 0);

	}

	if (strcmp(tokens[1], &"LEDFLASH") == 0){
  800a60:	01402034 	movhi	r5,128
  800a64:	2951d704 	addi	r5,r5,18268
  800a68:	8009883a 	mov	r4,r16
  800a6c:	0802c080 	call	802c08 <strcmp>
  800a70:	1000091e 	bne	r2,zero,800a98 <parse_request+0x2f8>
		//alt_printf("Tried to write LEDFLASH");
		matched = 1;

		int k = atoi(tokens[2]);
  800a74:	d9000217 	ldw	r4,8(sp)
  800a78:	08027240 	call	802724 <atoi>
		IOWR(LED_BASE, 0, k);
  800a7c:	00c04034 	movhi	r3,256
  800a80:	18c47004 	addi	r3,r3,4544
  800a84:	18800035 	stwio	r2,0(r3)
		throw_code(&"LEDFLASH", 0);
  800a88:	01002034 	movhi	r4,128
  800a8c:	000b883a 	mov	r5,zero
  800a90:	2111d704 	addi	r4,r4,18268
  800a94:	00001006 	br	800ad8 <parse_request+0x338>
		return;
	}
	if (strcmp(tokens[1], &"DEBUG") == 0){
  800a98:	01402034 	movhi	r5,128
  800a9c:	2951da04 	addi	r5,r5,18280
  800aa0:	8009883a 	mov	r4,r16
  800aa4:	0802c080 	call	802c08 <strcmp>
  800aa8:	1000071e 	bne	r2,zero,800ac8 <parse_request+0x328>
			matched = 1;

			debug = atoi(tokens[2]);
  800aac:	d9000217 	ldw	r4,8(sp)
  800ab0:	08027240 	call	802724 <atoi>
			throw_code(&"DEBUG", 0);
  800ab4:	01002034 	movhi	r4,128
		return;
	}
	if (strcmp(tokens[1], &"DEBUG") == 0){
			matched = 1;

			debug = atoi(tokens[2]);
  800ab8:	d0a0ae15 	stw	r2,-32072(gp)
			throw_code(&"DEBUG", 0);
  800abc:	000b883a 	mov	r5,zero
  800ac0:	2111da04 	addi	r4,r4,18280
  800ac4:	00000406 	br	800ad8 <parse_request+0x338>
			return;
		}

	if (!matched){
  800ac8:	8800041e 	bne	r17,zero,800adc <parse_request+0x33c>
		throw_code(&"ERR", 2);
  800acc:	01400084 	movi	r5,2
  800ad0:	01002034 	movhi	r4,128
  800ad4:	2111b704 	addi	r4,r4,18140
  800ad8:	080078c0 	call	80078c <throw_code>
		return;
	}

}
  800adc:	dfc01117 	ldw	ra,68(sp)
  800ae0:	dd401017 	ldw	r21,64(sp)
  800ae4:	dd000f17 	ldw	r20,60(sp)
  800ae8:	dcc00e17 	ldw	r19,56(sp)
  800aec:	dc800d17 	ldw	r18,52(sp)
  800af0:	dc400c17 	ldw	r17,48(sp)
  800af4:	dc000b17 	ldw	r16,44(sp)
  800af8:	dec01204 	addi	sp,sp,72
  800afc:	f800283a 	ret

00800b00 <main>:

//HEX write
//---------------------------------------------------------------


int main() {
  800b00:	defff404 	addi	sp,sp,-48
  800b04:	dfc00b15 	stw	ra,44(sp)
  800b08:	dc000915 	stw	r16,36(sp)
  800b0c:	dc400a15 	stw	r17,40(sp)
	//Clear display from flash message
	clr_disp();
  800b10:	08005b80 	call	8005b8 <clr_disp>


	//UART buffer instantiation
	cmdbuffer = malloc( BUFFER_SIZE * sizeof(char));
  800b14:	01001004 	movi	r4,64
  800b18:	080273c0 	call	80273c <malloc>

	//Initialize hex output buffers
	hexbuffers[0] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b1c:	01000204 	movi	r4,8
	//Clear display from flash message
	clr_disp();


	//UART buffer instantiation
	cmdbuffer = malloc( BUFFER_SIZE * sizeof(char));
  800b20:	d0a0af15 	stw	r2,-32068(gp)

	//Initialize hex output buffers
	hexbuffers[0] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b24:	04002034 	movhi	r16,128
  800b28:	080273c0 	call	80273c <malloc>
  800b2c:	84142004 	addi	r16,r16,20608
	hexbuffers[1] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b30:	01000204 	movi	r4,8

	//UART buffer instantiation
	cmdbuffer = malloc( BUFFER_SIZE * sizeof(char));

	//Initialize hex output buffers
	hexbuffers[0] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b34:	80800015 	stw	r2,0(r16)
	hexbuffers[1] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b38:	080273c0 	call	80273c <malloc>
	hexbuffers[2] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b3c:	01000204 	movi	r4,8
	//UART buffer instantiation
	cmdbuffer = malloc( BUFFER_SIZE * sizeof(char));

	//Initialize hex output buffers
	hexbuffers[0] = malloc( HEX_BUF_SIZE * sizeof(char));
	hexbuffers[1] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b40:	80800115 	stw	r2,4(r16)
	hexbuffers[2] = malloc( HEX_BUF_SIZE * sizeof(char));
  800b44:	080273c0 	call	80273c <malloc>
  800b48:	80800215 	stw	r2,8(r16)

	//Initialize accelerometer buffers
	struct ring_buffer x,y,z;

	x = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
  800b4c:	00800744 	movi	r2,29
  800b50:	d8800615 	stw	r2,24(sp)
	y = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
  800b54:	d8800315 	stw	r2,12(sp)
	z = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
  800b58:	d8800015 	stw	r2,0(sp)
	x_buf = &x;
  800b5c:	d8800604 	addi	r2,sp,24
  800b60:	d0a0b015 	stw	r2,-32064(gp)
	y_buf = &y;
	z_buf = &z;

	x_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800b64:	01001d04 	movi	r4,116

	x = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
	y = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
	z = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
	x_buf = &x;
	y_buf = &y;
  800b68:	d8800304 	addi	r2,sp,12
	hexbuffers[2] = malloc( HEX_BUF_SIZE * sizeof(char));

	//Initialize accelerometer buffers
	struct ring_buffer x,y,z;

	x = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
  800b6c:	d8000715 	stw	zero,28(sp)
	y = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
  800b70:	d8000415 	stw	zero,16(sp)
	z = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
  800b74:	d8000115 	stw	zero,4(sp)
	x_buf = &x;
	y_buf = &y;
  800b78:	d0a0b215 	stw	r2,-32056(gp)
	z_buf = &z;
  800b7c:	d6e0b315 	stw	sp,-32052(gp)

	x_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800b80:	080273c0 	call	80273c <malloc>
	memset(x_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
	y_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800b84:	01001d04 	movi	r4,116
	z = (struct ring_buffer){.size = RING_SIZE, .next_free = 0, .values = 0};
	x_buf = &x;
	y_buf = &y;
	z_buf = &z;

	x_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800b88:	1021883a 	mov	r16,r2
  800b8c:	d8800815 	stw	r2,32(sp)
	memset(x_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
	y_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800b90:	080273c0 	call	80273c <malloc>
	memset(y_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
  800b94:	01801d04 	movi	r6,116
  800b98:	000b883a 	mov	r5,zero
  800b9c:	1009883a 	mov	r4,r2
	y_buf = &y;
	z_buf = &z;

	x_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
	memset(x_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
	y_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800ba0:	d8800515 	stw	r2,20(sp)
	memset(y_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
  800ba4:	08027640 	call	802764 <memset>
	z_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800ba8:	01001d04 	movi	r4,116
  800bac:	080273c0 	call	80273c <malloc>
	memset(x_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
  800bb0:	01801d04 	movi	r6,116
  800bb4:	000b883a 	mov	r5,zero
  800bb8:	8009883a 	mov	r4,r16

	x_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
	memset(x_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
	y_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
	memset(y_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
	z_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
  800bbc:	d8800215 	stw	r2,8(sp)
	memset(x_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
  800bc0:	08027640 	call	802764 <memset>

	//Display buffer
	disp_buf  = malloc((DISP_BUF_SIZE) * sizeof(char));
  800bc4:	01000284 	movi	r4,10
  800bc8:	080273c0 	call	80273c <malloc>
	memset(disp_buf, 0,(DISP_BUF_SIZE) * sizeof(char));
  800bcc:	01800284 	movi	r6,10
  800bd0:	000b883a 	mov	r5,zero
  800bd4:	1009883a 	mov	r4,r2
	memset(y_buf->values, 0,(RING_SIZE) * sizeof(RING_T));
	z_buf->values = malloc((RING_SIZE) * sizeof(RING_T));
	memset(x_buf->values, 0,(RING_SIZE) * sizeof(RING_T));

	//Display buffer
	disp_buf  = malloc((DISP_BUF_SIZE) * sizeof(char));
  800bd8:	d0a0b115 	stw	r2,-32060(gp)
	memset(disp_buf, 0,(DISP_BUF_SIZE) * sizeof(char));
  800bdc:	08027640 	call	802764 <memset>

	//Accelerometer initialization
	acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
  800be0:	01002034 	movhi	r4,128
  800be4:	2111dc04 	addi	r4,r4,18288
  800be8:	080439c0 	call	80439c <alt_up_accelerometer_spi_open_dev>

	//to_hex(16,3,hexbuffers[0]);


	//1kHz routine initialization
	timer_init(sys_timer_isr);
  800bec:	01002034 	movhi	r4,128
  800bf0:	21007d04 	addi	r4,r4,500
	//Display buffer
	disp_buf  = malloc((DISP_BUF_SIZE) * sizeof(char));
	memset(disp_buf, 0,(DISP_BUF_SIZE) * sizeof(char));

	//Accelerometer initialization
	acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
  800bf4:	d0a0b615 	stw	r2,-32040(gp)

	//to_hex(16,3,hexbuffers[0]);


	//1kHz routine initialization
	timer_init(sys_timer_isr);
  800bf8:	08004480 	call	800448 <timer_init>
	alt_timestamp_start();
  800bfc:	08043040 	call	804304 <alt_timestamp_start>

	//Command response loop
	while(1){
		read_request(cmdbuffer);
  800c00:	d120af17 	ldw	r4,-32068(gp)
  800c04:	08004e40 	call	8004e4 <read_request>
		parse_request(cmdbuffer);
  800c08:	d120af17 	ldw	r4,-32068(gp)
  800c0c:	08007a00 	call	8007a0 <parse_request>

		//Request response timing: first char received to last char sent
		if (debug){
  800c10:	d0a0ae17 	ldw	r2,-32072(gp)
  800c14:	103ffa26 	beq	r2,zero,800c00 <__alt_data_end+0xff800c00>
			printf("Response time (us) : %i \n",(alt_timestamp()-latency)/(alt_timestamp_freq()/1000000));
  800c18:	08043480 	call	804348 <alt_timestamp>
  800c1c:	d460b417 	ldw	r17,-32048(gp)
  800c20:	d120b517 	ldw	r4,-32044(gp)
  800c24:	1463c83a 	sub	r17,r2,r17
  800c28:	1907c83a 	sub	r3,r3,r4
  800c2c:	1445803a 	cmpltu	r2,r2,r17
  800c30:	18a1c83a 	sub	r16,r3,r2
  800c34:	08043940 	call	804394 <alt_timestamp_freq>
  800c38:	014003f4 	movhi	r5,15
  800c3c:	29509004 	addi	r5,r5,16960
  800c40:	1009883a 	mov	r4,r2
  800c44:	08013680 	call	801368 <__udivsi3>
  800c48:	8809883a 	mov	r4,r17
  800c4c:	800b883a 	mov	r5,r16
  800c50:	100d883a 	mov	r6,r2
  800c54:	000f883a 	mov	r7,zero
  800c58:	0800c740 	call	800c74 <__udivdi3>
  800c5c:	01002034 	movhi	r4,128
  800c60:	100b883a 	mov	r5,r2
  800c64:	180d883a 	mov	r6,r3
  800c68:	2111e204 	addi	r4,r4,18312
  800c6c:	08029fc0 	call	8029fc <printf>
  800c70:	003fe306 	br	800c00 <__alt_data_end+0xff800c00>

00800c74 <__udivdi3>:
  800c74:	defff404 	addi	sp,sp,-48
  800c78:	dcc00515 	stw	r19,20(sp)
  800c7c:	dc000215 	stw	r16,8(sp)
  800c80:	dfc00b15 	stw	ra,44(sp)
  800c84:	df000a15 	stw	fp,40(sp)
  800c88:	ddc00915 	stw	r23,36(sp)
  800c8c:	dd800815 	stw	r22,32(sp)
  800c90:	dd400715 	stw	r21,28(sp)
  800c94:	dd000615 	stw	r20,24(sp)
  800c98:	dc800415 	stw	r18,16(sp)
  800c9c:	dc400315 	stw	r17,12(sp)
  800ca0:	2027883a 	mov	r19,r4
  800ca4:	2821883a 	mov	r16,r5
  800ca8:	3800461e 	bne	r7,zero,800dc4 <__udivdi3+0x150>
  800cac:	3023883a 	mov	r17,r6
  800cb0:	2025883a 	mov	r18,r4
  800cb4:	2980572e 	bgeu	r5,r6,800e14 <__udivdi3+0x1a0>
  800cb8:	00bfffd4 	movui	r2,65535
  800cbc:	282d883a 	mov	r22,r5
  800cc0:	1180b236 	bltu	r2,r6,800f8c <__udivdi3+0x318>
  800cc4:	00803fc4 	movi	r2,255
  800cc8:	1185803a 	cmpltu	r2,r2,r6
  800ccc:	100490fa 	slli	r2,r2,3
  800cd0:	3086d83a 	srl	r3,r6,r2
  800cd4:	01002034 	movhi	r4,128
  800cd8:	2111e884 	addi	r4,r4,18338
  800cdc:	20c7883a 	add	r3,r4,r3
  800ce0:	18c00003 	ldbu	r3,0(r3)
  800ce4:	1885883a 	add	r2,r3,r2
  800ce8:	00c00804 	movi	r3,32
  800cec:	1887c83a 	sub	r3,r3,r2
  800cf0:	18000526 	beq	r3,zero,800d08 <__udivdi3+0x94>
  800cf4:	80e0983a 	sll	r16,r16,r3
  800cf8:	9884d83a 	srl	r2,r19,r2
  800cfc:	30e2983a 	sll	r17,r6,r3
  800d00:	98e4983a 	sll	r18,r19,r3
  800d04:	142cb03a 	or	r22,r2,r16
  800d08:	882ad43a 	srli	r21,r17,16
  800d0c:	b009883a 	mov	r4,r22
  800d10:	8d3fffcc 	andi	r20,r17,65535
  800d14:	a80b883a 	mov	r5,r21
  800d18:	08013cc0 	call	8013cc <__umodsi3>
  800d1c:	b009883a 	mov	r4,r22
  800d20:	a80b883a 	mov	r5,r21
  800d24:	1027883a 	mov	r19,r2
  800d28:	08013680 	call	801368 <__udivsi3>
  800d2c:	100b883a 	mov	r5,r2
  800d30:	a009883a 	mov	r4,r20
  800d34:	102d883a 	mov	r22,r2
  800d38:	08014240 	call	801424 <__mulsi3>
  800d3c:	9826943a 	slli	r19,r19,16
  800d40:	9006d43a 	srli	r3,r18,16
  800d44:	1cc6b03a 	or	r3,r3,r19
  800d48:	1880052e 	bgeu	r3,r2,800d60 <__udivdi3+0xec>
  800d4c:	1c47883a 	add	r3,r3,r17
  800d50:	b13fffc4 	addi	r4,r22,-1
  800d54:	1c400136 	bltu	r3,r17,800d5c <__udivdi3+0xe8>
  800d58:	18814236 	bltu	r3,r2,801264 <__udivdi3+0x5f0>
  800d5c:	202d883a 	mov	r22,r4
  800d60:	18a1c83a 	sub	r16,r3,r2
  800d64:	8009883a 	mov	r4,r16
  800d68:	a80b883a 	mov	r5,r21
  800d6c:	08013cc0 	call	8013cc <__umodsi3>
  800d70:	1027883a 	mov	r19,r2
  800d74:	8009883a 	mov	r4,r16
  800d78:	a80b883a 	mov	r5,r21
  800d7c:	9826943a 	slli	r19,r19,16
  800d80:	08013680 	call	801368 <__udivsi3>
  800d84:	100b883a 	mov	r5,r2
  800d88:	a009883a 	mov	r4,r20
  800d8c:	94bfffcc 	andi	r18,r18,65535
  800d90:	1021883a 	mov	r16,r2
  800d94:	94e4b03a 	or	r18,r18,r19
  800d98:	08014240 	call	801424 <__mulsi3>
  800d9c:	9080052e 	bgeu	r18,r2,800db4 <__udivdi3+0x140>
  800da0:	8ca5883a 	add	r18,r17,r18
  800da4:	80ffffc4 	addi	r3,r16,-1
  800da8:	94410c36 	bltu	r18,r17,8011dc <__udivdi3+0x568>
  800dac:	90810b2e 	bgeu	r18,r2,8011dc <__udivdi3+0x568>
  800db0:	843fff84 	addi	r16,r16,-2
  800db4:	b004943a 	slli	r2,r22,16
  800db8:	0007883a 	mov	r3,zero
  800dbc:	1404b03a 	or	r2,r2,r16
  800dc0:	00005e06 	br	800f3c <__udivdi3+0x2c8>
  800dc4:	29c05b36 	bltu	r5,r7,800f34 <__udivdi3+0x2c0>
  800dc8:	00bfffd4 	movui	r2,65535
  800dcc:	11c0672e 	bgeu	r2,r7,800f6c <__udivdi3+0x2f8>
  800dd0:	00804034 	movhi	r2,256
  800dd4:	10bfffc4 	addi	r2,r2,-1
  800dd8:	11c10a36 	bltu	r2,r7,801204 <__udivdi3+0x590>
  800ddc:	00800404 	movi	r2,16
  800de0:	3886d83a 	srl	r3,r7,r2
  800de4:	01002034 	movhi	r4,128
  800de8:	2111e884 	addi	r4,r4,18338
  800dec:	20c7883a 	add	r3,r4,r3
  800df0:	18c00003 	ldbu	r3,0(r3)
  800df4:	05c00804 	movi	r23,32
  800df8:	1885883a 	add	r2,r3,r2
  800dfc:	b8afc83a 	sub	r23,r23,r2
  800e00:	b800671e 	bne	r23,zero,800fa0 <__udivdi3+0x32c>
  800e04:	3c010536 	bltu	r7,r16,80121c <__udivdi3+0x5a8>
  800e08:	9985403a 	cmpgeu	r2,r19,r6
  800e0c:	0007883a 	mov	r3,zero
  800e10:	00004a06 	br	800f3c <__udivdi3+0x2c8>
  800e14:	3000041e 	bne	r6,zero,800e28 <__udivdi3+0x1b4>
  800e18:	000b883a 	mov	r5,zero
  800e1c:	01000044 	movi	r4,1
  800e20:	08013680 	call	801368 <__udivsi3>
  800e24:	1023883a 	mov	r17,r2
  800e28:	00bfffd4 	movui	r2,65535
  800e2c:	1440532e 	bgeu	r2,r17,800f7c <__udivdi3+0x308>
  800e30:	00804034 	movhi	r2,256
  800e34:	10bfffc4 	addi	r2,r2,-1
  800e38:	1440f436 	bltu	r2,r17,80120c <__udivdi3+0x598>
  800e3c:	00800404 	movi	r2,16
  800e40:	8886d83a 	srl	r3,r17,r2
  800e44:	01002034 	movhi	r4,128
  800e48:	2111e884 	addi	r4,r4,18338
  800e4c:	20c7883a 	add	r3,r4,r3
  800e50:	18c00003 	ldbu	r3,0(r3)
  800e54:	1885883a 	add	r2,r3,r2
  800e58:	00c00804 	movi	r3,32
  800e5c:	1887c83a 	sub	r3,r3,r2
  800e60:	1800a51e 	bne	r3,zero,8010f8 <__udivdi3+0x484>
  800e64:	882ad43a 	srli	r21,r17,16
  800e68:	8461c83a 	sub	r16,r16,r17
  800e6c:	8d3fffcc 	andi	r20,r17,65535
  800e70:	00c00044 	movi	r3,1
  800e74:	a80b883a 	mov	r5,r21
  800e78:	8009883a 	mov	r4,r16
  800e7c:	d8c00115 	stw	r3,4(sp)
  800e80:	08013cc0 	call	8013cc <__umodsi3>
  800e84:	a80b883a 	mov	r5,r21
  800e88:	8009883a 	mov	r4,r16
  800e8c:	1027883a 	mov	r19,r2
  800e90:	08013680 	call	801368 <__udivsi3>
  800e94:	a00b883a 	mov	r5,r20
  800e98:	1009883a 	mov	r4,r2
  800e9c:	102d883a 	mov	r22,r2
  800ea0:	08014240 	call	801424 <__mulsi3>
  800ea4:	9826943a 	slli	r19,r19,16
  800ea8:	900ed43a 	srli	r7,r18,16
  800eac:	d8c00117 	ldw	r3,4(sp)
  800eb0:	3cceb03a 	or	r7,r7,r19
  800eb4:	3880052e 	bgeu	r7,r2,800ecc <__udivdi3+0x258>
  800eb8:	3c4f883a 	add	r7,r7,r17
  800ebc:	b13fffc4 	addi	r4,r22,-1
  800ec0:	3c400136 	bltu	r7,r17,800ec8 <__udivdi3+0x254>
  800ec4:	3880e436 	bltu	r7,r2,801258 <__udivdi3+0x5e4>
  800ec8:	202d883a 	mov	r22,r4
  800ecc:	38a1c83a 	sub	r16,r7,r2
  800ed0:	8009883a 	mov	r4,r16
  800ed4:	a80b883a 	mov	r5,r21
  800ed8:	d8c00115 	stw	r3,4(sp)
  800edc:	08013cc0 	call	8013cc <__umodsi3>
  800ee0:	1027883a 	mov	r19,r2
  800ee4:	8009883a 	mov	r4,r16
  800ee8:	a80b883a 	mov	r5,r21
  800eec:	9826943a 	slli	r19,r19,16
  800ef0:	08013680 	call	801368 <__udivsi3>
  800ef4:	a00b883a 	mov	r5,r20
  800ef8:	1009883a 	mov	r4,r2
  800efc:	94bfffcc 	andi	r18,r18,65535
  800f00:	1021883a 	mov	r16,r2
  800f04:	94e4b03a 	or	r18,r18,r19
  800f08:	08014240 	call	801424 <__mulsi3>
  800f0c:	d8c00117 	ldw	r3,4(sp)
  800f10:	9080052e 	bgeu	r18,r2,800f28 <__udivdi3+0x2b4>
  800f14:	8ca5883a 	add	r18,r17,r18
  800f18:	813fffc4 	addi	r4,r16,-1
  800f1c:	9440ad36 	bltu	r18,r17,8011d4 <__udivdi3+0x560>
  800f20:	9080ac2e 	bgeu	r18,r2,8011d4 <__udivdi3+0x560>
  800f24:	843fff84 	addi	r16,r16,-2
  800f28:	b004943a 	slli	r2,r22,16
  800f2c:	1404b03a 	or	r2,r2,r16
  800f30:	00000206 	br	800f3c <__udivdi3+0x2c8>
  800f34:	0007883a 	mov	r3,zero
  800f38:	0005883a 	mov	r2,zero
  800f3c:	dfc00b17 	ldw	ra,44(sp)
  800f40:	df000a17 	ldw	fp,40(sp)
  800f44:	ddc00917 	ldw	r23,36(sp)
  800f48:	dd800817 	ldw	r22,32(sp)
  800f4c:	dd400717 	ldw	r21,28(sp)
  800f50:	dd000617 	ldw	r20,24(sp)
  800f54:	dcc00517 	ldw	r19,20(sp)
  800f58:	dc800417 	ldw	r18,16(sp)
  800f5c:	dc400317 	ldw	r17,12(sp)
  800f60:	dc000217 	ldw	r16,8(sp)
  800f64:	dec00c04 	addi	sp,sp,48
  800f68:	f800283a 	ret
  800f6c:	00803fc4 	movi	r2,255
  800f70:	11c5803a 	cmpltu	r2,r2,r7
  800f74:	100490fa 	slli	r2,r2,3
  800f78:	003f9906 	br	800de0 <__alt_data_end+0xff800de0>
  800f7c:	00803fc4 	movi	r2,255
  800f80:	1445803a 	cmpltu	r2,r2,r17
  800f84:	100490fa 	slli	r2,r2,3
  800f88:	003fad06 	br	800e40 <__alt_data_end+0xff800e40>
  800f8c:	00804034 	movhi	r2,256
  800f90:	10bfffc4 	addi	r2,r2,-1
  800f94:	11809f36 	bltu	r2,r6,801214 <__udivdi3+0x5a0>
  800f98:	00800404 	movi	r2,16
  800f9c:	003f4c06 	br	800cd0 <__alt_data_end+0xff800cd0>
  800fa0:	3dce983a 	sll	r7,r7,r23
  800fa4:	30b8d83a 	srl	fp,r6,r2
  800fa8:	80a2d83a 	srl	r17,r16,r2
  800fac:	35cc983a 	sll	r6,r6,r23
  800fb0:	3f38b03a 	or	fp,r7,fp
  800fb4:	e024d43a 	srli	r18,fp,16
  800fb8:	9884d83a 	srl	r2,r19,r2
  800fbc:	85e0983a 	sll	r16,r16,r23
  800fc0:	8809883a 	mov	r4,r17
  800fc4:	900b883a 	mov	r5,r18
  800fc8:	d9800015 	stw	r6,0(sp)
  800fcc:	1420b03a 	or	r16,r2,r16
  800fd0:	08013cc0 	call	8013cc <__umodsi3>
  800fd4:	900b883a 	mov	r5,r18
  800fd8:	8809883a 	mov	r4,r17
  800fdc:	1029883a 	mov	r20,r2
  800fe0:	e5bfffcc 	andi	r22,fp,65535
  800fe4:	08013680 	call	801368 <__udivsi3>
  800fe8:	100b883a 	mov	r5,r2
  800fec:	b009883a 	mov	r4,r22
  800ff0:	102b883a 	mov	r21,r2
  800ff4:	08014240 	call	801424 <__mulsi3>
  800ff8:	a028943a 	slli	r20,r20,16
  800ffc:	8006d43a 	srli	r3,r16,16
  801000:	1d06b03a 	or	r3,r3,r20
  801004:	1880042e 	bgeu	r3,r2,801018 <__udivdi3+0x3a4>
  801008:	1f07883a 	add	r3,r3,fp
  80100c:	a93fffc4 	addi	r4,r21,-1
  801010:	1f00892e 	bgeu	r3,fp,801238 <__udivdi3+0x5c4>
  801014:	202b883a 	mov	r21,r4
  801018:	18a3c83a 	sub	r17,r3,r2
  80101c:	8809883a 	mov	r4,r17
  801020:	900b883a 	mov	r5,r18
  801024:	08013cc0 	call	8013cc <__umodsi3>
  801028:	1029883a 	mov	r20,r2
  80102c:	8809883a 	mov	r4,r17
  801030:	900b883a 	mov	r5,r18
  801034:	a028943a 	slli	r20,r20,16
  801038:	08013680 	call	801368 <__udivsi3>
  80103c:	100b883a 	mov	r5,r2
  801040:	b009883a 	mov	r4,r22
  801044:	843fffcc 	andi	r16,r16,65535
  801048:	1023883a 	mov	r17,r2
  80104c:	8520b03a 	or	r16,r16,r20
  801050:	08014240 	call	801424 <__mulsi3>
  801054:	8080042e 	bgeu	r16,r2,801068 <__udivdi3+0x3f4>
  801058:	8721883a 	add	r16,r16,fp
  80105c:	88ffffc4 	addi	r3,r17,-1
  801060:	8700712e 	bgeu	r16,fp,801228 <__udivdi3+0x5b4>
  801064:	1823883a 	mov	r17,r3
  801068:	a80e943a 	slli	r7,r21,16
  80106c:	d8c00017 	ldw	r3,0(sp)
  801070:	80a1c83a 	sub	r16,r16,r2
  801074:	3c64b03a 	or	r18,r7,r17
  801078:	1d3fffcc 	andi	r20,r3,65535
  80107c:	9022d43a 	srli	r17,r18,16
  801080:	95bfffcc 	andi	r22,r18,65535
  801084:	a00b883a 	mov	r5,r20
  801088:	b009883a 	mov	r4,r22
  80108c:	182ad43a 	srli	r21,r3,16
  801090:	08014240 	call	801424 <__mulsi3>
  801094:	a00b883a 	mov	r5,r20
  801098:	8809883a 	mov	r4,r17
  80109c:	1039883a 	mov	fp,r2
  8010a0:	08014240 	call	801424 <__mulsi3>
  8010a4:	8809883a 	mov	r4,r17
  8010a8:	a80b883a 	mov	r5,r21
  8010ac:	1029883a 	mov	r20,r2
  8010b0:	08014240 	call	801424 <__mulsi3>
  8010b4:	a80b883a 	mov	r5,r21
  8010b8:	b009883a 	mov	r4,r22
  8010bc:	1023883a 	mov	r17,r2
  8010c0:	08014240 	call	801424 <__mulsi3>
  8010c4:	e006d43a 	srli	r3,fp,16
  8010c8:	1505883a 	add	r2,r2,r20
  8010cc:	1887883a 	add	r3,r3,r2
  8010d0:	1d00022e 	bgeu	r3,r20,8010dc <__udivdi3+0x468>
  8010d4:	00800074 	movhi	r2,1
  8010d8:	88a3883a 	add	r17,r17,r2
  8010dc:	1804d43a 	srli	r2,r3,16
  8010e0:	1463883a 	add	r17,r2,r17
  8010e4:	84404436 	bltu	r16,r17,8011f8 <__udivdi3+0x584>
  8010e8:	84403e26 	beq	r16,r17,8011e4 <__udivdi3+0x570>
  8010ec:	9005883a 	mov	r2,r18
  8010f0:	0007883a 	mov	r3,zero
  8010f4:	003f9106 	br	800f3c <__alt_data_end+0xff800f3c>
  8010f8:	88e2983a 	sll	r17,r17,r3
  8010fc:	80aed83a 	srl	r23,r16,r2
  801100:	80e0983a 	sll	r16,r16,r3
  801104:	882ad43a 	srli	r21,r17,16
  801108:	9884d83a 	srl	r2,r19,r2
  80110c:	b809883a 	mov	r4,r23
  801110:	a80b883a 	mov	r5,r21
  801114:	98e4983a 	sll	r18,r19,r3
  801118:	142cb03a 	or	r22,r2,r16
  80111c:	08013cc0 	call	8013cc <__umodsi3>
  801120:	b809883a 	mov	r4,r23
  801124:	a80b883a 	mov	r5,r21
  801128:	1027883a 	mov	r19,r2
  80112c:	8d3fffcc 	andi	r20,r17,65535
  801130:	08013680 	call	801368 <__udivsi3>
  801134:	a009883a 	mov	r4,r20
  801138:	100b883a 	mov	r5,r2
  80113c:	102f883a 	mov	r23,r2
  801140:	08014240 	call	801424 <__mulsi3>
  801144:	9826943a 	slli	r19,r19,16
  801148:	b008d43a 	srli	r4,r22,16
  80114c:	24c8b03a 	or	r4,r4,r19
  801150:	2080062e 	bgeu	r4,r2,80116c <__udivdi3+0x4f8>
  801154:	2449883a 	add	r4,r4,r17
  801158:	b8ffffc4 	addi	r3,r23,-1
  80115c:	24403c36 	bltu	r4,r17,801250 <__udivdi3+0x5dc>
  801160:	20803b2e 	bgeu	r4,r2,801250 <__udivdi3+0x5dc>
  801164:	bdffff84 	addi	r23,r23,-2
  801168:	2449883a 	add	r4,r4,r17
  80116c:	20a1c83a 	sub	r16,r4,r2
  801170:	a80b883a 	mov	r5,r21
  801174:	8009883a 	mov	r4,r16
  801178:	08013cc0 	call	8013cc <__umodsi3>
  80117c:	a80b883a 	mov	r5,r21
  801180:	8009883a 	mov	r4,r16
  801184:	1027883a 	mov	r19,r2
  801188:	08013680 	call	801368 <__udivsi3>
  80118c:	a009883a 	mov	r4,r20
  801190:	100b883a 	mov	r5,r2
  801194:	9826943a 	slli	r19,r19,16
  801198:	1039883a 	mov	fp,r2
  80119c:	08014240 	call	801424 <__mulsi3>
  8011a0:	b13fffcc 	andi	r4,r22,65535
  8011a4:	24c8b03a 	or	r4,r4,r19
  8011a8:	2080062e 	bgeu	r4,r2,8011c4 <__udivdi3+0x550>
  8011ac:	2449883a 	add	r4,r4,r17
  8011b0:	e0ffffc4 	addi	r3,fp,-1
  8011b4:	24402436 	bltu	r4,r17,801248 <__udivdi3+0x5d4>
  8011b8:	2080232e 	bgeu	r4,r2,801248 <__udivdi3+0x5d4>
  8011bc:	e73fff84 	addi	fp,fp,-2
  8011c0:	2449883a 	add	r4,r4,r17
  8011c4:	b82e943a 	slli	r23,r23,16
  8011c8:	20a1c83a 	sub	r16,r4,r2
  8011cc:	bf06b03a 	or	r3,r23,fp
  8011d0:	003f2806 	br	800e74 <__alt_data_end+0xff800e74>
  8011d4:	2021883a 	mov	r16,r4
  8011d8:	003f5306 	br	800f28 <__alt_data_end+0xff800f28>
  8011dc:	1821883a 	mov	r16,r3
  8011e0:	003ef406 	br	800db4 <__alt_data_end+0xff800db4>
  8011e4:	1806943a 	slli	r3,r3,16
  8011e8:	9de6983a 	sll	r19,r19,r23
  8011ec:	e73fffcc 	andi	fp,fp,65535
  8011f0:	1f07883a 	add	r3,r3,fp
  8011f4:	98ffbd2e 	bgeu	r19,r3,8010ec <__alt_data_end+0xff8010ec>
  8011f8:	90bfffc4 	addi	r2,r18,-1
  8011fc:	0007883a 	mov	r3,zero
  801200:	003f4e06 	br	800f3c <__alt_data_end+0xff800f3c>
  801204:	00800604 	movi	r2,24
  801208:	003ef506 	br	800de0 <__alt_data_end+0xff800de0>
  80120c:	00800604 	movi	r2,24
  801210:	003f0b06 	br	800e40 <__alt_data_end+0xff800e40>
  801214:	00800604 	movi	r2,24
  801218:	003ead06 	br	800cd0 <__alt_data_end+0xff800cd0>
  80121c:	0007883a 	mov	r3,zero
  801220:	00800044 	movi	r2,1
  801224:	003f4506 	br	800f3c <__alt_data_end+0xff800f3c>
  801228:	80bf8e2e 	bgeu	r16,r2,801064 <__alt_data_end+0xff801064>
  80122c:	8c7fff84 	addi	r17,r17,-2
  801230:	8721883a 	add	r16,r16,fp
  801234:	003f8c06 	br	801068 <__alt_data_end+0xff801068>
  801238:	18bf762e 	bgeu	r3,r2,801014 <__alt_data_end+0xff801014>
  80123c:	ad7fff84 	addi	r21,r21,-2
  801240:	1f07883a 	add	r3,r3,fp
  801244:	003f7406 	br	801018 <__alt_data_end+0xff801018>
  801248:	1839883a 	mov	fp,r3
  80124c:	003fdd06 	br	8011c4 <__alt_data_end+0xff8011c4>
  801250:	182f883a 	mov	r23,r3
  801254:	003fc506 	br	80116c <__alt_data_end+0xff80116c>
  801258:	b5bfff84 	addi	r22,r22,-2
  80125c:	3c4f883a 	add	r7,r7,r17
  801260:	003f1a06 	br	800ecc <__alt_data_end+0xff800ecc>
  801264:	b5bfff84 	addi	r22,r22,-2
  801268:	1c47883a 	add	r3,r3,r17
  80126c:	003ebc06 	br	800d60 <__alt_data_end+0xff800d60>

00801270 <__divsi3>:
  801270:	20001b16 	blt	r4,zero,8012e0 <__divsi3+0x70>
  801274:	000f883a 	mov	r7,zero
  801278:	28001616 	blt	r5,zero,8012d4 <__divsi3+0x64>
  80127c:	200d883a 	mov	r6,r4
  801280:	29001a2e 	bgeu	r5,r4,8012ec <__divsi3+0x7c>
  801284:	00800804 	movi	r2,32
  801288:	00c00044 	movi	r3,1
  80128c:	00000106 	br	801294 <__divsi3+0x24>
  801290:	10000d26 	beq	r2,zero,8012c8 <__divsi3+0x58>
  801294:	294b883a 	add	r5,r5,r5
  801298:	10bfffc4 	addi	r2,r2,-1
  80129c:	18c7883a 	add	r3,r3,r3
  8012a0:	293ffb36 	bltu	r5,r4,801290 <__alt_data_end+0xff801290>
  8012a4:	0005883a 	mov	r2,zero
  8012a8:	18000726 	beq	r3,zero,8012c8 <__divsi3+0x58>
  8012ac:	0005883a 	mov	r2,zero
  8012b0:	31400236 	bltu	r6,r5,8012bc <__divsi3+0x4c>
  8012b4:	314dc83a 	sub	r6,r6,r5
  8012b8:	10c4b03a 	or	r2,r2,r3
  8012bc:	1806d07a 	srli	r3,r3,1
  8012c0:	280ad07a 	srli	r5,r5,1
  8012c4:	183ffa1e 	bne	r3,zero,8012b0 <__alt_data_end+0xff8012b0>
  8012c8:	38000126 	beq	r7,zero,8012d0 <__divsi3+0x60>
  8012cc:	0085c83a 	sub	r2,zero,r2
  8012d0:	f800283a 	ret
  8012d4:	014bc83a 	sub	r5,zero,r5
  8012d8:	39c0005c 	xori	r7,r7,1
  8012dc:	003fe706 	br	80127c <__alt_data_end+0xff80127c>
  8012e0:	0109c83a 	sub	r4,zero,r4
  8012e4:	01c00044 	movi	r7,1
  8012e8:	003fe306 	br	801278 <__alt_data_end+0xff801278>
  8012ec:	00c00044 	movi	r3,1
  8012f0:	003fee06 	br	8012ac <__alt_data_end+0xff8012ac>

008012f4 <__modsi3>:
  8012f4:	20001716 	blt	r4,zero,801354 <__modsi3+0x60>
  8012f8:	000f883a 	mov	r7,zero
  8012fc:	2005883a 	mov	r2,r4
  801300:	28001216 	blt	r5,zero,80134c <__modsi3+0x58>
  801304:	2900162e 	bgeu	r5,r4,801360 <__modsi3+0x6c>
  801308:	01800804 	movi	r6,32
  80130c:	00c00044 	movi	r3,1
  801310:	00000106 	br	801318 <__modsi3+0x24>
  801314:	30000a26 	beq	r6,zero,801340 <__modsi3+0x4c>
  801318:	294b883a 	add	r5,r5,r5
  80131c:	31bfffc4 	addi	r6,r6,-1
  801320:	18c7883a 	add	r3,r3,r3
  801324:	293ffb36 	bltu	r5,r4,801314 <__alt_data_end+0xff801314>
  801328:	18000526 	beq	r3,zero,801340 <__modsi3+0x4c>
  80132c:	1806d07a 	srli	r3,r3,1
  801330:	11400136 	bltu	r2,r5,801338 <__modsi3+0x44>
  801334:	1145c83a 	sub	r2,r2,r5
  801338:	280ad07a 	srli	r5,r5,1
  80133c:	183ffb1e 	bne	r3,zero,80132c <__alt_data_end+0xff80132c>
  801340:	38000126 	beq	r7,zero,801348 <__modsi3+0x54>
  801344:	0085c83a 	sub	r2,zero,r2
  801348:	f800283a 	ret
  80134c:	014bc83a 	sub	r5,zero,r5
  801350:	003fec06 	br	801304 <__alt_data_end+0xff801304>
  801354:	0109c83a 	sub	r4,zero,r4
  801358:	01c00044 	movi	r7,1
  80135c:	003fe706 	br	8012fc <__alt_data_end+0xff8012fc>
  801360:	00c00044 	movi	r3,1
  801364:	003ff106 	br	80132c <__alt_data_end+0xff80132c>

00801368 <__udivsi3>:
  801368:	200d883a 	mov	r6,r4
  80136c:	2900152e 	bgeu	r5,r4,8013c4 <__udivsi3+0x5c>
  801370:	28001416 	blt	r5,zero,8013c4 <__udivsi3+0x5c>
  801374:	00800804 	movi	r2,32
  801378:	00c00044 	movi	r3,1
  80137c:	00000206 	br	801388 <__udivsi3+0x20>
  801380:	10000e26 	beq	r2,zero,8013bc <__udivsi3+0x54>
  801384:	28000516 	blt	r5,zero,80139c <__udivsi3+0x34>
  801388:	294b883a 	add	r5,r5,r5
  80138c:	10bfffc4 	addi	r2,r2,-1
  801390:	18c7883a 	add	r3,r3,r3
  801394:	293ffa36 	bltu	r5,r4,801380 <__alt_data_end+0xff801380>
  801398:	18000826 	beq	r3,zero,8013bc <__udivsi3+0x54>
  80139c:	0005883a 	mov	r2,zero
  8013a0:	31400236 	bltu	r6,r5,8013ac <__udivsi3+0x44>
  8013a4:	314dc83a 	sub	r6,r6,r5
  8013a8:	10c4b03a 	or	r2,r2,r3
  8013ac:	1806d07a 	srli	r3,r3,1
  8013b0:	280ad07a 	srli	r5,r5,1
  8013b4:	183ffa1e 	bne	r3,zero,8013a0 <__alt_data_end+0xff8013a0>
  8013b8:	f800283a 	ret
  8013bc:	0005883a 	mov	r2,zero
  8013c0:	f800283a 	ret
  8013c4:	00c00044 	movi	r3,1
  8013c8:	003ff406 	br	80139c <__alt_data_end+0xff80139c>

008013cc <__umodsi3>:
  8013cc:	2005883a 	mov	r2,r4
  8013d0:	2900122e 	bgeu	r5,r4,80141c <__umodsi3+0x50>
  8013d4:	28001116 	blt	r5,zero,80141c <__umodsi3+0x50>
  8013d8:	01800804 	movi	r6,32
  8013dc:	00c00044 	movi	r3,1
  8013e0:	00000206 	br	8013ec <__umodsi3+0x20>
  8013e4:	30000c26 	beq	r6,zero,801418 <__umodsi3+0x4c>
  8013e8:	28000516 	blt	r5,zero,801400 <__umodsi3+0x34>
  8013ec:	294b883a 	add	r5,r5,r5
  8013f0:	31bfffc4 	addi	r6,r6,-1
  8013f4:	18c7883a 	add	r3,r3,r3
  8013f8:	293ffa36 	bltu	r5,r4,8013e4 <__alt_data_end+0xff8013e4>
  8013fc:	18000626 	beq	r3,zero,801418 <__umodsi3+0x4c>
  801400:	1806d07a 	srli	r3,r3,1
  801404:	11400136 	bltu	r2,r5,80140c <__umodsi3+0x40>
  801408:	1145c83a 	sub	r2,r2,r5
  80140c:	280ad07a 	srli	r5,r5,1
  801410:	183ffb1e 	bne	r3,zero,801400 <__alt_data_end+0xff801400>
  801414:	f800283a 	ret
  801418:	f800283a 	ret
  80141c:	00c00044 	movi	r3,1
  801420:	003ff706 	br	801400 <__alt_data_end+0xff801400>

00801424 <__mulsi3>:
  801424:	0005883a 	mov	r2,zero
  801428:	20000726 	beq	r4,zero,801448 <__mulsi3+0x24>
  80142c:	20c0004c 	andi	r3,r4,1
  801430:	2008d07a 	srli	r4,r4,1
  801434:	18000126 	beq	r3,zero,80143c <__mulsi3+0x18>
  801438:	1145883a 	add	r2,r2,r5
  80143c:	294b883a 	add	r5,r5,r5
  801440:	203ffa1e 	bne	r4,zero,80142c <__alt_data_end+0xff80142c>
  801444:	f800283a 	ret
  801448:	f800283a 	ret

0080144c <__adddf3>:
  80144c:	02c00434 	movhi	r11,16
  801450:	5affffc4 	addi	r11,r11,-1
  801454:	2806d7fa 	srli	r3,r5,31
  801458:	2ad4703a 	and	r10,r5,r11
  80145c:	3ad2703a 	and	r9,r7,r11
  801460:	3804d53a 	srli	r2,r7,20
  801464:	3018d77a 	srli	r12,r6,29
  801468:	280ad53a 	srli	r5,r5,20
  80146c:	501490fa 	slli	r10,r10,3
  801470:	2010d77a 	srli	r8,r4,29
  801474:	481290fa 	slli	r9,r9,3
  801478:	380ed7fa 	srli	r7,r7,31
  80147c:	defffb04 	addi	sp,sp,-20
  801480:	dc800215 	stw	r18,8(sp)
  801484:	dc400115 	stw	r17,4(sp)
  801488:	dc000015 	stw	r16,0(sp)
  80148c:	dfc00415 	stw	ra,16(sp)
  801490:	dcc00315 	stw	r19,12(sp)
  801494:	1c803fcc 	andi	r18,r3,255
  801498:	2c01ffcc 	andi	r16,r5,2047
  80149c:	5210b03a 	or	r8,r10,r8
  8014a0:	202290fa 	slli	r17,r4,3
  8014a4:	1081ffcc 	andi	r2,r2,2047
  8014a8:	4b12b03a 	or	r9,r9,r12
  8014ac:	300c90fa 	slli	r6,r6,3
  8014b0:	91c07526 	beq	r18,r7,801688 <__adddf3+0x23c>
  8014b4:	8087c83a 	sub	r3,r16,r2
  8014b8:	00c0ab0e 	bge	zero,r3,801768 <__adddf3+0x31c>
  8014bc:	10002a1e 	bne	r2,zero,801568 <__adddf3+0x11c>
  8014c0:	4984b03a 	or	r2,r9,r6
  8014c4:	1000961e 	bne	r2,zero,801720 <__adddf3+0x2d4>
  8014c8:	888001cc 	andi	r2,r17,7
  8014cc:	10000726 	beq	r2,zero,8014ec <__adddf3+0xa0>
  8014d0:	888003cc 	andi	r2,r17,15
  8014d4:	00c00104 	movi	r3,4
  8014d8:	10c00426 	beq	r2,r3,8014ec <__adddf3+0xa0>
  8014dc:	88c7883a 	add	r3,r17,r3
  8014e0:	1c63803a 	cmpltu	r17,r3,r17
  8014e4:	4451883a 	add	r8,r8,r17
  8014e8:	1823883a 	mov	r17,r3
  8014ec:	4080202c 	andhi	r2,r8,128
  8014f0:	10005926 	beq	r2,zero,801658 <__adddf3+0x20c>
  8014f4:	84000044 	addi	r16,r16,1
  8014f8:	0081ffc4 	movi	r2,2047
  8014fc:	8080ba26 	beq	r16,r2,8017e8 <__adddf3+0x39c>
  801500:	00bfe034 	movhi	r2,65408
  801504:	10bfffc4 	addi	r2,r2,-1
  801508:	4090703a 	and	r8,r8,r2
  80150c:	4004977a 	slli	r2,r8,29
  801510:	4010927a 	slli	r8,r8,9
  801514:	8822d0fa 	srli	r17,r17,3
  801518:	8401ffcc 	andi	r16,r16,2047
  80151c:	4010d33a 	srli	r8,r8,12
  801520:	9007883a 	mov	r3,r18
  801524:	1444b03a 	or	r2,r2,r17
  801528:	8401ffcc 	andi	r16,r16,2047
  80152c:	8020953a 	slli	r16,r16,20
  801530:	18c03fcc 	andi	r3,r3,255
  801534:	01000434 	movhi	r4,16
  801538:	213fffc4 	addi	r4,r4,-1
  80153c:	180697fa 	slli	r3,r3,31
  801540:	4110703a 	and	r8,r8,r4
  801544:	4410b03a 	or	r8,r8,r16
  801548:	40c6b03a 	or	r3,r8,r3
  80154c:	dfc00417 	ldw	ra,16(sp)
  801550:	dcc00317 	ldw	r19,12(sp)
  801554:	dc800217 	ldw	r18,8(sp)
  801558:	dc400117 	ldw	r17,4(sp)
  80155c:	dc000017 	ldw	r16,0(sp)
  801560:	dec00504 	addi	sp,sp,20
  801564:	f800283a 	ret
  801568:	0081ffc4 	movi	r2,2047
  80156c:	80bfd626 	beq	r16,r2,8014c8 <__alt_data_end+0xff8014c8>
  801570:	4a402034 	orhi	r9,r9,128
  801574:	00800e04 	movi	r2,56
  801578:	10c09f16 	blt	r2,r3,8017f8 <__adddf3+0x3ac>
  80157c:	008007c4 	movi	r2,31
  801580:	10c0c216 	blt	r2,r3,80188c <__adddf3+0x440>
  801584:	00800804 	movi	r2,32
  801588:	10c5c83a 	sub	r2,r2,r3
  80158c:	488a983a 	sll	r5,r9,r2
  801590:	30c8d83a 	srl	r4,r6,r3
  801594:	3084983a 	sll	r2,r6,r2
  801598:	48c6d83a 	srl	r3,r9,r3
  80159c:	290cb03a 	or	r6,r5,r4
  8015a0:	1004c03a 	cmpne	r2,r2,zero
  8015a4:	308cb03a 	or	r6,r6,r2
  8015a8:	898dc83a 	sub	r6,r17,r6
  8015ac:	89a3803a 	cmpltu	r17,r17,r6
  8015b0:	40d1c83a 	sub	r8,r8,r3
  8015b4:	4451c83a 	sub	r8,r8,r17
  8015b8:	3023883a 	mov	r17,r6
  8015bc:	4080202c 	andhi	r2,r8,128
  8015c0:	10002326 	beq	r2,zero,801650 <__adddf3+0x204>
  8015c4:	04c02034 	movhi	r19,128
  8015c8:	9cffffc4 	addi	r19,r19,-1
  8015cc:	44e6703a 	and	r19,r8,r19
  8015d0:	98007626 	beq	r19,zero,8017ac <__adddf3+0x360>
  8015d4:	9809883a 	mov	r4,r19
  8015d8:	08026c00 	call	8026c0 <__clzsi2>
  8015dc:	10fffe04 	addi	r3,r2,-8
  8015e0:	010007c4 	movi	r4,31
  8015e4:	20c07716 	blt	r4,r3,8017c4 <__adddf3+0x378>
  8015e8:	00800804 	movi	r2,32
  8015ec:	10c5c83a 	sub	r2,r2,r3
  8015f0:	8884d83a 	srl	r2,r17,r2
  8015f4:	98d0983a 	sll	r8,r19,r3
  8015f8:	88e2983a 	sll	r17,r17,r3
  8015fc:	1204b03a 	or	r2,r2,r8
  801600:	1c007416 	blt	r3,r16,8017d4 <__adddf3+0x388>
  801604:	1c21c83a 	sub	r16,r3,r16
  801608:	82000044 	addi	r8,r16,1
  80160c:	00c007c4 	movi	r3,31
  801610:	1a009116 	blt	r3,r8,801858 <__adddf3+0x40c>
  801614:	00c00804 	movi	r3,32
  801618:	1a07c83a 	sub	r3,r3,r8
  80161c:	8a08d83a 	srl	r4,r17,r8
  801620:	88e2983a 	sll	r17,r17,r3
  801624:	10c6983a 	sll	r3,r2,r3
  801628:	1210d83a 	srl	r8,r2,r8
  80162c:	8804c03a 	cmpne	r2,r17,zero
  801630:	1906b03a 	or	r3,r3,r4
  801634:	18a2b03a 	or	r17,r3,r2
  801638:	0021883a 	mov	r16,zero
  80163c:	003fa206 	br	8014c8 <__alt_data_end+0xff8014c8>
  801640:	1890b03a 	or	r8,r3,r2
  801644:	40017d26 	beq	r8,zero,801c3c <__adddf3+0x7f0>
  801648:	1011883a 	mov	r8,r2
  80164c:	1823883a 	mov	r17,r3
  801650:	888001cc 	andi	r2,r17,7
  801654:	103f9e1e 	bne	r2,zero,8014d0 <__alt_data_end+0xff8014d0>
  801658:	4004977a 	slli	r2,r8,29
  80165c:	8822d0fa 	srli	r17,r17,3
  801660:	4010d0fa 	srli	r8,r8,3
  801664:	9007883a 	mov	r3,r18
  801668:	1444b03a 	or	r2,r2,r17
  80166c:	0101ffc4 	movi	r4,2047
  801670:	81002426 	beq	r16,r4,801704 <__adddf3+0x2b8>
  801674:	8120703a 	and	r16,r16,r4
  801678:	01000434 	movhi	r4,16
  80167c:	213fffc4 	addi	r4,r4,-1
  801680:	4110703a 	and	r8,r8,r4
  801684:	003fa806 	br	801528 <__alt_data_end+0xff801528>
  801688:	8089c83a 	sub	r4,r16,r2
  80168c:	01005e0e 	bge	zero,r4,801808 <__adddf3+0x3bc>
  801690:	10002b26 	beq	r2,zero,801740 <__adddf3+0x2f4>
  801694:	0081ffc4 	movi	r2,2047
  801698:	80bf8b26 	beq	r16,r2,8014c8 <__alt_data_end+0xff8014c8>
  80169c:	4a402034 	orhi	r9,r9,128
  8016a0:	00800e04 	movi	r2,56
  8016a4:	1100a40e 	bge	r2,r4,801938 <__adddf3+0x4ec>
  8016a8:	498cb03a 	or	r6,r9,r6
  8016ac:	300ac03a 	cmpne	r5,r6,zero
  8016b0:	0013883a 	mov	r9,zero
  8016b4:	2c4b883a 	add	r5,r5,r17
  8016b8:	2c63803a 	cmpltu	r17,r5,r17
  8016bc:	4a11883a 	add	r8,r9,r8
  8016c0:	8a11883a 	add	r8,r17,r8
  8016c4:	2823883a 	mov	r17,r5
  8016c8:	4080202c 	andhi	r2,r8,128
  8016cc:	103fe026 	beq	r2,zero,801650 <__alt_data_end+0xff801650>
  8016d0:	84000044 	addi	r16,r16,1
  8016d4:	0081ffc4 	movi	r2,2047
  8016d8:	8080d226 	beq	r16,r2,801a24 <__adddf3+0x5d8>
  8016dc:	00bfe034 	movhi	r2,65408
  8016e0:	10bfffc4 	addi	r2,r2,-1
  8016e4:	4090703a 	and	r8,r8,r2
  8016e8:	880ad07a 	srli	r5,r17,1
  8016ec:	400897fa 	slli	r4,r8,31
  8016f0:	88c0004c 	andi	r3,r17,1
  8016f4:	28e2b03a 	or	r17,r5,r3
  8016f8:	4010d07a 	srli	r8,r8,1
  8016fc:	2462b03a 	or	r17,r4,r17
  801700:	003f7106 	br	8014c8 <__alt_data_end+0xff8014c8>
  801704:	4088b03a 	or	r4,r8,r2
  801708:	20014526 	beq	r4,zero,801c20 <__adddf3+0x7d4>
  80170c:	01000434 	movhi	r4,16
  801710:	42000234 	orhi	r8,r8,8
  801714:	213fffc4 	addi	r4,r4,-1
  801718:	4110703a 	and	r8,r8,r4
  80171c:	003f8206 	br	801528 <__alt_data_end+0xff801528>
  801720:	18ffffc4 	addi	r3,r3,-1
  801724:	1800491e 	bne	r3,zero,80184c <__adddf3+0x400>
  801728:	898bc83a 	sub	r5,r17,r6
  80172c:	8963803a 	cmpltu	r17,r17,r5
  801730:	4251c83a 	sub	r8,r8,r9
  801734:	4451c83a 	sub	r8,r8,r17
  801738:	2823883a 	mov	r17,r5
  80173c:	003f9f06 	br	8015bc <__alt_data_end+0xff8015bc>
  801740:	4984b03a 	or	r2,r9,r6
  801744:	103f6026 	beq	r2,zero,8014c8 <__alt_data_end+0xff8014c8>
  801748:	213fffc4 	addi	r4,r4,-1
  80174c:	2000931e 	bne	r4,zero,80199c <__adddf3+0x550>
  801750:	898d883a 	add	r6,r17,r6
  801754:	3463803a 	cmpltu	r17,r6,r17
  801758:	4251883a 	add	r8,r8,r9
  80175c:	8a11883a 	add	r8,r17,r8
  801760:	3023883a 	mov	r17,r6
  801764:	003fd806 	br	8016c8 <__alt_data_end+0xff8016c8>
  801768:	1800541e 	bne	r3,zero,8018bc <__adddf3+0x470>
  80176c:	80800044 	addi	r2,r16,1
  801770:	1081ffcc 	andi	r2,r2,2047
  801774:	00c00044 	movi	r3,1
  801778:	1880a00e 	bge	r3,r2,8019fc <__adddf3+0x5b0>
  80177c:	8989c83a 	sub	r4,r17,r6
  801780:	8905803a 	cmpltu	r2,r17,r4
  801784:	4267c83a 	sub	r19,r8,r9
  801788:	98a7c83a 	sub	r19,r19,r2
  80178c:	9880202c 	andhi	r2,r19,128
  801790:	10006326 	beq	r2,zero,801920 <__adddf3+0x4d4>
  801794:	3463c83a 	sub	r17,r6,r17
  801798:	4a07c83a 	sub	r3,r9,r8
  80179c:	344d803a 	cmpltu	r6,r6,r17
  8017a0:	19a7c83a 	sub	r19,r3,r6
  8017a4:	3825883a 	mov	r18,r7
  8017a8:	983f8a1e 	bne	r19,zero,8015d4 <__alt_data_end+0xff8015d4>
  8017ac:	8809883a 	mov	r4,r17
  8017b0:	08026c00 	call	8026c0 <__clzsi2>
  8017b4:	10800804 	addi	r2,r2,32
  8017b8:	10fffe04 	addi	r3,r2,-8
  8017bc:	010007c4 	movi	r4,31
  8017c0:	20ff890e 	bge	r4,r3,8015e8 <__alt_data_end+0xff8015e8>
  8017c4:	10bff604 	addi	r2,r2,-40
  8017c8:	8884983a 	sll	r2,r17,r2
  8017cc:	0023883a 	mov	r17,zero
  8017d0:	1c3f8c0e 	bge	r3,r16,801604 <__alt_data_end+0xff801604>
  8017d4:	023fe034 	movhi	r8,65408
  8017d8:	423fffc4 	addi	r8,r8,-1
  8017dc:	80e1c83a 	sub	r16,r16,r3
  8017e0:	1210703a 	and	r8,r2,r8
  8017e4:	003f3806 	br	8014c8 <__alt_data_end+0xff8014c8>
  8017e8:	9007883a 	mov	r3,r18
  8017ec:	0011883a 	mov	r8,zero
  8017f0:	0005883a 	mov	r2,zero
  8017f4:	003f4c06 	br	801528 <__alt_data_end+0xff801528>
  8017f8:	498cb03a 	or	r6,r9,r6
  8017fc:	300cc03a 	cmpne	r6,r6,zero
  801800:	0007883a 	mov	r3,zero
  801804:	003f6806 	br	8015a8 <__alt_data_end+0xff8015a8>
  801808:	20009c1e 	bne	r4,zero,801a7c <__adddf3+0x630>
  80180c:	80800044 	addi	r2,r16,1
  801810:	1141ffcc 	andi	r5,r2,2047
  801814:	01000044 	movi	r4,1
  801818:	2140670e 	bge	r4,r5,8019b8 <__adddf3+0x56c>
  80181c:	0101ffc4 	movi	r4,2047
  801820:	11007f26 	beq	r2,r4,801a20 <__adddf3+0x5d4>
  801824:	898d883a 	add	r6,r17,r6
  801828:	4247883a 	add	r3,r8,r9
  80182c:	3451803a 	cmpltu	r8,r6,r17
  801830:	40d1883a 	add	r8,r8,r3
  801834:	402297fa 	slli	r17,r8,31
  801838:	300cd07a 	srli	r6,r6,1
  80183c:	4010d07a 	srli	r8,r8,1
  801840:	1021883a 	mov	r16,r2
  801844:	89a2b03a 	or	r17,r17,r6
  801848:	003f1f06 	br	8014c8 <__alt_data_end+0xff8014c8>
  80184c:	0081ffc4 	movi	r2,2047
  801850:	80bf481e 	bne	r16,r2,801574 <__alt_data_end+0xff801574>
  801854:	003f1c06 	br	8014c8 <__alt_data_end+0xff8014c8>
  801858:	843ff844 	addi	r16,r16,-31
  80185c:	01000804 	movi	r4,32
  801860:	1406d83a 	srl	r3,r2,r16
  801864:	41005026 	beq	r8,r4,8019a8 <__adddf3+0x55c>
  801868:	01001004 	movi	r4,64
  80186c:	2211c83a 	sub	r8,r4,r8
  801870:	1204983a 	sll	r2,r2,r8
  801874:	88a2b03a 	or	r17,r17,r2
  801878:	8822c03a 	cmpne	r17,r17,zero
  80187c:	1c62b03a 	or	r17,r3,r17
  801880:	0011883a 	mov	r8,zero
  801884:	0021883a 	mov	r16,zero
  801888:	003f7106 	br	801650 <__alt_data_end+0xff801650>
  80188c:	193ff804 	addi	r4,r3,-32
  801890:	00800804 	movi	r2,32
  801894:	4908d83a 	srl	r4,r9,r4
  801898:	18804526 	beq	r3,r2,8019b0 <__adddf3+0x564>
  80189c:	00801004 	movi	r2,64
  8018a0:	10c5c83a 	sub	r2,r2,r3
  8018a4:	4886983a 	sll	r3,r9,r2
  8018a8:	198cb03a 	or	r6,r3,r6
  8018ac:	300cc03a 	cmpne	r6,r6,zero
  8018b0:	218cb03a 	or	r6,r4,r6
  8018b4:	0007883a 	mov	r3,zero
  8018b8:	003f3b06 	br	8015a8 <__alt_data_end+0xff8015a8>
  8018bc:	80002a26 	beq	r16,zero,801968 <__adddf3+0x51c>
  8018c0:	0101ffc4 	movi	r4,2047
  8018c4:	11006826 	beq	r2,r4,801a68 <__adddf3+0x61c>
  8018c8:	00c7c83a 	sub	r3,zero,r3
  8018cc:	42002034 	orhi	r8,r8,128
  8018d0:	01000e04 	movi	r4,56
  8018d4:	20c07c16 	blt	r4,r3,801ac8 <__adddf3+0x67c>
  8018d8:	010007c4 	movi	r4,31
  8018dc:	20c0da16 	blt	r4,r3,801c48 <__adddf3+0x7fc>
  8018e0:	01000804 	movi	r4,32
  8018e4:	20c9c83a 	sub	r4,r4,r3
  8018e8:	4114983a 	sll	r10,r8,r4
  8018ec:	88cad83a 	srl	r5,r17,r3
  8018f0:	8908983a 	sll	r4,r17,r4
  8018f4:	40c6d83a 	srl	r3,r8,r3
  8018f8:	5162b03a 	or	r17,r10,r5
  8018fc:	2008c03a 	cmpne	r4,r4,zero
  801900:	8922b03a 	or	r17,r17,r4
  801904:	3463c83a 	sub	r17,r6,r17
  801908:	48c7c83a 	sub	r3,r9,r3
  80190c:	344d803a 	cmpltu	r6,r6,r17
  801910:	1991c83a 	sub	r8,r3,r6
  801914:	1021883a 	mov	r16,r2
  801918:	3825883a 	mov	r18,r7
  80191c:	003f2706 	br	8015bc <__alt_data_end+0xff8015bc>
  801920:	24d0b03a 	or	r8,r4,r19
  801924:	40001b1e 	bne	r8,zero,801994 <__adddf3+0x548>
  801928:	0005883a 	mov	r2,zero
  80192c:	0007883a 	mov	r3,zero
  801930:	0021883a 	mov	r16,zero
  801934:	003f4d06 	br	80166c <__alt_data_end+0xff80166c>
  801938:	008007c4 	movi	r2,31
  80193c:	11003c16 	blt	r2,r4,801a30 <__adddf3+0x5e4>
  801940:	00800804 	movi	r2,32
  801944:	1105c83a 	sub	r2,r2,r4
  801948:	488e983a 	sll	r7,r9,r2
  80194c:	310ad83a 	srl	r5,r6,r4
  801950:	3084983a 	sll	r2,r6,r2
  801954:	4912d83a 	srl	r9,r9,r4
  801958:	394ab03a 	or	r5,r7,r5
  80195c:	1004c03a 	cmpne	r2,r2,zero
  801960:	288ab03a 	or	r5,r5,r2
  801964:	003f5306 	br	8016b4 <__alt_data_end+0xff8016b4>
  801968:	4448b03a 	or	r4,r8,r17
  80196c:	20003e26 	beq	r4,zero,801a68 <__adddf3+0x61c>
  801970:	00c6303a 	nor	r3,zero,r3
  801974:	18003a1e 	bne	r3,zero,801a60 <__adddf3+0x614>
  801978:	3463c83a 	sub	r17,r6,r17
  80197c:	4a07c83a 	sub	r3,r9,r8
  801980:	344d803a 	cmpltu	r6,r6,r17
  801984:	1991c83a 	sub	r8,r3,r6
  801988:	1021883a 	mov	r16,r2
  80198c:	3825883a 	mov	r18,r7
  801990:	003f0a06 	br	8015bc <__alt_data_end+0xff8015bc>
  801994:	2023883a 	mov	r17,r4
  801998:	003f0d06 	br	8015d0 <__alt_data_end+0xff8015d0>
  80199c:	0081ffc4 	movi	r2,2047
  8019a0:	80bf3f1e 	bne	r16,r2,8016a0 <__alt_data_end+0xff8016a0>
  8019a4:	003ec806 	br	8014c8 <__alt_data_end+0xff8014c8>
  8019a8:	0005883a 	mov	r2,zero
  8019ac:	003fb106 	br	801874 <__alt_data_end+0xff801874>
  8019b0:	0007883a 	mov	r3,zero
  8019b4:	003fbc06 	br	8018a8 <__alt_data_end+0xff8018a8>
  8019b8:	4444b03a 	or	r2,r8,r17
  8019bc:	8000871e 	bne	r16,zero,801bdc <__adddf3+0x790>
  8019c0:	1000ba26 	beq	r2,zero,801cac <__adddf3+0x860>
  8019c4:	4984b03a 	or	r2,r9,r6
  8019c8:	103ebf26 	beq	r2,zero,8014c8 <__alt_data_end+0xff8014c8>
  8019cc:	8985883a 	add	r2,r17,r6
  8019d0:	4247883a 	add	r3,r8,r9
  8019d4:	1451803a 	cmpltu	r8,r2,r17
  8019d8:	40d1883a 	add	r8,r8,r3
  8019dc:	40c0202c 	andhi	r3,r8,128
  8019e0:	1023883a 	mov	r17,r2
  8019e4:	183f1a26 	beq	r3,zero,801650 <__alt_data_end+0xff801650>
  8019e8:	00bfe034 	movhi	r2,65408
  8019ec:	10bfffc4 	addi	r2,r2,-1
  8019f0:	2021883a 	mov	r16,r4
  8019f4:	4090703a 	and	r8,r8,r2
  8019f8:	003eb306 	br	8014c8 <__alt_data_end+0xff8014c8>
  8019fc:	4444b03a 	or	r2,r8,r17
  801a00:	8000291e 	bne	r16,zero,801aa8 <__adddf3+0x65c>
  801a04:	10004b1e 	bne	r2,zero,801b34 <__adddf3+0x6e8>
  801a08:	4990b03a 	or	r8,r9,r6
  801a0c:	40008b26 	beq	r8,zero,801c3c <__adddf3+0x7f0>
  801a10:	4811883a 	mov	r8,r9
  801a14:	3023883a 	mov	r17,r6
  801a18:	3825883a 	mov	r18,r7
  801a1c:	003eaa06 	br	8014c8 <__alt_data_end+0xff8014c8>
  801a20:	1021883a 	mov	r16,r2
  801a24:	0011883a 	mov	r8,zero
  801a28:	0005883a 	mov	r2,zero
  801a2c:	003f0f06 	br	80166c <__alt_data_end+0xff80166c>
  801a30:	217ff804 	addi	r5,r4,-32
  801a34:	00800804 	movi	r2,32
  801a38:	494ad83a 	srl	r5,r9,r5
  801a3c:	20807d26 	beq	r4,r2,801c34 <__adddf3+0x7e8>
  801a40:	00801004 	movi	r2,64
  801a44:	1109c83a 	sub	r4,r2,r4
  801a48:	4912983a 	sll	r9,r9,r4
  801a4c:	498cb03a 	or	r6,r9,r6
  801a50:	300cc03a 	cmpne	r6,r6,zero
  801a54:	298ab03a 	or	r5,r5,r6
  801a58:	0013883a 	mov	r9,zero
  801a5c:	003f1506 	br	8016b4 <__alt_data_end+0xff8016b4>
  801a60:	0101ffc4 	movi	r4,2047
  801a64:	113f9a1e 	bne	r2,r4,8018d0 <__alt_data_end+0xff8018d0>
  801a68:	4811883a 	mov	r8,r9
  801a6c:	3023883a 	mov	r17,r6
  801a70:	1021883a 	mov	r16,r2
  801a74:	3825883a 	mov	r18,r7
  801a78:	003e9306 	br	8014c8 <__alt_data_end+0xff8014c8>
  801a7c:	8000161e 	bne	r16,zero,801ad8 <__adddf3+0x68c>
  801a80:	444ab03a 	or	r5,r8,r17
  801a84:	28005126 	beq	r5,zero,801bcc <__adddf3+0x780>
  801a88:	0108303a 	nor	r4,zero,r4
  801a8c:	20004d1e 	bne	r4,zero,801bc4 <__adddf3+0x778>
  801a90:	89a3883a 	add	r17,r17,r6
  801a94:	4253883a 	add	r9,r8,r9
  801a98:	898d803a 	cmpltu	r6,r17,r6
  801a9c:	3251883a 	add	r8,r6,r9
  801aa0:	1021883a 	mov	r16,r2
  801aa4:	003f0806 	br	8016c8 <__alt_data_end+0xff8016c8>
  801aa8:	1000301e 	bne	r2,zero,801b6c <__adddf3+0x720>
  801aac:	4984b03a 	or	r2,r9,r6
  801ab0:	10007126 	beq	r2,zero,801c78 <__adddf3+0x82c>
  801ab4:	4811883a 	mov	r8,r9
  801ab8:	3023883a 	mov	r17,r6
  801abc:	3825883a 	mov	r18,r7
  801ac0:	0401ffc4 	movi	r16,2047
  801ac4:	003e8006 	br	8014c8 <__alt_data_end+0xff8014c8>
  801ac8:	4462b03a 	or	r17,r8,r17
  801acc:	8822c03a 	cmpne	r17,r17,zero
  801ad0:	0007883a 	mov	r3,zero
  801ad4:	003f8b06 	br	801904 <__alt_data_end+0xff801904>
  801ad8:	0141ffc4 	movi	r5,2047
  801adc:	11403b26 	beq	r2,r5,801bcc <__adddf3+0x780>
  801ae0:	0109c83a 	sub	r4,zero,r4
  801ae4:	42002034 	orhi	r8,r8,128
  801ae8:	01400e04 	movi	r5,56
  801aec:	29006716 	blt	r5,r4,801c8c <__adddf3+0x840>
  801af0:	014007c4 	movi	r5,31
  801af4:	29007016 	blt	r5,r4,801cb8 <__adddf3+0x86c>
  801af8:	01400804 	movi	r5,32
  801afc:	290bc83a 	sub	r5,r5,r4
  801b00:	4154983a 	sll	r10,r8,r5
  801b04:	890ed83a 	srl	r7,r17,r4
  801b08:	894a983a 	sll	r5,r17,r5
  801b0c:	4108d83a 	srl	r4,r8,r4
  801b10:	51e2b03a 	or	r17,r10,r7
  801b14:	280ac03a 	cmpne	r5,r5,zero
  801b18:	8962b03a 	or	r17,r17,r5
  801b1c:	89a3883a 	add	r17,r17,r6
  801b20:	2253883a 	add	r9,r4,r9
  801b24:	898d803a 	cmpltu	r6,r17,r6
  801b28:	3251883a 	add	r8,r6,r9
  801b2c:	1021883a 	mov	r16,r2
  801b30:	003ee506 	br	8016c8 <__alt_data_end+0xff8016c8>
  801b34:	4984b03a 	or	r2,r9,r6
  801b38:	103e6326 	beq	r2,zero,8014c8 <__alt_data_end+0xff8014c8>
  801b3c:	8987c83a 	sub	r3,r17,r6
  801b40:	88c9803a 	cmpltu	r4,r17,r3
  801b44:	4245c83a 	sub	r2,r8,r9
  801b48:	1105c83a 	sub	r2,r2,r4
  801b4c:	1100202c 	andhi	r4,r2,128
  801b50:	203ebb26 	beq	r4,zero,801640 <__alt_data_end+0xff801640>
  801b54:	3463c83a 	sub	r17,r6,r17
  801b58:	4a07c83a 	sub	r3,r9,r8
  801b5c:	344d803a 	cmpltu	r6,r6,r17
  801b60:	1991c83a 	sub	r8,r3,r6
  801b64:	3825883a 	mov	r18,r7
  801b68:	003e5706 	br	8014c8 <__alt_data_end+0xff8014c8>
  801b6c:	4984b03a 	or	r2,r9,r6
  801b70:	10002e26 	beq	r2,zero,801c2c <__adddf3+0x7e0>
  801b74:	4004d0fa 	srli	r2,r8,3
  801b78:	8822d0fa 	srli	r17,r17,3
  801b7c:	4010977a 	slli	r8,r8,29
  801b80:	10c0022c 	andhi	r3,r2,8
  801b84:	4462b03a 	or	r17,r8,r17
  801b88:	18000826 	beq	r3,zero,801bac <__adddf3+0x760>
  801b8c:	4808d0fa 	srli	r4,r9,3
  801b90:	20c0022c 	andhi	r3,r4,8
  801b94:	1800051e 	bne	r3,zero,801bac <__adddf3+0x760>
  801b98:	300cd0fa 	srli	r6,r6,3
  801b9c:	4806977a 	slli	r3,r9,29
  801ba0:	2005883a 	mov	r2,r4
  801ba4:	3825883a 	mov	r18,r7
  801ba8:	19a2b03a 	or	r17,r3,r6
  801bac:	8810d77a 	srli	r8,r17,29
  801bb0:	100490fa 	slli	r2,r2,3
  801bb4:	882290fa 	slli	r17,r17,3
  801bb8:	0401ffc4 	movi	r16,2047
  801bbc:	4090b03a 	or	r8,r8,r2
  801bc0:	003e4106 	br	8014c8 <__alt_data_end+0xff8014c8>
  801bc4:	0141ffc4 	movi	r5,2047
  801bc8:	117fc71e 	bne	r2,r5,801ae8 <__alt_data_end+0xff801ae8>
  801bcc:	4811883a 	mov	r8,r9
  801bd0:	3023883a 	mov	r17,r6
  801bd4:	1021883a 	mov	r16,r2
  801bd8:	003e3b06 	br	8014c8 <__alt_data_end+0xff8014c8>
  801bdc:	10002f26 	beq	r2,zero,801c9c <__adddf3+0x850>
  801be0:	4984b03a 	or	r2,r9,r6
  801be4:	10001126 	beq	r2,zero,801c2c <__adddf3+0x7e0>
  801be8:	4004d0fa 	srli	r2,r8,3
  801bec:	8822d0fa 	srli	r17,r17,3
  801bf0:	4010977a 	slli	r8,r8,29
  801bf4:	10c0022c 	andhi	r3,r2,8
  801bf8:	4462b03a 	or	r17,r8,r17
  801bfc:	183feb26 	beq	r3,zero,801bac <__alt_data_end+0xff801bac>
  801c00:	4808d0fa 	srli	r4,r9,3
  801c04:	20c0022c 	andhi	r3,r4,8
  801c08:	183fe81e 	bne	r3,zero,801bac <__alt_data_end+0xff801bac>
  801c0c:	300cd0fa 	srli	r6,r6,3
  801c10:	4806977a 	slli	r3,r9,29
  801c14:	2005883a 	mov	r2,r4
  801c18:	19a2b03a 	or	r17,r3,r6
  801c1c:	003fe306 	br	801bac <__alt_data_end+0xff801bac>
  801c20:	0011883a 	mov	r8,zero
  801c24:	0005883a 	mov	r2,zero
  801c28:	003e3f06 	br	801528 <__alt_data_end+0xff801528>
  801c2c:	0401ffc4 	movi	r16,2047
  801c30:	003e2506 	br	8014c8 <__alt_data_end+0xff8014c8>
  801c34:	0013883a 	mov	r9,zero
  801c38:	003f8406 	br	801a4c <__alt_data_end+0xff801a4c>
  801c3c:	0005883a 	mov	r2,zero
  801c40:	0007883a 	mov	r3,zero
  801c44:	003e8906 	br	80166c <__alt_data_end+0xff80166c>
  801c48:	197ff804 	addi	r5,r3,-32
  801c4c:	01000804 	movi	r4,32
  801c50:	414ad83a 	srl	r5,r8,r5
  801c54:	19002426 	beq	r3,r4,801ce8 <__adddf3+0x89c>
  801c58:	01001004 	movi	r4,64
  801c5c:	20c7c83a 	sub	r3,r4,r3
  801c60:	40c6983a 	sll	r3,r8,r3
  801c64:	1c46b03a 	or	r3,r3,r17
  801c68:	1806c03a 	cmpne	r3,r3,zero
  801c6c:	28e2b03a 	or	r17,r5,r3
  801c70:	0007883a 	mov	r3,zero
  801c74:	003f2306 	br	801904 <__alt_data_end+0xff801904>
  801c78:	0007883a 	mov	r3,zero
  801c7c:	5811883a 	mov	r8,r11
  801c80:	00bfffc4 	movi	r2,-1
  801c84:	0401ffc4 	movi	r16,2047
  801c88:	003e7806 	br	80166c <__alt_data_end+0xff80166c>
  801c8c:	4462b03a 	or	r17,r8,r17
  801c90:	8822c03a 	cmpne	r17,r17,zero
  801c94:	0009883a 	mov	r4,zero
  801c98:	003fa006 	br	801b1c <__alt_data_end+0xff801b1c>
  801c9c:	4811883a 	mov	r8,r9
  801ca0:	3023883a 	mov	r17,r6
  801ca4:	0401ffc4 	movi	r16,2047
  801ca8:	003e0706 	br	8014c8 <__alt_data_end+0xff8014c8>
  801cac:	4811883a 	mov	r8,r9
  801cb0:	3023883a 	mov	r17,r6
  801cb4:	003e0406 	br	8014c8 <__alt_data_end+0xff8014c8>
  801cb8:	21fff804 	addi	r7,r4,-32
  801cbc:	01400804 	movi	r5,32
  801cc0:	41ced83a 	srl	r7,r8,r7
  801cc4:	21400a26 	beq	r4,r5,801cf0 <__adddf3+0x8a4>
  801cc8:	01401004 	movi	r5,64
  801ccc:	2909c83a 	sub	r4,r5,r4
  801cd0:	4108983a 	sll	r4,r8,r4
  801cd4:	2448b03a 	or	r4,r4,r17
  801cd8:	2008c03a 	cmpne	r4,r4,zero
  801cdc:	3922b03a 	or	r17,r7,r4
  801ce0:	0009883a 	mov	r4,zero
  801ce4:	003f8d06 	br	801b1c <__alt_data_end+0xff801b1c>
  801ce8:	0007883a 	mov	r3,zero
  801cec:	003fdd06 	br	801c64 <__alt_data_end+0xff801c64>
  801cf0:	0009883a 	mov	r4,zero
  801cf4:	003ff706 	br	801cd4 <__alt_data_end+0xff801cd4>

00801cf8 <__muldf3>:
  801cf8:	deffee04 	addi	sp,sp,-72
  801cfc:	dd000c15 	stw	r20,48(sp)
  801d00:	2828d53a 	srli	r20,r5,20
  801d04:	ddc00f15 	stw	r23,60(sp)
  801d08:	282ed7fa 	srli	r23,r5,31
  801d0c:	dc000815 	stw	r16,32(sp)
  801d10:	04000434 	movhi	r16,16
  801d14:	dcc00b15 	stw	r19,44(sp)
  801d18:	843fffc4 	addi	r16,r16,-1
  801d1c:	dfc01115 	stw	ra,68(sp)
  801d20:	df001015 	stw	fp,64(sp)
  801d24:	dd800e15 	stw	r22,56(sp)
  801d28:	dd400d15 	stw	r21,52(sp)
  801d2c:	dc800a15 	stw	r18,40(sp)
  801d30:	dc400915 	stw	r17,36(sp)
  801d34:	a501ffcc 	andi	r20,r20,2047
  801d38:	2c20703a 	and	r16,r5,r16
  801d3c:	b827883a 	mov	r19,r23
  801d40:	ba403fcc 	andi	r9,r23,255
  801d44:	a0006026 	beq	r20,zero,801ec8 <__muldf3+0x1d0>
  801d48:	0081ffc4 	movi	r2,2047
  801d4c:	202d883a 	mov	r22,r4
  801d50:	a0803626 	beq	r20,r2,801e2c <__muldf3+0x134>
  801d54:	84000434 	orhi	r16,r16,16
  801d58:	200ad77a 	srli	r5,r4,29
  801d5c:	800490fa 	slli	r2,r16,3
  801d60:	202c90fa 	slli	r22,r4,3
  801d64:	a53f0044 	addi	r20,r20,-1023
  801d68:	28a0b03a 	or	r16,r5,r2
  801d6c:	002b883a 	mov	r21,zero
  801d70:	000b883a 	mov	r5,zero
  801d74:	3804d53a 	srli	r2,r7,20
  801d78:	3838d7fa 	srli	fp,r7,31
  801d7c:	04400434 	movhi	r17,16
  801d80:	8c7fffc4 	addi	r17,r17,-1
  801d84:	1081ffcc 	andi	r2,r2,2047
  801d88:	3025883a 	mov	r18,r6
  801d8c:	3c62703a 	and	r17,r7,r17
  801d90:	e2803fcc 	andi	r10,fp,255
  801d94:	10006d26 	beq	r2,zero,801f4c <__muldf3+0x254>
  801d98:	00c1ffc4 	movi	r3,2047
  801d9c:	10c06526 	beq	r2,r3,801f34 <__muldf3+0x23c>
  801da0:	8c400434 	orhi	r17,r17,16
  801da4:	300ed77a 	srli	r7,r6,29
  801da8:	880690fa 	slli	r3,r17,3
  801dac:	302490fa 	slli	r18,r6,3
  801db0:	10bf0044 	addi	r2,r2,-1023
  801db4:	38e2b03a 	or	r17,r7,r3
  801db8:	000f883a 	mov	r7,zero
  801dbc:	a087883a 	add	r3,r20,r2
  801dc0:	010003c4 	movi	r4,15
  801dc4:	3d44b03a 	or	r2,r7,r21
  801dc8:	e5ccf03a 	xor	r6,fp,r23
  801dcc:	1a000044 	addi	r8,r3,1
  801dd0:	20809b36 	bltu	r4,r2,802040 <__muldf3+0x348>
  801dd4:	100490ba 	slli	r2,r2,2
  801dd8:	01002034 	movhi	r4,128
  801ddc:	21077b04 	addi	r4,r4,7660
  801de0:	1105883a 	add	r2,r2,r4
  801de4:	10800017 	ldw	r2,0(r2)
  801de8:	1000683a 	jmp	r2
  801dec:	00802040 	call	80204 <__alt_mem_sdram-0x77fdfc>
  801df0:	00801e4c 	andi	r2,zero,121
  801df4:	00801e4c 	andi	r2,zero,121
  801df8:	00801e48 	cmpgei	r2,zero,121
  801dfc:	0080201c 	xori	r2,zero,128
  801e00:	0080201c 	xori	r2,zero,128
  801e04:	00802004 	movi	r2,128
  801e08:	00801e48 	cmpgei	r2,zero,121
  801e0c:	0080201c 	xori	r2,zero,128
  801e10:	00802004 	movi	r2,128
  801e14:	0080201c 	xori	r2,zero,128
  801e18:	00801e48 	cmpgei	r2,zero,121
  801e1c:	0080202c 	andhi	r2,zero,128
  801e20:	0080202c 	andhi	r2,zero,128
  801e24:	0080202c 	andhi	r2,zero,128
  801e28:	0080238c 	andi	r2,zero,142
  801e2c:	2404b03a 	or	r2,r4,r16
  801e30:	1000711e 	bne	r2,zero,801ff8 <__muldf3+0x300>
  801e34:	05400204 	movi	r21,8
  801e38:	0021883a 	mov	r16,zero
  801e3c:	002d883a 	mov	r22,zero
  801e40:	01400084 	movi	r5,2
  801e44:	003fcb06 	br	801d74 <__alt_data_end+0xff801d74>
  801e48:	500d883a 	mov	r6,r10
  801e4c:	00800084 	movi	r2,2
  801e50:	38805926 	beq	r7,r2,801fb8 <__muldf3+0x2c0>
  801e54:	008000c4 	movi	r2,3
  801e58:	3881bb26 	beq	r7,r2,802548 <__muldf3+0x850>
  801e5c:	00800044 	movi	r2,1
  801e60:	3881961e 	bne	r7,r2,8024bc <__muldf3+0x7c4>
  801e64:	3027883a 	mov	r19,r6
  801e68:	0005883a 	mov	r2,zero
  801e6c:	0021883a 	mov	r16,zero
  801e70:	002d883a 	mov	r22,zero
  801e74:	1004953a 	slli	r2,r2,20
  801e78:	98c03fcc 	andi	r3,r19,255
  801e7c:	04400434 	movhi	r17,16
  801e80:	8c7fffc4 	addi	r17,r17,-1
  801e84:	180697fa 	slli	r3,r3,31
  801e88:	8460703a 	and	r16,r16,r17
  801e8c:	80a0b03a 	or	r16,r16,r2
  801e90:	80c6b03a 	or	r3,r16,r3
  801e94:	b005883a 	mov	r2,r22
  801e98:	dfc01117 	ldw	ra,68(sp)
  801e9c:	df001017 	ldw	fp,64(sp)
  801ea0:	ddc00f17 	ldw	r23,60(sp)
  801ea4:	dd800e17 	ldw	r22,56(sp)
  801ea8:	dd400d17 	ldw	r21,52(sp)
  801eac:	dd000c17 	ldw	r20,48(sp)
  801eb0:	dcc00b17 	ldw	r19,44(sp)
  801eb4:	dc800a17 	ldw	r18,40(sp)
  801eb8:	dc400917 	ldw	r17,36(sp)
  801ebc:	dc000817 	ldw	r16,32(sp)
  801ec0:	dec01204 	addi	sp,sp,72
  801ec4:	f800283a 	ret
  801ec8:	2404b03a 	or	r2,r4,r16
  801ecc:	202b883a 	mov	r21,r4
  801ed0:	10004426 	beq	r2,zero,801fe4 <__muldf3+0x2ec>
  801ed4:	80015126 	beq	r16,zero,80241c <__muldf3+0x724>
  801ed8:	8009883a 	mov	r4,r16
  801edc:	d9800715 	stw	r6,28(sp)
  801ee0:	d9c00215 	stw	r7,8(sp)
  801ee4:	da400415 	stw	r9,16(sp)
  801ee8:	08026c00 	call	8026c0 <__clzsi2>
  801eec:	d9800717 	ldw	r6,28(sp)
  801ef0:	d9c00217 	ldw	r7,8(sp)
  801ef4:	da400417 	ldw	r9,16(sp)
  801ef8:	113ffd44 	addi	r4,r2,-11
  801efc:	00c00704 	movi	r3,28
  801f00:	19014216 	blt	r3,r4,80240c <__muldf3+0x714>
  801f04:	00c00744 	movi	r3,29
  801f08:	15bffe04 	addi	r22,r2,-8
  801f0c:	1907c83a 	sub	r3,r3,r4
  801f10:	85a0983a 	sll	r16,r16,r22
  801f14:	a8c6d83a 	srl	r3,r21,r3
  801f18:	adac983a 	sll	r22,r21,r22
  801f1c:	1c20b03a 	or	r16,r3,r16
  801f20:	1080fcc4 	addi	r2,r2,1011
  801f24:	00a9c83a 	sub	r20,zero,r2
  801f28:	002b883a 	mov	r21,zero
  801f2c:	000b883a 	mov	r5,zero
  801f30:	003f9006 	br	801d74 <__alt_data_end+0xff801d74>
  801f34:	3446b03a 	or	r3,r6,r17
  801f38:	1800281e 	bne	r3,zero,801fdc <__muldf3+0x2e4>
  801f3c:	0023883a 	mov	r17,zero
  801f40:	0025883a 	mov	r18,zero
  801f44:	01c00084 	movi	r7,2
  801f48:	003f9c06 	br	801dbc <__alt_data_end+0xff801dbc>
  801f4c:	3446b03a 	or	r3,r6,r17
  801f50:	18001e26 	beq	r3,zero,801fcc <__muldf3+0x2d4>
  801f54:	88012126 	beq	r17,zero,8023dc <__muldf3+0x6e4>
  801f58:	8809883a 	mov	r4,r17
  801f5c:	d9400215 	stw	r5,8(sp)
  801f60:	d9800715 	stw	r6,28(sp)
  801f64:	da400415 	stw	r9,16(sp)
  801f68:	da800315 	stw	r10,12(sp)
  801f6c:	08026c00 	call	8026c0 <__clzsi2>
  801f70:	d9400217 	ldw	r5,8(sp)
  801f74:	d9800717 	ldw	r6,28(sp)
  801f78:	da400417 	ldw	r9,16(sp)
  801f7c:	da800317 	ldw	r10,12(sp)
  801f80:	113ffd44 	addi	r4,r2,-11
  801f84:	00c00704 	movi	r3,28
  801f88:	19011016 	blt	r3,r4,8023cc <__muldf3+0x6d4>
  801f8c:	00c00744 	movi	r3,29
  801f90:	14bffe04 	addi	r18,r2,-8
  801f94:	1907c83a 	sub	r3,r3,r4
  801f98:	8ca2983a 	sll	r17,r17,r18
  801f9c:	30c6d83a 	srl	r3,r6,r3
  801fa0:	34a4983a 	sll	r18,r6,r18
  801fa4:	1c62b03a 	or	r17,r3,r17
  801fa8:	1080fcc4 	addi	r2,r2,1011
  801fac:	0085c83a 	sub	r2,zero,r2
  801fb0:	000f883a 	mov	r7,zero
  801fb4:	003f8106 	br	801dbc <__alt_data_end+0xff801dbc>
  801fb8:	3027883a 	mov	r19,r6
  801fbc:	0081ffc4 	movi	r2,2047
  801fc0:	0021883a 	mov	r16,zero
  801fc4:	002d883a 	mov	r22,zero
  801fc8:	003faa06 	br	801e74 <__alt_data_end+0xff801e74>
  801fcc:	0023883a 	mov	r17,zero
  801fd0:	0025883a 	mov	r18,zero
  801fd4:	01c00044 	movi	r7,1
  801fd8:	003f7806 	br	801dbc <__alt_data_end+0xff801dbc>
  801fdc:	01c000c4 	movi	r7,3
  801fe0:	003f7606 	br	801dbc <__alt_data_end+0xff801dbc>
  801fe4:	05400104 	movi	r21,4
  801fe8:	0021883a 	mov	r16,zero
  801fec:	002d883a 	mov	r22,zero
  801ff0:	01400044 	movi	r5,1
  801ff4:	003f5f06 	br	801d74 <__alt_data_end+0xff801d74>
  801ff8:	05400304 	movi	r21,12
  801ffc:	014000c4 	movi	r5,3
  802000:	003f5c06 	br	801d74 <__alt_data_end+0xff801d74>
  802004:	04000434 	movhi	r16,16
  802008:	0027883a 	mov	r19,zero
  80200c:	843fffc4 	addi	r16,r16,-1
  802010:	05bfffc4 	movi	r22,-1
  802014:	0081ffc4 	movi	r2,2047
  802018:	003f9606 	br	801e74 <__alt_data_end+0xff801e74>
  80201c:	8023883a 	mov	r17,r16
  802020:	b025883a 	mov	r18,r22
  802024:	280f883a 	mov	r7,r5
  802028:	003f8806 	br	801e4c <__alt_data_end+0xff801e4c>
  80202c:	8023883a 	mov	r17,r16
  802030:	b025883a 	mov	r18,r22
  802034:	480d883a 	mov	r6,r9
  802038:	280f883a 	mov	r7,r5
  80203c:	003f8306 	br	801e4c <__alt_data_end+0xff801e4c>
  802040:	b026d43a 	srli	r19,r22,16
  802044:	902ed43a 	srli	r23,r18,16
  802048:	b5bfffcc 	andi	r22,r22,65535
  80204c:	94bfffcc 	andi	r18,r18,65535
  802050:	b00b883a 	mov	r5,r22
  802054:	9009883a 	mov	r4,r18
  802058:	d8c00515 	stw	r3,20(sp)
  80205c:	d9800715 	stw	r6,28(sp)
  802060:	da000615 	stw	r8,24(sp)
  802064:	08014240 	call	801424 <__mulsi3>
  802068:	980b883a 	mov	r5,r19
  80206c:	9009883a 	mov	r4,r18
  802070:	1029883a 	mov	r20,r2
  802074:	08014240 	call	801424 <__mulsi3>
  802078:	b80b883a 	mov	r5,r23
  80207c:	9809883a 	mov	r4,r19
  802080:	102b883a 	mov	r21,r2
  802084:	08014240 	call	801424 <__mulsi3>
  802088:	b809883a 	mov	r4,r23
  80208c:	b00b883a 	mov	r5,r22
  802090:	1039883a 	mov	fp,r2
  802094:	08014240 	call	801424 <__mulsi3>
  802098:	a008d43a 	srli	r4,r20,16
  80209c:	1545883a 	add	r2,r2,r21
  8020a0:	d8c00517 	ldw	r3,20(sp)
  8020a4:	2085883a 	add	r2,r4,r2
  8020a8:	d9800717 	ldw	r6,28(sp)
  8020ac:	da000617 	ldw	r8,24(sp)
  8020b0:	1540022e 	bgeu	r2,r21,8020bc <__muldf3+0x3c4>
  8020b4:	01000074 	movhi	r4,1
  8020b8:	e139883a 	add	fp,fp,r4
  8020bc:	100e943a 	slli	r7,r2,16
  8020c0:	1004d43a 	srli	r2,r2,16
  8020c4:	882ad43a 	srli	r21,r17,16
  8020c8:	a53fffcc 	andi	r20,r20,65535
  8020cc:	8c7fffcc 	andi	r17,r17,65535
  8020d0:	3d29883a 	add	r20,r7,r20
  8020d4:	b00b883a 	mov	r5,r22
  8020d8:	8809883a 	mov	r4,r17
  8020dc:	d8c00515 	stw	r3,20(sp)
  8020e0:	d9800715 	stw	r6,28(sp)
  8020e4:	da000615 	stw	r8,24(sp)
  8020e8:	dd000115 	stw	r20,4(sp)
  8020ec:	d8800015 	stw	r2,0(sp)
  8020f0:	08014240 	call	801424 <__mulsi3>
  8020f4:	980b883a 	mov	r5,r19
  8020f8:	8809883a 	mov	r4,r17
  8020fc:	d8800215 	stw	r2,8(sp)
  802100:	08014240 	call	801424 <__mulsi3>
  802104:	9809883a 	mov	r4,r19
  802108:	a80b883a 	mov	r5,r21
  80210c:	1029883a 	mov	r20,r2
  802110:	08014240 	call	801424 <__mulsi3>
  802114:	b00b883a 	mov	r5,r22
  802118:	a809883a 	mov	r4,r21
  80211c:	d8800415 	stw	r2,16(sp)
  802120:	08014240 	call	801424 <__mulsi3>
  802124:	d9c00217 	ldw	r7,8(sp)
  802128:	1505883a 	add	r2,r2,r20
  80212c:	d8c00517 	ldw	r3,20(sp)
  802130:	3826d43a 	srli	r19,r7,16
  802134:	d9800717 	ldw	r6,28(sp)
  802138:	da000617 	ldw	r8,24(sp)
  80213c:	9885883a 	add	r2,r19,r2
  802140:	da400417 	ldw	r9,16(sp)
  802144:	1500022e 	bgeu	r2,r20,802150 <__muldf3+0x458>
  802148:	01000074 	movhi	r4,1
  80214c:	4913883a 	add	r9,r9,r4
  802150:	1028d43a 	srli	r20,r2,16
  802154:	1004943a 	slli	r2,r2,16
  802158:	802cd43a 	srli	r22,r16,16
  80215c:	843fffcc 	andi	r16,r16,65535
  802160:	3cffffcc 	andi	r19,r7,65535
  802164:	9009883a 	mov	r4,r18
  802168:	800b883a 	mov	r5,r16
  80216c:	a269883a 	add	r20,r20,r9
  802170:	d8c00515 	stw	r3,20(sp)
  802174:	d9800715 	stw	r6,28(sp)
  802178:	da000615 	stw	r8,24(sp)
  80217c:	14e7883a 	add	r19,r2,r19
  802180:	08014240 	call	801424 <__mulsi3>
  802184:	9009883a 	mov	r4,r18
  802188:	b00b883a 	mov	r5,r22
  80218c:	d8800315 	stw	r2,12(sp)
  802190:	08014240 	call	801424 <__mulsi3>
  802194:	b809883a 	mov	r4,r23
  802198:	b00b883a 	mov	r5,r22
  80219c:	d8800215 	stw	r2,8(sp)
  8021a0:	08014240 	call	801424 <__mulsi3>
  8021a4:	b80b883a 	mov	r5,r23
  8021a8:	8009883a 	mov	r4,r16
  8021ac:	d8800415 	stw	r2,16(sp)
  8021b0:	08014240 	call	801424 <__mulsi3>
  8021b4:	da800317 	ldw	r10,12(sp)
  8021b8:	d9c00217 	ldw	r7,8(sp)
  8021bc:	d9000017 	ldw	r4,0(sp)
  8021c0:	502ed43a 	srli	r23,r10,16
  8021c4:	11c5883a 	add	r2,r2,r7
  8021c8:	24e5883a 	add	r18,r4,r19
  8021cc:	b885883a 	add	r2,r23,r2
  8021d0:	d8c00517 	ldw	r3,20(sp)
  8021d4:	d9800717 	ldw	r6,28(sp)
  8021d8:	da000617 	ldw	r8,24(sp)
  8021dc:	da400417 	ldw	r9,16(sp)
  8021e0:	11c0022e 	bgeu	r2,r7,8021ec <__muldf3+0x4f4>
  8021e4:	01000074 	movhi	r4,1
  8021e8:	4913883a 	add	r9,r9,r4
  8021ec:	100ed43a 	srli	r7,r2,16
  8021f0:	1004943a 	slli	r2,r2,16
  8021f4:	55ffffcc 	andi	r23,r10,65535
  8021f8:	3a53883a 	add	r9,r7,r9
  8021fc:	8809883a 	mov	r4,r17
  802200:	800b883a 	mov	r5,r16
  802204:	d8c00515 	stw	r3,20(sp)
  802208:	d9800715 	stw	r6,28(sp)
  80220c:	da000615 	stw	r8,24(sp)
  802210:	da400415 	stw	r9,16(sp)
  802214:	15ef883a 	add	r23,r2,r23
  802218:	08014240 	call	801424 <__mulsi3>
  80221c:	8809883a 	mov	r4,r17
  802220:	b00b883a 	mov	r5,r22
  802224:	d8800215 	stw	r2,8(sp)
  802228:	08014240 	call	801424 <__mulsi3>
  80222c:	b00b883a 	mov	r5,r22
  802230:	a809883a 	mov	r4,r21
  802234:	d8800315 	stw	r2,12(sp)
  802238:	08014240 	call	801424 <__mulsi3>
  80223c:	8009883a 	mov	r4,r16
  802240:	a80b883a 	mov	r5,r21
  802244:	1023883a 	mov	r17,r2
  802248:	08014240 	call	801424 <__mulsi3>
  80224c:	d9c00217 	ldw	r7,8(sp)
  802250:	da800317 	ldw	r10,12(sp)
  802254:	d8c00517 	ldw	r3,20(sp)
  802258:	3808d43a 	srli	r4,r7,16
  80225c:	1285883a 	add	r2,r2,r10
  802260:	d9800717 	ldw	r6,28(sp)
  802264:	2085883a 	add	r2,r4,r2
  802268:	da000617 	ldw	r8,24(sp)
  80226c:	da400417 	ldw	r9,16(sp)
  802270:	1280022e 	bgeu	r2,r10,80227c <__muldf3+0x584>
  802274:	01000074 	movhi	r4,1
  802278:	8923883a 	add	r17,r17,r4
  80227c:	1008943a 	slli	r4,r2,16
  802280:	39ffffcc 	andi	r7,r7,65535
  802284:	e4b9883a 	add	fp,fp,r18
  802288:	21cf883a 	add	r7,r4,r7
  80228c:	e4e7803a 	cmpltu	r19,fp,r19
  802290:	3d0f883a 	add	r7,r7,r20
  802294:	bf39883a 	add	fp,r23,fp
  802298:	99c9883a 	add	r4,r19,r7
  80229c:	e5ef803a 	cmpltu	r23,fp,r23
  8022a0:	490b883a 	add	r5,r9,r4
  8022a4:	1004d43a 	srli	r2,r2,16
  8022a8:	b965883a 	add	r18,r23,r5
  8022ac:	24c9803a 	cmpltu	r4,r4,r19
  8022b0:	3d29803a 	cmpltu	r20,r7,r20
  8022b4:	a128b03a 	or	r20,r20,r4
  8022b8:	95ef803a 	cmpltu	r23,r18,r23
  8022bc:	2a53803a 	cmpltu	r9,r5,r9
  8022c0:	a0a9883a 	add	r20,r20,r2
  8022c4:	4deeb03a 	or	r23,r9,r23
  8022c8:	a5ef883a 	add	r23,r20,r23
  8022cc:	bc63883a 	add	r17,r23,r17
  8022d0:	e004927a 	slli	r2,fp,9
  8022d4:	d9000117 	ldw	r4,4(sp)
  8022d8:	882e927a 	slli	r23,r17,9
  8022dc:	9022d5fa 	srli	r17,r18,23
  8022e0:	e038d5fa 	srli	fp,fp,23
  8022e4:	1104b03a 	or	r2,r2,r4
  8022e8:	9024927a 	slli	r18,r18,9
  8022ec:	1004c03a 	cmpne	r2,r2,zero
  8022f0:	bc62b03a 	or	r17,r23,r17
  8022f4:	1738b03a 	or	fp,r2,fp
  8022f8:	8880402c 	andhi	r2,r17,256
  8022fc:	e4a4b03a 	or	r18,fp,r18
  802300:	10000726 	beq	r2,zero,802320 <__muldf3+0x628>
  802304:	9006d07a 	srli	r3,r18,1
  802308:	880497fa 	slli	r2,r17,31
  80230c:	9480004c 	andi	r18,r18,1
  802310:	8822d07a 	srli	r17,r17,1
  802314:	1ca4b03a 	or	r18,r3,r18
  802318:	14a4b03a 	or	r18,r2,r18
  80231c:	4007883a 	mov	r3,r8
  802320:	1880ffc4 	addi	r2,r3,1023
  802324:	0080460e 	bge	zero,r2,802440 <__muldf3+0x748>
  802328:	910001cc 	andi	r4,r18,7
  80232c:	20000726 	beq	r4,zero,80234c <__muldf3+0x654>
  802330:	910003cc 	andi	r4,r18,15
  802334:	01400104 	movi	r5,4
  802338:	21400426 	beq	r4,r5,80234c <__muldf3+0x654>
  80233c:	9149883a 	add	r4,r18,r5
  802340:	24a5803a 	cmpltu	r18,r4,r18
  802344:	8ca3883a 	add	r17,r17,r18
  802348:	2025883a 	mov	r18,r4
  80234c:	8900402c 	andhi	r4,r17,256
  802350:	20000426 	beq	r4,zero,802364 <__muldf3+0x66c>
  802354:	18810004 	addi	r2,r3,1024
  802358:	00ffc034 	movhi	r3,65280
  80235c:	18ffffc4 	addi	r3,r3,-1
  802360:	88e2703a 	and	r17,r17,r3
  802364:	00c1ff84 	movi	r3,2046
  802368:	18bf1316 	blt	r3,r2,801fb8 <__alt_data_end+0xff801fb8>
  80236c:	882c977a 	slli	r22,r17,29
  802370:	9024d0fa 	srli	r18,r18,3
  802374:	8822927a 	slli	r17,r17,9
  802378:	1081ffcc 	andi	r2,r2,2047
  80237c:	b4acb03a 	or	r22,r22,r18
  802380:	8820d33a 	srli	r16,r17,12
  802384:	3027883a 	mov	r19,r6
  802388:	003eba06 	br	801e74 <__alt_data_end+0xff801e74>
  80238c:	8080022c 	andhi	r2,r16,8
  802390:	10000926 	beq	r2,zero,8023b8 <__muldf3+0x6c0>
  802394:	8880022c 	andhi	r2,r17,8
  802398:	1000071e 	bne	r2,zero,8023b8 <__muldf3+0x6c0>
  80239c:	00800434 	movhi	r2,16
  8023a0:	8c000234 	orhi	r16,r17,8
  8023a4:	10bfffc4 	addi	r2,r2,-1
  8023a8:	e027883a 	mov	r19,fp
  8023ac:	80a0703a 	and	r16,r16,r2
  8023b0:	902d883a 	mov	r22,r18
  8023b4:	003f1706 	br	802014 <__alt_data_end+0xff802014>
  8023b8:	00800434 	movhi	r2,16
  8023bc:	84000234 	orhi	r16,r16,8
  8023c0:	10bfffc4 	addi	r2,r2,-1
  8023c4:	80a0703a 	and	r16,r16,r2
  8023c8:	003f1206 	br	802014 <__alt_data_end+0xff802014>
  8023cc:	147ff604 	addi	r17,r2,-40
  8023d0:	3462983a 	sll	r17,r6,r17
  8023d4:	0025883a 	mov	r18,zero
  8023d8:	003ef306 	br	801fa8 <__alt_data_end+0xff801fa8>
  8023dc:	3009883a 	mov	r4,r6
  8023e0:	d9400215 	stw	r5,8(sp)
  8023e4:	d9800715 	stw	r6,28(sp)
  8023e8:	da400415 	stw	r9,16(sp)
  8023ec:	da800315 	stw	r10,12(sp)
  8023f0:	08026c00 	call	8026c0 <__clzsi2>
  8023f4:	10800804 	addi	r2,r2,32
  8023f8:	da800317 	ldw	r10,12(sp)
  8023fc:	da400417 	ldw	r9,16(sp)
  802400:	d9800717 	ldw	r6,28(sp)
  802404:	d9400217 	ldw	r5,8(sp)
  802408:	003edd06 	br	801f80 <__alt_data_end+0xff801f80>
  80240c:	143ff604 	addi	r16,r2,-40
  802410:	ac20983a 	sll	r16,r21,r16
  802414:	002d883a 	mov	r22,zero
  802418:	003ec106 	br	801f20 <__alt_data_end+0xff801f20>
  80241c:	d9800715 	stw	r6,28(sp)
  802420:	d9c00215 	stw	r7,8(sp)
  802424:	da400415 	stw	r9,16(sp)
  802428:	08026c00 	call	8026c0 <__clzsi2>
  80242c:	10800804 	addi	r2,r2,32
  802430:	da400417 	ldw	r9,16(sp)
  802434:	d9c00217 	ldw	r7,8(sp)
  802438:	d9800717 	ldw	r6,28(sp)
  80243c:	003eae06 	br	801ef8 <__alt_data_end+0xff801ef8>
  802440:	00c00044 	movi	r3,1
  802444:	1887c83a 	sub	r3,r3,r2
  802448:	01000e04 	movi	r4,56
  80244c:	20fe8516 	blt	r4,r3,801e64 <__alt_data_end+0xff801e64>
  802450:	010007c4 	movi	r4,31
  802454:	20c01b16 	blt	r4,r3,8024c4 <__muldf3+0x7cc>
  802458:	00800804 	movi	r2,32
  80245c:	10c5c83a 	sub	r2,r2,r3
  802460:	888a983a 	sll	r5,r17,r2
  802464:	90c8d83a 	srl	r4,r18,r3
  802468:	9084983a 	sll	r2,r18,r2
  80246c:	88e2d83a 	srl	r17,r17,r3
  802470:	2906b03a 	or	r3,r5,r4
  802474:	1004c03a 	cmpne	r2,r2,zero
  802478:	1886b03a 	or	r3,r3,r2
  80247c:	188001cc 	andi	r2,r3,7
  802480:	10000726 	beq	r2,zero,8024a0 <__muldf3+0x7a8>
  802484:	188003cc 	andi	r2,r3,15
  802488:	01000104 	movi	r4,4
  80248c:	11000426 	beq	r2,r4,8024a0 <__muldf3+0x7a8>
  802490:	1805883a 	mov	r2,r3
  802494:	10c00104 	addi	r3,r2,4
  802498:	1885803a 	cmpltu	r2,r3,r2
  80249c:	88a3883a 	add	r17,r17,r2
  8024a0:	8880202c 	andhi	r2,r17,128
  8024a4:	10001c26 	beq	r2,zero,802518 <__muldf3+0x820>
  8024a8:	3027883a 	mov	r19,r6
  8024ac:	00800044 	movi	r2,1
  8024b0:	0021883a 	mov	r16,zero
  8024b4:	002d883a 	mov	r22,zero
  8024b8:	003e6e06 	br	801e74 <__alt_data_end+0xff801e74>
  8024bc:	4007883a 	mov	r3,r8
  8024c0:	003f9706 	br	802320 <__alt_data_end+0xff802320>
  8024c4:	017ff844 	movi	r5,-31
  8024c8:	2885c83a 	sub	r2,r5,r2
  8024cc:	888ad83a 	srl	r5,r17,r2
  8024d0:	00800804 	movi	r2,32
  8024d4:	18801a26 	beq	r3,r2,802540 <__muldf3+0x848>
  8024d8:	01001004 	movi	r4,64
  8024dc:	20c7c83a 	sub	r3,r4,r3
  8024e0:	88e2983a 	sll	r17,r17,r3
  8024e4:	8ca4b03a 	or	r18,r17,r18
  8024e8:	9004c03a 	cmpne	r2,r18,zero
  8024ec:	2884b03a 	or	r2,r5,r2
  8024f0:	144001cc 	andi	r17,r2,7
  8024f4:	88000d1e 	bne	r17,zero,80252c <__muldf3+0x834>
  8024f8:	0021883a 	mov	r16,zero
  8024fc:	102cd0fa 	srli	r22,r2,3
  802500:	3027883a 	mov	r19,r6
  802504:	0005883a 	mov	r2,zero
  802508:	b46cb03a 	or	r22,r22,r17
  80250c:	003e5906 	br	801e74 <__alt_data_end+0xff801e74>
  802510:	1007883a 	mov	r3,r2
  802514:	0023883a 	mov	r17,zero
  802518:	8820927a 	slli	r16,r17,9
  80251c:	1805883a 	mov	r2,r3
  802520:	8822977a 	slli	r17,r17,29
  802524:	8020d33a 	srli	r16,r16,12
  802528:	003ff406 	br	8024fc <__alt_data_end+0xff8024fc>
  80252c:	10c003cc 	andi	r3,r2,15
  802530:	01000104 	movi	r4,4
  802534:	193ff626 	beq	r3,r4,802510 <__alt_data_end+0xff802510>
  802538:	0023883a 	mov	r17,zero
  80253c:	003fd506 	br	802494 <__alt_data_end+0xff802494>
  802540:	0023883a 	mov	r17,zero
  802544:	003fe706 	br	8024e4 <__alt_data_end+0xff8024e4>
  802548:	00800434 	movhi	r2,16
  80254c:	8c000234 	orhi	r16,r17,8
  802550:	10bfffc4 	addi	r2,r2,-1
  802554:	3027883a 	mov	r19,r6
  802558:	80a0703a 	and	r16,r16,r2
  80255c:	902d883a 	mov	r22,r18
  802560:	003eac06 	br	802014 <__alt_data_end+0xff802014>

00802564 <__fixdfsi>:
  802564:	280cd53a 	srli	r6,r5,20
  802568:	00c00434 	movhi	r3,16
  80256c:	18ffffc4 	addi	r3,r3,-1
  802570:	3181ffcc 	andi	r6,r6,2047
  802574:	01c0ff84 	movi	r7,1022
  802578:	28c6703a 	and	r3,r5,r3
  80257c:	280ad7fa 	srli	r5,r5,31
  802580:	3980120e 	bge	r7,r6,8025cc <__fixdfsi+0x68>
  802584:	00810744 	movi	r2,1053
  802588:	11800c16 	blt	r2,r6,8025bc <__fixdfsi+0x58>
  80258c:	00810cc4 	movi	r2,1075
  802590:	1185c83a 	sub	r2,r2,r6
  802594:	01c007c4 	movi	r7,31
  802598:	18c00434 	orhi	r3,r3,16
  80259c:	38800d16 	blt	r7,r2,8025d4 <__fixdfsi+0x70>
  8025a0:	31befb44 	addi	r6,r6,-1043
  8025a4:	2084d83a 	srl	r2,r4,r2
  8025a8:	1986983a 	sll	r3,r3,r6
  8025ac:	1884b03a 	or	r2,r3,r2
  8025b0:	28000726 	beq	r5,zero,8025d0 <__fixdfsi+0x6c>
  8025b4:	0085c83a 	sub	r2,zero,r2
  8025b8:	f800283a 	ret
  8025bc:	00a00034 	movhi	r2,32768
  8025c0:	10bfffc4 	addi	r2,r2,-1
  8025c4:	2885883a 	add	r2,r5,r2
  8025c8:	f800283a 	ret
  8025cc:	0005883a 	mov	r2,zero
  8025d0:	f800283a 	ret
  8025d4:	008104c4 	movi	r2,1043
  8025d8:	1185c83a 	sub	r2,r2,r6
  8025dc:	1884d83a 	srl	r2,r3,r2
  8025e0:	003ff306 	br	8025b0 <__alt_data_end+0xff8025b0>

008025e4 <__floatsidf>:
  8025e4:	defffd04 	addi	sp,sp,-12
  8025e8:	dfc00215 	stw	ra,8(sp)
  8025ec:	dc400115 	stw	r17,4(sp)
  8025f0:	dc000015 	stw	r16,0(sp)
  8025f4:	20002b26 	beq	r4,zero,8026a4 <__floatsidf+0xc0>
  8025f8:	2023883a 	mov	r17,r4
  8025fc:	2020d7fa 	srli	r16,r4,31
  802600:	20002d16 	blt	r4,zero,8026b8 <__floatsidf+0xd4>
  802604:	8809883a 	mov	r4,r17
  802608:	08026c00 	call	8026c0 <__clzsi2>
  80260c:	01410784 	movi	r5,1054
  802610:	288bc83a 	sub	r5,r5,r2
  802614:	01010cc4 	movi	r4,1075
  802618:	2149c83a 	sub	r4,r4,r5
  80261c:	00c007c4 	movi	r3,31
  802620:	1900160e 	bge	r3,r4,80267c <__floatsidf+0x98>
  802624:	00c104c4 	movi	r3,1043
  802628:	1947c83a 	sub	r3,r3,r5
  80262c:	88c6983a 	sll	r3,r17,r3
  802630:	00800434 	movhi	r2,16
  802634:	10bfffc4 	addi	r2,r2,-1
  802638:	1886703a 	and	r3,r3,r2
  80263c:	2941ffcc 	andi	r5,r5,2047
  802640:	800d883a 	mov	r6,r16
  802644:	0005883a 	mov	r2,zero
  802648:	280a953a 	slli	r5,r5,20
  80264c:	31803fcc 	andi	r6,r6,255
  802650:	01000434 	movhi	r4,16
  802654:	300c97fa 	slli	r6,r6,31
  802658:	213fffc4 	addi	r4,r4,-1
  80265c:	1906703a 	and	r3,r3,r4
  802660:	1946b03a 	or	r3,r3,r5
  802664:	1986b03a 	or	r3,r3,r6
  802668:	dfc00217 	ldw	ra,8(sp)
  80266c:	dc400117 	ldw	r17,4(sp)
  802670:	dc000017 	ldw	r16,0(sp)
  802674:	dec00304 	addi	sp,sp,12
  802678:	f800283a 	ret
  80267c:	00c002c4 	movi	r3,11
  802680:	1887c83a 	sub	r3,r3,r2
  802684:	88c6d83a 	srl	r3,r17,r3
  802688:	8904983a 	sll	r2,r17,r4
  80268c:	01000434 	movhi	r4,16
  802690:	213fffc4 	addi	r4,r4,-1
  802694:	2941ffcc 	andi	r5,r5,2047
  802698:	1906703a 	and	r3,r3,r4
  80269c:	800d883a 	mov	r6,r16
  8026a0:	003fe906 	br	802648 <__alt_data_end+0xff802648>
  8026a4:	000d883a 	mov	r6,zero
  8026a8:	000b883a 	mov	r5,zero
  8026ac:	0007883a 	mov	r3,zero
  8026b0:	0005883a 	mov	r2,zero
  8026b4:	003fe406 	br	802648 <__alt_data_end+0xff802648>
  8026b8:	0123c83a 	sub	r17,zero,r4
  8026bc:	003fd106 	br	802604 <__alt_data_end+0xff802604>

008026c0 <__clzsi2>:
  8026c0:	00bfffd4 	movui	r2,65535
  8026c4:	11000536 	bltu	r2,r4,8026dc <__clzsi2+0x1c>
  8026c8:	00803fc4 	movi	r2,255
  8026cc:	11000f36 	bltu	r2,r4,80270c <__clzsi2+0x4c>
  8026d0:	00800804 	movi	r2,32
  8026d4:	0007883a 	mov	r3,zero
  8026d8:	00000506 	br	8026f0 <__clzsi2+0x30>
  8026dc:	00804034 	movhi	r2,256
  8026e0:	10bfffc4 	addi	r2,r2,-1
  8026e4:	11000c2e 	bgeu	r2,r4,802718 <__clzsi2+0x58>
  8026e8:	00800204 	movi	r2,8
  8026ec:	00c00604 	movi	r3,24
  8026f0:	20c8d83a 	srl	r4,r4,r3
  8026f4:	00c02034 	movhi	r3,128
  8026f8:	18d1e884 	addi	r3,r3,18338
  8026fc:	1909883a 	add	r4,r3,r4
  802700:	20c00003 	ldbu	r3,0(r4)
  802704:	10c5c83a 	sub	r2,r2,r3
  802708:	f800283a 	ret
  80270c:	00800604 	movi	r2,24
  802710:	00c00204 	movi	r3,8
  802714:	003ff606 	br	8026f0 <__alt_data_end+0xff8026f0>
  802718:	00800404 	movi	r2,16
  80271c:	1007883a 	mov	r3,r2
  802720:	003ff306 	br	8026f0 <__alt_data_end+0xff8026f0>

00802724 <atoi>:
  802724:	01800284 	movi	r6,10
  802728:	000b883a 	mov	r5,zero
  80272c:	08030481 	jmpi	803048 <strtol>

00802730 <_atoi_r>:
  802730:	01c00284 	movi	r7,10
  802734:	000d883a 	mov	r6,zero
  802738:	0802e141 	jmpi	802e14 <_strtol_r>

0080273c <malloc>:
  80273c:	00802034 	movhi	r2,128
  802740:	10936104 	addi	r2,r2,19844
  802744:	200b883a 	mov	r5,r4
  802748:	11000017 	ldw	r4,0(r2)
  80274c:	08028681 	jmpi	802868 <_malloc_r>

00802750 <free>:
  802750:	00802034 	movhi	r2,128
  802754:	10936104 	addi	r2,r2,19844
  802758:	200b883a 	mov	r5,r4
  80275c:	11000017 	ldw	r4,0(r2)
  802760:	08027841 	jmpi	802784 <_free_r>

00802764 <memset>:
  802764:	2005883a 	mov	r2,r4
  802768:	2007883a 	mov	r3,r4
  80276c:	218d883a 	add	r6,r4,r6
  802770:	19800326 	beq	r3,r6,802780 <memset+0x1c>
  802774:	19400005 	stb	r5,0(r3)
  802778:	18c00044 	addi	r3,r3,1
  80277c:	003ffc06 	br	802770 <__alt_data_end+0xff802770>
  802780:	f800283a 	ret

00802784 <_free_r>:
  802784:	28003726 	beq	r5,zero,802864 <_free_r+0xe0>
  802788:	28ffff17 	ldw	r3,-4(r5)
  80278c:	28bfff04 	addi	r2,r5,-4
  802790:	1800010e 	bge	r3,zero,802798 <_free_r+0x14>
  802794:	10c5883a 	add	r2,r2,r3
  802798:	01402034 	movhi	r5,128
  80279c:	29541704 	addi	r5,r5,20572
  8027a0:	28c00017 	ldw	r3,0(r5)
  8027a4:	280d883a 	mov	r6,r5
  8027a8:	1800031e 	bne	r3,zero,8027b8 <_free_r+0x34>
  8027ac:	10000115 	stw	zero,4(r2)
  8027b0:	28800015 	stw	r2,0(r5)
  8027b4:	f800283a 	ret
  8027b8:	10c00c2e 	bgeu	r2,r3,8027ec <_free_r+0x68>
  8027bc:	11000017 	ldw	r4,0(r2)
  8027c0:	110b883a 	add	r5,r2,r4
  8027c4:	1940041e 	bne	r3,r5,8027d8 <_free_r+0x54>
  8027c8:	19400017 	ldw	r5,0(r3)
  8027cc:	18c00117 	ldw	r3,4(r3)
  8027d0:	2909883a 	add	r4,r5,r4
  8027d4:	11000015 	stw	r4,0(r2)
  8027d8:	10c00115 	stw	r3,4(r2)
  8027dc:	30800015 	stw	r2,0(r6)
  8027e0:	f800283a 	ret
  8027e4:	11400336 	bltu	r2,r5,8027f4 <_free_r+0x70>
  8027e8:	2807883a 	mov	r3,r5
  8027ec:	19400117 	ldw	r5,4(r3)
  8027f0:	283ffc1e 	bne	r5,zero,8027e4 <__alt_data_end+0xff8027e4>
  8027f4:	19c00017 	ldw	r7,0(r3)
  8027f8:	19cd883a 	add	r6,r3,r7
  8027fc:	30800a1e 	bne	r6,r2,802828 <_free_r+0xa4>
  802800:	10800017 	ldw	r2,0(r2)
  802804:	3885883a 	add	r2,r7,r2
  802808:	18800015 	stw	r2,0(r3)
  80280c:	1889883a 	add	r4,r3,r2
  802810:	2900141e 	bne	r5,r4,802864 <_free_r+0xe0>
  802814:	29000017 	ldw	r4,0(r5)
  802818:	2085883a 	add	r2,r4,r2
  80281c:	18800015 	stw	r2,0(r3)
  802820:	28800117 	ldw	r2,4(r5)
  802824:	00000e06 	br	802860 <_free_r+0xdc>
  802828:	1180032e 	bgeu	r2,r6,802838 <_free_r+0xb4>
  80282c:	00800304 	movi	r2,12
  802830:	20800015 	stw	r2,0(r4)
  802834:	f800283a 	ret
  802838:	11000017 	ldw	r4,0(r2)
  80283c:	110d883a 	add	r6,r2,r4
  802840:	2980061e 	bne	r5,r6,80285c <_free_r+0xd8>
  802844:	29800017 	ldw	r6,0(r5)
  802848:	3109883a 	add	r4,r6,r4
  80284c:	11000015 	stw	r4,0(r2)
  802850:	29000117 	ldw	r4,4(r5)
  802854:	11000115 	stw	r4,4(r2)
  802858:	00000106 	br	802860 <_free_r+0xdc>
  80285c:	11400115 	stw	r5,4(r2)
  802860:	18800115 	stw	r2,4(r3)
  802864:	f800283a 	ret

00802868 <_malloc_r>:
  802868:	defffb04 	addi	sp,sp,-20
  80286c:	00bfff04 	movi	r2,-4
  802870:	dc400115 	stw	r17,4(sp)
  802874:	2c4000c4 	addi	r17,r5,3
  802878:	88a2703a 	and	r17,r17,r2
  80287c:	dc800215 	stw	r18,8(sp)
  802880:	dfc00415 	stw	ra,16(sp)
  802884:	dcc00315 	stw	r19,12(sp)
  802888:	dc000015 	stw	r16,0(sp)
  80288c:	8c400204 	addi	r17,r17,8
  802890:	00800304 	movi	r2,12
  802894:	2025883a 	mov	r18,r4
  802898:	8880022e 	bgeu	r17,r2,8028a4 <_malloc_r+0x3c>
  80289c:	1023883a 	mov	r17,r2
  8028a0:	00000506 	br	8028b8 <_malloc_r+0x50>
  8028a4:	8800040e 	bge	r17,zero,8028b8 <_malloc_r+0x50>
  8028a8:	00800304 	movi	r2,12
  8028ac:	90800015 	stw	r2,0(r18)
  8028b0:	0005883a 	mov	r2,zero
  8028b4:	00003b06 	br	8029a4 <_malloc_r+0x13c>
  8028b8:	897ffb36 	bltu	r17,r5,8028a8 <__alt_data_end+0xff8028a8>
  8028bc:	00802034 	movhi	r2,128
  8028c0:	10941704 	addi	r2,r2,20572
  8028c4:	10c00017 	ldw	r3,0(r2)
  8028c8:	1009883a 	mov	r4,r2
  8028cc:	1821883a 	mov	r16,r3
  8028d0:	80000926 	beq	r16,zero,8028f8 <_malloc_r+0x90>
  8028d4:	80800017 	ldw	r2,0(r16)
  8028d8:	1445c83a 	sub	r2,r2,r17
  8028dc:	10001516 	blt	r2,zero,802934 <_malloc_r+0xcc>
  8028e0:	014002c4 	movi	r5,11
  8028e4:	28800d2e 	bgeu	r5,r2,80291c <_malloc_r+0xb4>
  8028e8:	80800015 	stw	r2,0(r16)
  8028ec:	80a1883a 	add	r16,r16,r2
  8028f0:	84400015 	stw	r17,0(r16)
  8028f4:	8000221e 	bne	r16,zero,802980 <_malloc_r+0x118>
  8028f8:	04002034 	movhi	r16,128
  8028fc:	84141604 	addi	r16,r16,20568
  802900:	80800017 	ldw	r2,0(r16)
  802904:	10000e1e 	bne	r2,zero,802940 <_malloc_r+0xd8>
  802908:	000b883a 	mov	r5,zero
  80290c:	9009883a 	mov	r4,r18
  802910:	0802adc0 	call	802adc <_sbrk_r>
  802914:	80800015 	stw	r2,0(r16)
  802918:	00000906 	br	802940 <_malloc_r+0xd8>
  80291c:	80800117 	ldw	r2,4(r16)
  802920:	1c00021e 	bne	r3,r16,80292c <_malloc_r+0xc4>
  802924:	20800015 	stw	r2,0(r4)
  802928:	00001506 	br	802980 <_malloc_r+0x118>
  80292c:	18800115 	stw	r2,4(r3)
  802930:	00001306 	br	802980 <_malloc_r+0x118>
  802934:	8007883a 	mov	r3,r16
  802938:	84000117 	ldw	r16,4(r16)
  80293c:	003fe406 	br	8028d0 <__alt_data_end+0xff8028d0>
  802940:	880b883a 	mov	r5,r17
  802944:	9009883a 	mov	r4,r18
  802948:	0802adc0 	call	802adc <_sbrk_r>
  80294c:	04ffffc4 	movi	r19,-1
  802950:	14ffd526 	beq	r2,r19,8028a8 <__alt_data_end+0xff8028a8>
  802954:	140000c4 	addi	r16,r2,3
  802958:	00ffff04 	movi	r3,-4
  80295c:	80e0703a 	and	r16,r16,r3
  802960:	1400021e 	bne	r2,r16,80296c <_malloc_r+0x104>
  802964:	84400015 	stw	r17,0(r16)
  802968:	00000506 	br	802980 <_malloc_r+0x118>
  80296c:	808bc83a 	sub	r5,r16,r2
  802970:	9009883a 	mov	r4,r18
  802974:	0802adc0 	call	802adc <_sbrk_r>
  802978:	14fffa1e 	bne	r2,r19,802964 <__alt_data_end+0xff802964>
  80297c:	003fca06 	br	8028a8 <__alt_data_end+0xff8028a8>
  802980:	810002c4 	addi	r4,r16,11
  802984:	00bffe04 	movi	r2,-8
  802988:	80c00104 	addi	r3,r16,4
  80298c:	2084703a 	and	r2,r4,r2
  802990:	10c7c83a 	sub	r3,r2,r3
  802994:	18000326 	beq	r3,zero,8029a4 <_malloc_r+0x13c>
  802998:	80e1883a 	add	r16,r16,r3
  80299c:	00c7c83a 	sub	r3,zero,r3
  8029a0:	80c00015 	stw	r3,0(r16)
  8029a4:	dfc00417 	ldw	ra,16(sp)
  8029a8:	dcc00317 	ldw	r19,12(sp)
  8029ac:	dc800217 	ldw	r18,8(sp)
  8029b0:	dc400117 	ldw	r17,4(sp)
  8029b4:	dc000017 	ldw	r16,0(sp)
  8029b8:	dec00504 	addi	sp,sp,20
  8029bc:	f800283a 	ret

008029c0 <_printf_r>:
  8029c0:	defffd04 	addi	sp,sp,-12
  8029c4:	dfc00015 	stw	ra,0(sp)
  8029c8:	d9800115 	stw	r6,4(sp)
  8029cc:	d9c00215 	stw	r7,8(sp)
  8029d0:	20c00217 	ldw	r3,8(r4)
  8029d4:	01802034 	movhi	r6,128
  8029d8:	318ef304 	addi	r6,r6,15308
  8029dc:	19800115 	stw	r6,4(r3)
  8029e0:	280d883a 	mov	r6,r5
  8029e4:	21400217 	ldw	r5,8(r4)
  8029e8:	d9c00104 	addi	r7,sp,4
  8029ec:	08036840 	call	803684 <___vfprintf_internal_r>
  8029f0:	dfc00017 	ldw	ra,0(sp)
  8029f4:	dec00304 	addi	sp,sp,12
  8029f8:	f800283a 	ret

008029fc <printf>:
  8029fc:	defffc04 	addi	sp,sp,-16
  802a00:	dfc00015 	stw	ra,0(sp)
  802a04:	d9400115 	stw	r5,4(sp)
  802a08:	d9800215 	stw	r6,8(sp)
  802a0c:	d9c00315 	stw	r7,12(sp)
  802a10:	00802034 	movhi	r2,128
  802a14:	10936104 	addi	r2,r2,19844
  802a18:	10800017 	ldw	r2,0(r2)
  802a1c:	01402034 	movhi	r5,128
  802a20:	294ef304 	addi	r5,r5,15308
  802a24:	10c00217 	ldw	r3,8(r2)
  802a28:	d9800104 	addi	r6,sp,4
  802a2c:	19400115 	stw	r5,4(r3)
  802a30:	200b883a 	mov	r5,r4
  802a34:	11000217 	ldw	r4,8(r2)
  802a38:	0803bb00 	call	803bb0 <__vfprintf_internal>
  802a3c:	dfc00017 	ldw	ra,0(sp)
  802a40:	dec00404 	addi	sp,sp,16
  802a44:	f800283a 	ret

00802a48 <_puts_r>:
  802a48:	defffd04 	addi	sp,sp,-12
  802a4c:	dc000015 	stw	r16,0(sp)
  802a50:	2021883a 	mov	r16,r4
  802a54:	2809883a 	mov	r4,r5
  802a58:	dfc00215 	stw	ra,8(sp)
  802a5c:	dc400115 	stw	r17,4(sp)
  802a60:	2823883a 	mov	r17,r5
  802a64:	0802c400 	call	802c40 <strlen>
  802a68:	81400217 	ldw	r5,8(r16)
  802a6c:	01002034 	movhi	r4,128
  802a70:	210ef304 	addi	r4,r4,15308
  802a74:	29000115 	stw	r4,4(r5)
  802a78:	100f883a 	mov	r7,r2
  802a7c:	880d883a 	mov	r6,r17
  802a80:	8009883a 	mov	r4,r16
  802a84:	0803bcc0 	call	803bcc <__sfvwrite_small_dev>
  802a88:	00ffffc4 	movi	r3,-1
  802a8c:	10c00926 	beq	r2,r3,802ab4 <_puts_r+0x6c>
  802a90:	81400217 	ldw	r5,8(r16)
  802a94:	01802034 	movhi	r6,128
  802a98:	01c00044 	movi	r7,1
  802a9c:	28800117 	ldw	r2,4(r5)
  802aa0:	3191e804 	addi	r6,r6,18336
  802aa4:	8009883a 	mov	r4,r16
  802aa8:	103ee83a 	callr	r2
  802aac:	10bfffe0 	cmpeqi	r2,r2,-1
  802ab0:	0085c83a 	sub	r2,zero,r2
  802ab4:	dfc00217 	ldw	ra,8(sp)
  802ab8:	dc400117 	ldw	r17,4(sp)
  802abc:	dc000017 	ldw	r16,0(sp)
  802ac0:	dec00304 	addi	sp,sp,12
  802ac4:	f800283a 	ret

00802ac8 <puts>:
  802ac8:	00802034 	movhi	r2,128
  802acc:	10936104 	addi	r2,r2,19844
  802ad0:	200b883a 	mov	r5,r4
  802ad4:	11000017 	ldw	r4,0(r2)
  802ad8:	0802a481 	jmpi	802a48 <_puts_r>

00802adc <_sbrk_r>:
  802adc:	defffd04 	addi	sp,sp,-12
  802ae0:	dc000015 	stw	r16,0(sp)
  802ae4:	04002034 	movhi	r16,128
  802ae8:	dc400115 	stw	r17,4(sp)
  802aec:	84141804 	addi	r16,r16,20576
  802af0:	2023883a 	mov	r17,r4
  802af4:	2809883a 	mov	r4,r5
  802af8:	dfc00215 	stw	ra,8(sp)
  802afc:	80000015 	stw	zero,0(r16)
  802b00:	08041800 	call	804180 <sbrk>
  802b04:	00ffffc4 	movi	r3,-1
  802b08:	10c0031e 	bne	r2,r3,802b18 <_sbrk_r+0x3c>
  802b0c:	80c00017 	ldw	r3,0(r16)
  802b10:	18000126 	beq	r3,zero,802b18 <_sbrk_r+0x3c>
  802b14:	88c00015 	stw	r3,0(r17)
  802b18:	dfc00217 	ldw	ra,8(sp)
  802b1c:	dc400117 	ldw	r17,4(sp)
  802b20:	dc000017 	ldw	r16,0(sp)
  802b24:	dec00304 	addi	sp,sp,12
  802b28:	f800283a 	ret

00802b2c <_sprintf_r>:
  802b2c:	defff704 	addi	sp,sp,-36
  802b30:	dfc00715 	stw	ra,28(sp)
  802b34:	d9c00815 	stw	r7,32(sp)
  802b38:	00808204 	movi	r2,520
  802b3c:	d880000d 	sth	r2,0(sp)
  802b40:	00a00034 	movhi	r2,32768
  802b44:	10bfffc4 	addi	r2,r2,-1
  802b48:	d8800515 	stw	r2,20(sp)
  802b4c:	d8800315 	stw	r2,12(sp)
  802b50:	00bfffc4 	movi	r2,-1
  802b54:	d880008d 	sth	r2,2(sp)
  802b58:	00802034 	movhi	r2,128
  802b5c:	d9400415 	stw	r5,16(sp)
  802b60:	d9400215 	stw	r5,8(sp)
  802b64:	108f2104 	addi	r2,r2,15492
  802b68:	d9c00804 	addi	r7,sp,32
  802b6c:	d80b883a 	mov	r5,sp
  802b70:	d8800115 	stw	r2,4(sp)
  802b74:	d8000615 	stw	zero,24(sp)
  802b78:	08030d00 	call	8030d0 <___svfprintf_internal_r>
  802b7c:	d8c00417 	ldw	r3,16(sp)
  802b80:	18000005 	stb	zero,0(r3)
  802b84:	dfc00717 	ldw	ra,28(sp)
  802b88:	dec00904 	addi	sp,sp,36
  802b8c:	f800283a 	ret

00802b90 <sprintf>:
  802b90:	defff604 	addi	sp,sp,-40
  802b94:	dfc00715 	stw	ra,28(sp)
  802b98:	d9800815 	stw	r6,32(sp)
  802b9c:	d9c00915 	stw	r7,36(sp)
  802ba0:	00808204 	movi	r2,520
  802ba4:	d880000d 	sth	r2,0(sp)
  802ba8:	00a00034 	movhi	r2,32768
  802bac:	10bfffc4 	addi	r2,r2,-1
  802bb0:	d8800515 	stw	r2,20(sp)
  802bb4:	d8800315 	stw	r2,12(sp)
  802bb8:	00bfffc4 	movi	r2,-1
  802bbc:	d880008d 	sth	r2,2(sp)
  802bc0:	00802034 	movhi	r2,128
  802bc4:	108f2104 	addi	r2,r2,15492
  802bc8:	d8800115 	stw	r2,4(sp)
  802bcc:	00802034 	movhi	r2,128
  802bd0:	10936104 	addi	r2,r2,19844
  802bd4:	d9000415 	stw	r4,16(sp)
  802bd8:	d9000215 	stw	r4,8(sp)
  802bdc:	11000017 	ldw	r4,0(r2)
  802be0:	280d883a 	mov	r6,r5
  802be4:	d9c00804 	addi	r7,sp,32
  802be8:	d80b883a 	mov	r5,sp
  802bec:	d8000615 	stw	zero,24(sp)
  802bf0:	08030d00 	call	8030d0 <___svfprintf_internal_r>
  802bf4:	d8c00417 	ldw	r3,16(sp)
  802bf8:	18000005 	stb	zero,0(r3)
  802bfc:	dfc00717 	ldw	ra,28(sp)
  802c00:	dec00a04 	addi	sp,sp,40
  802c04:	f800283a 	ret

00802c08 <strcmp>:
  802c08:	20800003 	ldbu	r2,0(r4)
  802c0c:	10c03fcc 	andi	r3,r2,255
  802c10:	18c0201c 	xori	r3,r3,128
  802c14:	18ffe004 	addi	r3,r3,-128
  802c18:	18000526 	beq	r3,zero,802c30 <strcmp+0x28>
  802c1c:	29800007 	ldb	r6,0(r5)
  802c20:	1980031e 	bne	r3,r6,802c30 <strcmp+0x28>
  802c24:	21000044 	addi	r4,r4,1
  802c28:	29400044 	addi	r5,r5,1
  802c2c:	003ff606 	br	802c08 <__alt_data_end+0xff802c08>
  802c30:	28c00003 	ldbu	r3,0(r5)
  802c34:	10803fcc 	andi	r2,r2,255
  802c38:	10c5c83a 	sub	r2,r2,r3
  802c3c:	f800283a 	ret

00802c40 <strlen>:
  802c40:	2005883a 	mov	r2,r4
  802c44:	10c00007 	ldb	r3,0(r2)
  802c48:	18000226 	beq	r3,zero,802c54 <strlen+0x14>
  802c4c:	10800044 	addi	r2,r2,1
  802c50:	003ffc06 	br	802c44 <__alt_data_end+0xff802c44>
  802c54:	1105c83a 	sub	r2,r2,r4
  802c58:	f800283a 	ret

00802c5c <strncpy>:
  802c5c:	2005883a 	mov	r2,r4
  802c60:	200f883a 	mov	r7,r4
  802c64:	30000c26 	beq	r6,zero,802c98 <strncpy+0x3c>
  802c68:	2a000003 	ldbu	r8,0(r5)
  802c6c:	38c00044 	addi	r3,r7,1
  802c70:	31bfffc4 	addi	r6,r6,-1
  802c74:	3a000005 	stb	r8,0(r7)
  802c78:	42003fcc 	andi	r8,r8,255
  802c7c:	4200201c 	xori	r8,r8,128
  802c80:	423fe004 	addi	r8,r8,-128
  802c84:	29400044 	addi	r5,r5,1
  802c88:	180f883a 	mov	r7,r3
  802c8c:	403ff51e 	bne	r8,zero,802c64 <__alt_data_end+0xff802c64>
  802c90:	198d883a 	add	r6,r3,r6
  802c94:	00000106 	br	802c9c <strncpy+0x40>
  802c98:	f800283a 	ret
  802c9c:	30c00326 	beq	r6,r3,802cac <strncpy+0x50>
  802ca0:	18000005 	stb	zero,0(r3)
  802ca4:	18c00044 	addi	r3,r3,1
  802ca8:	003ffc06 	br	802c9c <__alt_data_end+0xff802c9c>
  802cac:	f800283a 	ret

00802cb0 <strtok>:
  802cb0:	00802034 	movhi	r2,128
  802cb4:	defffc04 	addi	sp,sp,-16
  802cb8:	10936104 	addi	r2,r2,19844
  802cbc:	dc000115 	stw	r16,4(sp)
  802cc0:	14000017 	ldw	r16,0(r2)
  802cc4:	dc400215 	stw	r17,8(sp)
  802cc8:	dfc00315 	stw	ra,12(sp)
  802ccc:	80803617 	ldw	r2,216(r16)
  802cd0:	2023883a 	mov	r17,r4
  802cd4:	1000211e 	bne	r2,zero,802d5c <strtok+0xac>
  802cd8:	01001404 	movi	r4,80
  802cdc:	d9400015 	stw	r5,0(sp)
  802ce0:	080273c0 	call	80273c <malloc>
  802ce4:	80803615 	stw	r2,216(r16)
  802ce8:	10000215 	stw	zero,8(r2)
  802cec:	10000015 	stw	zero,0(r2)
  802cf0:	10000115 	stw	zero,4(r2)
  802cf4:	80803617 	ldw	r2,216(r16)
  802cf8:	10000415 	stw	zero,16(r2)
  802cfc:	10000315 	stw	zero,12(r2)
  802d00:	80803617 	ldw	r2,216(r16)
  802d04:	10000615 	stw	zero,24(r2)
  802d08:	10000515 	stw	zero,20(r2)
  802d0c:	80803617 	ldw	r2,216(r16)
  802d10:	10000b15 	stw	zero,44(r2)
  802d14:	10000a15 	stw	zero,40(r2)
  802d18:	80803617 	ldw	r2,216(r16)
  802d1c:	10000d15 	stw	zero,52(r2)
  802d20:	10000c15 	stw	zero,48(r2)
  802d24:	80803617 	ldw	r2,216(r16)
  802d28:	10000f15 	stw	zero,60(r2)
  802d2c:	10000e15 	stw	zero,56(r2)
  802d30:	80803617 	ldw	r2,216(r16)
  802d34:	10001115 	stw	zero,68(r2)
  802d38:	10001015 	stw	zero,64(r2)
  802d3c:	80803617 	ldw	r2,216(r16)
  802d40:	10001315 	stw	zero,76(r2)
  802d44:	10001215 	stw	zero,72(r2)
  802d48:	80803617 	ldw	r2,216(r16)
  802d4c:	10000705 	stb	zero,28(r2)
  802d50:	80803617 	ldw	r2,216(r16)
  802d54:	d9400017 	ldw	r5,0(sp)
  802d58:	10000915 	stw	zero,36(r2)
  802d5c:	81803617 	ldw	r6,216(r16)
  802d60:	01c00044 	movi	r7,1
  802d64:	8809883a 	mov	r4,r17
  802d68:	dfc00317 	ldw	ra,12(sp)
  802d6c:	dc400217 	ldw	r17,8(sp)
  802d70:	dc000117 	ldw	r16,4(sp)
  802d74:	dec00404 	addi	sp,sp,16
  802d78:	0802d7c1 	jmpi	802d7c <__strtok_r>

00802d7c <__strtok_r>:
  802d7c:	2000021e 	bne	r4,zero,802d88 <__strtok_r+0xc>
  802d80:	31000017 	ldw	r4,0(r6)
  802d84:	20001f26 	beq	r4,zero,802e04 <__strtok_r+0x88>
  802d88:	2005883a 	mov	r2,r4
  802d8c:	12000007 	ldb	r8,0(r2)
  802d90:	21000044 	addi	r4,r4,1
  802d94:	2807883a 	mov	r3,r5
  802d98:	1a400007 	ldb	r9,0(r3)
  802d9c:	48000626 	beq	r9,zero,802db8 <__strtok_r+0x3c>
  802da0:	18c00044 	addi	r3,r3,1
  802da4:	427ffc1e 	bne	r8,r9,802d98 <__alt_data_end+0xff802d98>
  802da8:	383ff71e 	bne	r7,zero,802d88 <__alt_data_end+0xff802d88>
  802dac:	31000015 	stw	r4,0(r6)
  802db0:	10000005 	stb	zero,0(r2)
  802db4:	f800283a 	ret
  802db8:	4000061e 	bne	r8,zero,802dd4 <__strtok_r+0x58>
  802dbc:	30000015 	stw	zero,0(r6)
  802dc0:	00001006 	br	802e04 <__strtok_r+0x88>
  802dc4:	19c00007 	ldb	r7,0(r3)
  802dc8:	51c00826 	beq	r10,r7,802dec <__strtok_r+0x70>
  802dcc:	18c00044 	addi	r3,r3,1
  802dd0:	383ffc1e 	bne	r7,zero,802dc4 <__alt_data_end+0xff802dc4>
  802dd4:	2011883a 	mov	r8,r4
  802dd8:	21000044 	addi	r4,r4,1
  802ddc:	2013883a 	mov	r9,r4
  802de0:	42800007 	ldb	r10,0(r8)
  802de4:	2807883a 	mov	r3,r5
  802de8:	003ff606 	br	802dc4 <__alt_data_end+0xff802dc4>
  802dec:	50000226 	beq	r10,zero,802df8 <__strtok_r+0x7c>
  802df0:	40000005 	stb	zero,0(r8)
  802df4:	00000106 	br	802dfc <__strtok_r+0x80>
  802df8:	0013883a 	mov	r9,zero
  802dfc:	32400015 	stw	r9,0(r6)
  802e00:	f800283a 	ret
  802e04:	0005883a 	mov	r2,zero
  802e08:	f800283a 	ret

00802e0c <strtok_r>:
  802e0c:	01c00044 	movi	r7,1
  802e10:	0802d7c1 	jmpi	802d7c <__strtok_r>

00802e14 <_strtol_r>:
  802e14:	00802034 	movhi	r2,128
  802e18:	defff304 	addi	sp,sp,-52
  802e1c:	10935f04 	addi	r2,r2,19836
  802e20:	dcc00615 	stw	r19,24(sp)
  802e24:	14c00017 	ldw	r19,0(r2)
  802e28:	df000b15 	stw	fp,44(sp)
  802e2c:	dd400815 	stw	r21,32(sp)
  802e30:	dd000715 	stw	r20,28(sp)
  802e34:	dc800515 	stw	r18,20(sp)
  802e38:	202b883a 	mov	r21,r4
  802e3c:	dfc00c15 	stw	ra,48(sp)
  802e40:	ddc00a15 	stw	r23,40(sp)
  802e44:	dd800915 	stw	r22,36(sp)
  802e48:	dc400415 	stw	r17,16(sp)
  802e4c:	dc000315 	stw	r16,12(sp)
  802e50:	2829883a 	mov	r20,r5
  802e54:	3039883a 	mov	fp,r6
  802e58:	3825883a 	mov	r18,r7
  802e5c:	2809883a 	mov	r4,r5
  802e60:	2005883a 	mov	r2,r4
  802e64:	14400003 	ldbu	r17,0(r2)
  802e68:	24000044 	addi	r16,r4,1
  802e6c:	8009883a 	mov	r4,r16
  802e70:	9c47883a 	add	r3,r19,r17
  802e74:	18c00043 	ldbu	r3,1(r3)
  802e78:	18c0020c 	andi	r3,r3,8
  802e7c:	183ff81e 	bne	r3,zero,802e60 <__alt_data_end+0xff802e60>
  802e80:	00c00b44 	movi	r3,45
  802e84:	88c0041e 	bne	r17,r3,802e98 <_strtol_r+0x84>
  802e88:	14000084 	addi	r16,r2,2
  802e8c:	14400043 	ldbu	r17,1(r2)
  802e90:	05c00044 	movi	r23,1
  802e94:	00000506 	br	802eac <_strtol_r+0x98>
  802e98:	00c00ac4 	movi	r3,43
  802e9c:	88c0021e 	bne	r17,r3,802ea8 <_strtol_r+0x94>
  802ea0:	14400043 	ldbu	r17,1(r2)
  802ea4:	14000084 	addi	r16,r2,2
  802ea8:	002f883a 	mov	r23,zero
  802eac:	90000326 	beq	r18,zero,802ebc <_strtol_r+0xa8>
  802eb0:	00800404 	movi	r2,16
  802eb4:	90800a1e 	bne	r18,r2,802ee0 <_strtol_r+0xcc>
  802eb8:	00005406 	br	80300c <_strtol_r+0x1f8>
  802ebc:	00800c04 	movi	r2,48
  802ec0:	8880501e 	bne	r17,r2,803004 <_strtol_r+0x1f0>
  802ec4:	80800003 	ldbu	r2,0(r16)
  802ec8:	00c01604 	movi	r3,88
  802ecc:	108037cc 	andi	r2,r2,223
  802ed0:	10c0481e 	bne	r2,r3,802ff4 <_strtol_r+0x1e0>
  802ed4:	84400043 	ldbu	r17,1(r16)
  802ed8:	04800404 	movi	r18,16
  802edc:	84000084 	addi	r16,r16,2
  802ee0:	00e00034 	movhi	r3,32768
  802ee4:	18ffffc4 	addi	r3,r3,-1
  802ee8:	b8c7883a 	add	r3,r23,r3
  802eec:	1809883a 	mov	r4,r3
  802ef0:	900b883a 	mov	r5,r18
  802ef4:	d8c00015 	stw	r3,0(sp)
  802ef8:	08013cc0 	call	8013cc <__umodsi3>
  802efc:	d8c00017 	ldw	r3,0(sp)
  802f00:	900b883a 	mov	r5,r18
  802f04:	102d883a 	mov	r22,r2
  802f08:	1809883a 	mov	r4,r3
  802f0c:	08013680 	call	801368 <__udivsi3>
  802f10:	100d883a 	mov	r6,r2
  802f14:	0009883a 	mov	r4,zero
  802f18:	0005883a 	mov	r2,zero
  802f1c:	01c00044 	movi	r7,1
  802f20:	023fffc4 	movi	r8,-1
  802f24:	9c47883a 	add	r3,r19,r17
  802f28:	18c00043 	ldbu	r3,1(r3)
  802f2c:	1940010c 	andi	r5,r3,4
  802f30:	28000226 	beq	r5,zero,802f3c <_strtol_r+0x128>
  802f34:	8c7ff404 	addi	r17,r17,-48
  802f38:	00000706 	br	802f58 <_strtol_r+0x144>
  802f3c:	18c000cc 	andi	r3,r3,3
  802f40:	18001a26 	beq	r3,zero,802fac <_strtol_r+0x198>
  802f44:	19c00226 	beq	r3,r7,802f50 <_strtol_r+0x13c>
  802f48:	00c015c4 	movi	r3,87
  802f4c:	00000106 	br	802f54 <_strtol_r+0x140>
  802f50:	00c00dc4 	movi	r3,55
  802f54:	88e3c83a 	sub	r17,r17,r3
  802f58:	8c80140e 	bge	r17,r18,802fac <_strtol_r+0x198>
  802f5c:	22001026 	beq	r4,r8,802fa0 <_strtol_r+0x18c>
  802f60:	30800e36 	bltu	r6,r2,802f9c <_strtol_r+0x188>
  802f64:	1180011e 	bne	r2,r6,802f6c <_strtol_r+0x158>
  802f68:	b4400c16 	blt	r22,r17,802f9c <_strtol_r+0x188>
  802f6c:	1009883a 	mov	r4,r2
  802f70:	900b883a 	mov	r5,r18
  802f74:	d9800015 	stw	r6,0(sp)
  802f78:	d9c00115 	stw	r7,4(sp)
  802f7c:	da000215 	stw	r8,8(sp)
  802f80:	08014240 	call	801424 <__mulsi3>
  802f84:	8885883a 	add	r2,r17,r2
  802f88:	01000044 	movi	r4,1
  802f8c:	d9800017 	ldw	r6,0(sp)
  802f90:	d9c00117 	ldw	r7,4(sp)
  802f94:	da000217 	ldw	r8,8(sp)
  802f98:	00000106 	br	802fa0 <_strtol_r+0x18c>
  802f9c:	013fffc4 	movi	r4,-1
  802fa0:	84400003 	ldbu	r17,0(r16)
  802fa4:	84000044 	addi	r16,r16,1
  802fa8:	003fde06 	br	802f24 <__alt_data_end+0xff802f24>
  802fac:	00ffffc4 	movi	r3,-1
  802fb0:	20c0071e 	bne	r4,r3,802fd0 <_strtol_r+0x1bc>
  802fb4:	00a00034 	movhi	r2,32768
  802fb8:	10c5883a 	add	r2,r2,r3
  802fbc:	00c00884 	movi	r3,34
  802fc0:	a8c00015 	stw	r3,0(r21)
  802fc4:	b885883a 	add	r2,r23,r2
  802fc8:	e000051e 	bne	fp,zero,802fe0 <_strtol_r+0x1cc>
  802fcc:	00001206 	br	803018 <_strtol_r+0x204>
  802fd0:	b8000126 	beq	r23,zero,802fd8 <_strtol_r+0x1c4>
  802fd4:	0085c83a 	sub	r2,zero,r2
  802fd8:	e0000f26 	beq	fp,zero,803018 <_strtol_r+0x204>
  802fdc:	20000226 	beq	r4,zero,802fe8 <_strtol_r+0x1d4>
  802fe0:	843fffc4 	addi	r16,r16,-1
  802fe4:	00000106 	br	802fec <_strtol_r+0x1d8>
  802fe8:	a021883a 	mov	r16,r20
  802fec:	e4000015 	stw	r16,0(fp)
  802ff0:	00000906 	br	803018 <_strtol_r+0x204>
  802ff4:	04400c04 	movi	r17,48
  802ff8:	903fb91e 	bne	r18,zero,802ee0 <__alt_data_end+0xff802ee0>
  802ffc:	04800204 	movi	r18,8
  803000:	003fb706 	br	802ee0 <__alt_data_end+0xff802ee0>
  803004:	04800284 	movi	r18,10
  803008:	003fb506 	br	802ee0 <__alt_data_end+0xff802ee0>
  80300c:	00800c04 	movi	r2,48
  803010:	88bfac26 	beq	r17,r2,802ec4 <__alt_data_end+0xff802ec4>
  803014:	003fb206 	br	802ee0 <__alt_data_end+0xff802ee0>
  803018:	dfc00c17 	ldw	ra,48(sp)
  80301c:	df000b17 	ldw	fp,44(sp)
  803020:	ddc00a17 	ldw	r23,40(sp)
  803024:	dd800917 	ldw	r22,36(sp)
  803028:	dd400817 	ldw	r21,32(sp)
  80302c:	dd000717 	ldw	r20,28(sp)
  803030:	dcc00617 	ldw	r19,24(sp)
  803034:	dc800517 	ldw	r18,20(sp)
  803038:	dc400417 	ldw	r17,16(sp)
  80303c:	dc000317 	ldw	r16,12(sp)
  803040:	dec00d04 	addi	sp,sp,52
  803044:	f800283a 	ret

00803048 <strtol>:
  803048:	00802034 	movhi	r2,128
  80304c:	10936104 	addi	r2,r2,19844
  803050:	300f883a 	mov	r7,r6
  803054:	280d883a 	mov	r6,r5
  803058:	200b883a 	mov	r5,r4
  80305c:	11000017 	ldw	r4,0(r2)
  803060:	0802e141 	jmpi	802e14 <_strtol_r>

00803064 <print_repeat>:
  803064:	defffb04 	addi	sp,sp,-20
  803068:	dc800315 	stw	r18,12(sp)
  80306c:	dc400215 	stw	r17,8(sp)
  803070:	dc000115 	stw	r16,4(sp)
  803074:	dfc00415 	stw	ra,16(sp)
  803078:	2025883a 	mov	r18,r4
  80307c:	2823883a 	mov	r17,r5
  803080:	d9800005 	stb	r6,0(sp)
  803084:	3821883a 	mov	r16,r7
  803088:	04000a0e 	bge	zero,r16,8030b4 <print_repeat+0x50>
  80308c:	88800117 	ldw	r2,4(r17)
  803090:	01c00044 	movi	r7,1
  803094:	d80d883a 	mov	r6,sp
  803098:	880b883a 	mov	r5,r17
  80309c:	9009883a 	mov	r4,r18
  8030a0:	103ee83a 	callr	r2
  8030a4:	843fffc4 	addi	r16,r16,-1
  8030a8:	103ff726 	beq	r2,zero,803088 <__alt_data_end+0xff803088>
  8030ac:	00bfffc4 	movi	r2,-1
  8030b0:	00000106 	br	8030b8 <print_repeat+0x54>
  8030b4:	0005883a 	mov	r2,zero
  8030b8:	dfc00417 	ldw	ra,16(sp)
  8030bc:	dc800317 	ldw	r18,12(sp)
  8030c0:	dc400217 	ldw	r17,8(sp)
  8030c4:	dc000117 	ldw	r16,4(sp)
  8030c8:	dec00504 	addi	sp,sp,20
  8030cc:	f800283a 	ret

008030d0 <___svfprintf_internal_r>:
  8030d0:	deffe504 	addi	sp,sp,-108
  8030d4:	d8c00804 	addi	r3,sp,32
  8030d8:	ddc01815 	stw	r23,96(sp)
  8030dc:	dd801715 	stw	r22,92(sp)
  8030e0:	dd401615 	stw	r21,88(sp)
  8030e4:	dd001515 	stw	r20,84(sp)
  8030e8:	dcc01415 	stw	r19,80(sp)
  8030ec:	dc801315 	stw	r18,76(sp)
  8030f0:	dc401215 	stw	r17,72(sp)
  8030f4:	dc001115 	stw	r16,68(sp)
  8030f8:	dfc01a15 	stw	ra,104(sp)
  8030fc:	df001915 	stw	fp,100(sp)
  803100:	2029883a 	mov	r20,r4
  803104:	2823883a 	mov	r17,r5
  803108:	382d883a 	mov	r22,r7
  80310c:	d9800f15 	stw	r6,60(sp)
  803110:	0021883a 	mov	r16,zero
  803114:	d8000e15 	stw	zero,56(sp)
  803118:	d8000a15 	stw	zero,40(sp)
  80311c:	002b883a 	mov	r21,zero
  803120:	0027883a 	mov	r19,zero
  803124:	0025883a 	mov	r18,zero
  803128:	d8000c15 	stw	zero,48(sp)
  80312c:	d8000b15 	stw	zero,44(sp)
  803130:	002f883a 	mov	r23,zero
  803134:	d8c00915 	stw	r3,36(sp)
  803138:	d8c00f17 	ldw	r3,60(sp)
  80313c:	19000003 	ldbu	r4,0(r3)
  803140:	20803fcc 	andi	r2,r4,255
  803144:	1080201c 	xori	r2,r2,128
  803148:	10bfe004 	addi	r2,r2,-128
  80314c:	10011e26 	beq	r2,zero,8035c8 <___svfprintf_internal_r+0x4f8>
  803150:	00c00044 	movi	r3,1
  803154:	b8c01426 	beq	r23,r3,8031a8 <___svfprintf_internal_r+0xd8>
  803158:	1dc00216 	blt	r3,r23,803164 <___svfprintf_internal_r+0x94>
  80315c:	b8000626 	beq	r23,zero,803178 <___svfprintf_internal_r+0xa8>
  803160:	00011506 	br	8035b8 <___svfprintf_internal_r+0x4e8>
  803164:	01400084 	movi	r5,2
  803168:	b9401d26 	beq	r23,r5,8031e0 <___svfprintf_internal_r+0x110>
  80316c:	014000c4 	movi	r5,3
  803170:	b9402b26 	beq	r23,r5,803220 <___svfprintf_internal_r+0x150>
  803174:	00011006 	br	8035b8 <___svfprintf_internal_r+0x4e8>
  803178:	01400944 	movi	r5,37
  80317c:	1140fc26 	beq	r2,r5,803570 <___svfprintf_internal_r+0x4a0>
  803180:	88800117 	ldw	r2,4(r17)
  803184:	d9000005 	stb	r4,0(sp)
  803188:	01c00044 	movi	r7,1
  80318c:	d80d883a 	mov	r6,sp
  803190:	880b883a 	mov	r5,r17
  803194:	a009883a 	mov	r4,r20
  803198:	103ee83a 	callr	r2
  80319c:	1000d81e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  8031a0:	84000044 	addi	r16,r16,1
  8031a4:	00010406 	br	8035b8 <___svfprintf_internal_r+0x4e8>
  8031a8:	01400c04 	movi	r5,48
  8031ac:	1140fa26 	beq	r2,r5,803598 <___svfprintf_internal_r+0x4c8>
  8031b0:	01400944 	movi	r5,37
  8031b4:	11400a1e 	bne	r2,r5,8031e0 <___svfprintf_internal_r+0x110>
  8031b8:	d8800005 	stb	r2,0(sp)
  8031bc:	88800117 	ldw	r2,4(r17)
  8031c0:	b80f883a 	mov	r7,r23
  8031c4:	d80d883a 	mov	r6,sp
  8031c8:	880b883a 	mov	r5,r17
  8031cc:	a009883a 	mov	r4,r20
  8031d0:	103ee83a 	callr	r2
  8031d4:	1000ca1e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  8031d8:	84000044 	addi	r16,r16,1
  8031dc:	0000f506 	br	8035b4 <___svfprintf_internal_r+0x4e4>
  8031e0:	25fff404 	addi	r23,r4,-48
  8031e4:	bdc03fcc 	andi	r23,r23,255
  8031e8:	00c00244 	movi	r3,9
  8031ec:	1dc00936 	bltu	r3,r23,803214 <___svfprintf_internal_r+0x144>
  8031f0:	00bfffc4 	movi	r2,-1
  8031f4:	90800426 	beq	r18,r2,803208 <___svfprintf_internal_r+0x138>
  8031f8:	01400284 	movi	r5,10
  8031fc:	9009883a 	mov	r4,r18
  803200:	08014240 	call	801424 <__mulsi3>
  803204:	00000106 	br	80320c <___svfprintf_internal_r+0x13c>
  803208:	0005883a 	mov	r2,zero
  80320c:	b8a5883a 	add	r18,r23,r2
  803210:	0000e206 	br	80359c <___svfprintf_internal_r+0x4cc>
  803214:	01400b84 	movi	r5,46
  803218:	1140e426 	beq	r2,r5,8035ac <___svfprintf_internal_r+0x4dc>
  80321c:	05c00084 	movi	r23,2
  803220:	213ff404 	addi	r4,r4,-48
  803224:	27003fcc 	andi	fp,r4,255
  803228:	00c00244 	movi	r3,9
  80322c:	1f000936 	bltu	r3,fp,803254 <___svfprintf_internal_r+0x184>
  803230:	00bfffc4 	movi	r2,-1
  803234:	98800426 	beq	r19,r2,803248 <___svfprintf_internal_r+0x178>
  803238:	01400284 	movi	r5,10
  80323c:	9809883a 	mov	r4,r19
  803240:	08014240 	call	801424 <__mulsi3>
  803244:	00000106 	br	80324c <___svfprintf_internal_r+0x17c>
  803248:	0005883a 	mov	r2,zero
  80324c:	e0a7883a 	add	r19,fp,r2
  803250:	0000d906 	br	8035b8 <___svfprintf_internal_r+0x4e8>
  803254:	00c01b04 	movi	r3,108
  803258:	10c0d226 	beq	r2,r3,8035a4 <___svfprintf_internal_r+0x4d4>
  80325c:	013fffc4 	movi	r4,-1
  803260:	99000226 	beq	r19,r4,80326c <___svfprintf_internal_r+0x19c>
  803264:	d8000b15 	stw	zero,44(sp)
  803268:	00000106 	br	803270 <___svfprintf_internal_r+0x1a0>
  80326c:	04c00044 	movi	r19,1
  803270:	01001a44 	movi	r4,105
  803274:	11001626 	beq	r2,r4,8032d0 <___svfprintf_internal_r+0x200>
  803278:	20800916 	blt	r4,r2,8032a0 <___svfprintf_internal_r+0x1d0>
  80327c:	010018c4 	movi	r4,99
  803280:	11008826 	beq	r2,r4,8034a4 <___svfprintf_internal_r+0x3d4>
  803284:	01001904 	movi	r4,100
  803288:	11001126 	beq	r2,r4,8032d0 <___svfprintf_internal_r+0x200>
  80328c:	01001604 	movi	r4,88
  803290:	1100c81e 	bne	r2,r4,8035b4 <___svfprintf_internal_r+0x4e4>
  803294:	00c00044 	movi	r3,1
  803298:	d8c00e15 	stw	r3,56(sp)
  80329c:	00001506 	br	8032f4 <___svfprintf_internal_r+0x224>
  8032a0:	01001cc4 	movi	r4,115
  8032a4:	11009826 	beq	r2,r4,803508 <___svfprintf_internal_r+0x438>
  8032a8:	20800416 	blt	r4,r2,8032bc <___svfprintf_internal_r+0x1ec>
  8032ac:	01001bc4 	movi	r4,111
  8032b0:	1100c01e 	bne	r2,r4,8035b4 <___svfprintf_internal_r+0x4e4>
  8032b4:	05400204 	movi	r21,8
  8032b8:	00000f06 	br	8032f8 <___svfprintf_internal_r+0x228>
  8032bc:	01001d44 	movi	r4,117
  8032c0:	11000d26 	beq	r2,r4,8032f8 <___svfprintf_internal_r+0x228>
  8032c4:	01001e04 	movi	r4,120
  8032c8:	11000a26 	beq	r2,r4,8032f4 <___svfprintf_internal_r+0x224>
  8032cc:	0000b906 	br	8035b4 <___svfprintf_internal_r+0x4e4>
  8032d0:	d8c00a17 	ldw	r3,40(sp)
  8032d4:	b7000104 	addi	fp,r22,4
  8032d8:	18000726 	beq	r3,zero,8032f8 <___svfprintf_internal_r+0x228>
  8032dc:	df000d15 	stw	fp,52(sp)
  8032e0:	b5c00017 	ldw	r23,0(r22)
  8032e4:	b800080e 	bge	r23,zero,803308 <___svfprintf_internal_r+0x238>
  8032e8:	05efc83a 	sub	r23,zero,r23
  8032ec:	02400044 	movi	r9,1
  8032f0:	00000606 	br	80330c <___svfprintf_internal_r+0x23c>
  8032f4:	05400404 	movi	r21,16
  8032f8:	b0c00104 	addi	r3,r22,4
  8032fc:	d8c00d15 	stw	r3,52(sp)
  803300:	b5c00017 	ldw	r23,0(r22)
  803304:	d8000a15 	stw	zero,40(sp)
  803308:	0013883a 	mov	r9,zero
  80330c:	d839883a 	mov	fp,sp
  803310:	b8001726 	beq	r23,zero,803370 <___svfprintf_internal_r+0x2a0>
  803314:	a80b883a 	mov	r5,r21
  803318:	b809883a 	mov	r4,r23
  80331c:	da401015 	stw	r9,64(sp)
  803320:	08013680 	call	801368 <__udivsi3>
  803324:	a80b883a 	mov	r5,r21
  803328:	1009883a 	mov	r4,r2
  80332c:	102d883a 	mov	r22,r2
  803330:	08014240 	call	801424 <__mulsi3>
  803334:	b885c83a 	sub	r2,r23,r2
  803338:	00c00244 	movi	r3,9
  80333c:	da401017 	ldw	r9,64(sp)
  803340:	18800216 	blt	r3,r2,80334c <___svfprintf_internal_r+0x27c>
  803344:	10800c04 	addi	r2,r2,48
  803348:	00000506 	br	803360 <___svfprintf_internal_r+0x290>
  80334c:	d8c00e17 	ldw	r3,56(sp)
  803350:	18000226 	beq	r3,zero,80335c <___svfprintf_internal_r+0x28c>
  803354:	10800dc4 	addi	r2,r2,55
  803358:	00000106 	br	803360 <___svfprintf_internal_r+0x290>
  80335c:	108015c4 	addi	r2,r2,87
  803360:	e0800005 	stb	r2,0(fp)
  803364:	b02f883a 	mov	r23,r22
  803368:	e7000044 	addi	fp,fp,1
  80336c:	003fe806 	br	803310 <__alt_data_end+0xff803310>
  803370:	e6efc83a 	sub	r23,fp,sp
  803374:	9dc5c83a 	sub	r2,r19,r23
  803378:	0080090e 	bge	zero,r2,8033a0 <___svfprintf_internal_r+0x2d0>
  80337c:	e085883a 	add	r2,fp,r2
  803380:	01400c04 	movi	r5,48
  803384:	d8c00917 	ldw	r3,36(sp)
  803388:	e009883a 	mov	r4,fp
  80338c:	e0c0032e 	bgeu	fp,r3,80339c <___svfprintf_internal_r+0x2cc>
  803390:	e7000044 	addi	fp,fp,1
  803394:	21400005 	stb	r5,0(r4)
  803398:	e0bffa1e 	bne	fp,r2,803384 <__alt_data_end+0xff803384>
  80339c:	e6efc83a 	sub	r23,fp,sp
  8033a0:	d8c00b17 	ldw	r3,44(sp)
  8033a4:	4dd1883a 	add	r8,r9,r23
  8033a8:	922dc83a 	sub	r22,r18,r8
  8033ac:	18001626 	beq	r3,zero,803408 <___svfprintf_internal_r+0x338>
  8033b0:	48000a26 	beq	r9,zero,8033dc <___svfprintf_internal_r+0x30c>
  8033b4:	00800b44 	movi	r2,45
  8033b8:	d8800805 	stb	r2,32(sp)
  8033bc:	88800117 	ldw	r2,4(r17)
  8033c0:	01c00044 	movi	r7,1
  8033c4:	d9800804 	addi	r6,sp,32
  8033c8:	880b883a 	mov	r5,r17
  8033cc:	a009883a 	mov	r4,r20
  8033d0:	103ee83a 	callr	r2
  8033d4:	10004a1e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  8033d8:	84000044 	addi	r16,r16,1
  8033dc:	0580070e 	bge	zero,r22,8033fc <___svfprintf_internal_r+0x32c>
  8033e0:	b00f883a 	mov	r7,r22
  8033e4:	01800c04 	movi	r6,48
  8033e8:	880b883a 	mov	r5,r17
  8033ec:	a009883a 	mov	r4,r20
  8033f0:	08030640 	call	803064 <print_repeat>
  8033f4:	1000421e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  8033f8:	85a1883a 	add	r16,r16,r22
  8033fc:	e02d883a 	mov	r22,fp
  803400:	bf2fc83a 	sub	r23,r23,fp
  803404:	00002006 	br	803488 <___svfprintf_internal_r+0x3b8>
  803408:	0580090e 	bge	zero,r22,803430 <___svfprintf_internal_r+0x360>
  80340c:	b00f883a 	mov	r7,r22
  803410:	01800804 	movi	r6,32
  803414:	880b883a 	mov	r5,r17
  803418:	a009883a 	mov	r4,r20
  80341c:	da401015 	stw	r9,64(sp)
  803420:	08030640 	call	803064 <print_repeat>
  803424:	da401017 	ldw	r9,64(sp)
  803428:	1000351e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  80342c:	85a1883a 	add	r16,r16,r22
  803430:	483ff226 	beq	r9,zero,8033fc <__alt_data_end+0xff8033fc>
  803434:	00800b44 	movi	r2,45
  803438:	d8800805 	stb	r2,32(sp)
  80343c:	88800117 	ldw	r2,4(r17)
  803440:	01c00044 	movi	r7,1
  803444:	d9800804 	addi	r6,sp,32
  803448:	880b883a 	mov	r5,r17
  80344c:	a009883a 	mov	r4,r20
  803450:	103ee83a 	callr	r2
  803454:	10002a1e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  803458:	84000044 	addi	r16,r16,1
  80345c:	003fe706 	br	8033fc <__alt_data_end+0xff8033fc>
  803460:	b5bfffc4 	addi	r22,r22,-1
  803464:	b0800003 	ldbu	r2,0(r22)
  803468:	01c00044 	movi	r7,1
  80346c:	d9800804 	addi	r6,sp,32
  803470:	d8800805 	stb	r2,32(sp)
  803474:	88800117 	ldw	r2,4(r17)
  803478:	880b883a 	mov	r5,r17
  80347c:	a009883a 	mov	r4,r20
  803480:	103ee83a 	callr	r2
  803484:	10001e1e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  803488:	8585c83a 	sub	r2,r16,r22
  80348c:	b5c9883a 	add	r4,r22,r23
  803490:	e085883a 	add	r2,fp,r2
  803494:	013ff216 	blt	zero,r4,803460 <__alt_data_end+0xff803460>
  803498:	1021883a 	mov	r16,r2
  80349c:	dd800d17 	ldw	r22,52(sp)
  8034a0:	00004406 	br	8035b4 <___svfprintf_internal_r+0x4e4>
  8034a4:	00800044 	movi	r2,1
  8034a8:	1480080e 	bge	r2,r18,8034cc <___svfprintf_internal_r+0x3fc>
  8034ac:	95ffffc4 	addi	r23,r18,-1
  8034b0:	b80f883a 	mov	r7,r23
  8034b4:	01800804 	movi	r6,32
  8034b8:	880b883a 	mov	r5,r17
  8034bc:	a009883a 	mov	r4,r20
  8034c0:	08030640 	call	803064 <print_repeat>
  8034c4:	10000e1e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  8034c8:	85e1883a 	add	r16,r16,r23
  8034cc:	b0800017 	ldw	r2,0(r22)
  8034d0:	01c00044 	movi	r7,1
  8034d4:	d80d883a 	mov	r6,sp
  8034d8:	d8800005 	stb	r2,0(sp)
  8034dc:	88800117 	ldw	r2,4(r17)
  8034e0:	880b883a 	mov	r5,r17
  8034e4:	a009883a 	mov	r4,r20
  8034e8:	b5c00104 	addi	r23,r22,4
  8034ec:	103ee83a 	callr	r2
  8034f0:	1000031e 	bne	r2,zero,803500 <___svfprintf_internal_r+0x430>
  8034f4:	84000044 	addi	r16,r16,1
  8034f8:	b82d883a 	mov	r22,r23
  8034fc:	00002d06 	br	8035b4 <___svfprintf_internal_r+0x4e4>
  803500:	00bfffc4 	movi	r2,-1
  803504:	00003106 	br	8035cc <___svfprintf_internal_r+0x4fc>
  803508:	b5c00017 	ldw	r23,0(r22)
  80350c:	b7000104 	addi	fp,r22,4
  803510:	b809883a 	mov	r4,r23
  803514:	0802c400 	call	802c40 <strlen>
  803518:	9091c83a 	sub	r8,r18,r2
  80351c:	102d883a 	mov	r22,r2
  803520:	0200090e 	bge	zero,r8,803548 <___svfprintf_internal_r+0x478>
  803524:	400f883a 	mov	r7,r8
  803528:	01800804 	movi	r6,32
  80352c:	880b883a 	mov	r5,r17
  803530:	a009883a 	mov	r4,r20
  803534:	da001015 	stw	r8,64(sp)
  803538:	08030640 	call	803064 <print_repeat>
  80353c:	da001017 	ldw	r8,64(sp)
  803540:	103fef1e 	bne	r2,zero,803500 <__alt_data_end+0xff803500>
  803544:	8221883a 	add	r16,r16,r8
  803548:	88800117 	ldw	r2,4(r17)
  80354c:	b00f883a 	mov	r7,r22
  803550:	b80d883a 	mov	r6,r23
  803554:	880b883a 	mov	r5,r17
  803558:	a009883a 	mov	r4,r20
  80355c:	103ee83a 	callr	r2
  803560:	103fe71e 	bne	r2,zero,803500 <__alt_data_end+0xff803500>
  803564:	85a1883a 	add	r16,r16,r22
  803568:	e02d883a 	mov	r22,fp
  80356c:	00001106 	br	8035b4 <___svfprintf_internal_r+0x4e4>
  803570:	00c00044 	movi	r3,1
  803574:	04ffffc4 	movi	r19,-1
  803578:	d8000e15 	stw	zero,56(sp)
  80357c:	d8c00a15 	stw	r3,40(sp)
  803580:	05400284 	movi	r21,10
  803584:	9825883a 	mov	r18,r19
  803588:	d8000c15 	stw	zero,48(sp)
  80358c:	d8000b15 	stw	zero,44(sp)
  803590:	182f883a 	mov	r23,r3
  803594:	00000806 	br	8035b8 <___svfprintf_internal_r+0x4e8>
  803598:	ddc00b15 	stw	r23,44(sp)
  80359c:	05c00084 	movi	r23,2
  8035a0:	00000506 	br	8035b8 <___svfprintf_internal_r+0x4e8>
  8035a4:	00c00044 	movi	r3,1
  8035a8:	d8c00c15 	stw	r3,48(sp)
  8035ac:	05c000c4 	movi	r23,3
  8035b0:	00000106 	br	8035b8 <___svfprintf_internal_r+0x4e8>
  8035b4:	002f883a 	mov	r23,zero
  8035b8:	d8c00f17 	ldw	r3,60(sp)
  8035bc:	18c00044 	addi	r3,r3,1
  8035c0:	d8c00f15 	stw	r3,60(sp)
  8035c4:	003edc06 	br	803138 <__alt_data_end+0xff803138>
  8035c8:	8005883a 	mov	r2,r16
  8035cc:	dfc01a17 	ldw	ra,104(sp)
  8035d0:	df001917 	ldw	fp,100(sp)
  8035d4:	ddc01817 	ldw	r23,96(sp)
  8035d8:	dd801717 	ldw	r22,92(sp)
  8035dc:	dd401617 	ldw	r21,88(sp)
  8035e0:	dd001517 	ldw	r20,84(sp)
  8035e4:	dcc01417 	ldw	r19,80(sp)
  8035e8:	dc801317 	ldw	r18,76(sp)
  8035ec:	dc401217 	ldw	r17,72(sp)
  8035f0:	dc001117 	ldw	r16,68(sp)
  8035f4:	dec01b04 	addi	sp,sp,108
  8035f8:	f800283a 	ret

008035fc <__vfprintf_internal_unused>:
  8035fc:	00802034 	movhi	r2,128
  803600:	10936104 	addi	r2,r2,19844
  803604:	300f883a 	mov	r7,r6
  803608:	280d883a 	mov	r6,r5
  80360c:	200b883a 	mov	r5,r4
  803610:	11000017 	ldw	r4,0(r2)
  803614:	08030d01 	jmpi	8030d0 <___svfprintf_internal_r>

00803618 <print_repeat>:
  803618:	defffb04 	addi	sp,sp,-20
  80361c:	dc800315 	stw	r18,12(sp)
  803620:	dc400215 	stw	r17,8(sp)
  803624:	dc000115 	stw	r16,4(sp)
  803628:	dfc00415 	stw	ra,16(sp)
  80362c:	2025883a 	mov	r18,r4
  803630:	2823883a 	mov	r17,r5
  803634:	d9800005 	stb	r6,0(sp)
  803638:	3821883a 	mov	r16,r7
  80363c:	04000a0e 	bge	zero,r16,803668 <print_repeat+0x50>
  803640:	88800117 	ldw	r2,4(r17)
  803644:	01c00044 	movi	r7,1
  803648:	d80d883a 	mov	r6,sp
  80364c:	880b883a 	mov	r5,r17
  803650:	9009883a 	mov	r4,r18
  803654:	103ee83a 	callr	r2
  803658:	843fffc4 	addi	r16,r16,-1
  80365c:	103ff726 	beq	r2,zero,80363c <__alt_data_end+0xff80363c>
  803660:	00bfffc4 	movi	r2,-1
  803664:	00000106 	br	80366c <print_repeat+0x54>
  803668:	0005883a 	mov	r2,zero
  80366c:	dfc00417 	ldw	ra,16(sp)
  803670:	dc800317 	ldw	r18,12(sp)
  803674:	dc400217 	ldw	r17,8(sp)
  803678:	dc000117 	ldw	r16,4(sp)
  80367c:	dec00504 	addi	sp,sp,20
  803680:	f800283a 	ret

00803684 <___vfprintf_internal_r>:
  803684:	deffe504 	addi	sp,sp,-108
  803688:	d8c00804 	addi	r3,sp,32
  80368c:	ddc01815 	stw	r23,96(sp)
  803690:	dd801715 	stw	r22,92(sp)
  803694:	dd401615 	stw	r21,88(sp)
  803698:	dd001515 	stw	r20,84(sp)
  80369c:	dcc01415 	stw	r19,80(sp)
  8036a0:	dc801315 	stw	r18,76(sp)
  8036a4:	dc401215 	stw	r17,72(sp)
  8036a8:	dc001115 	stw	r16,68(sp)
  8036ac:	dfc01a15 	stw	ra,104(sp)
  8036b0:	df001915 	stw	fp,100(sp)
  8036b4:	2029883a 	mov	r20,r4
  8036b8:	2823883a 	mov	r17,r5
  8036bc:	382d883a 	mov	r22,r7
  8036c0:	d9800f15 	stw	r6,60(sp)
  8036c4:	0021883a 	mov	r16,zero
  8036c8:	d8000e15 	stw	zero,56(sp)
  8036cc:	d8000a15 	stw	zero,40(sp)
  8036d0:	002b883a 	mov	r21,zero
  8036d4:	0027883a 	mov	r19,zero
  8036d8:	0025883a 	mov	r18,zero
  8036dc:	d8000c15 	stw	zero,48(sp)
  8036e0:	d8000b15 	stw	zero,44(sp)
  8036e4:	002f883a 	mov	r23,zero
  8036e8:	d8c00915 	stw	r3,36(sp)
  8036ec:	d8c00f17 	ldw	r3,60(sp)
  8036f0:	19000003 	ldbu	r4,0(r3)
  8036f4:	20803fcc 	andi	r2,r4,255
  8036f8:	1080201c 	xori	r2,r2,128
  8036fc:	10bfe004 	addi	r2,r2,-128
  803700:	10011e26 	beq	r2,zero,803b7c <___vfprintf_internal_r+0x4f8>
  803704:	00c00044 	movi	r3,1
  803708:	b8c01426 	beq	r23,r3,80375c <___vfprintf_internal_r+0xd8>
  80370c:	1dc00216 	blt	r3,r23,803718 <___vfprintf_internal_r+0x94>
  803710:	b8000626 	beq	r23,zero,80372c <___vfprintf_internal_r+0xa8>
  803714:	00011506 	br	803b6c <___vfprintf_internal_r+0x4e8>
  803718:	01400084 	movi	r5,2
  80371c:	b9401d26 	beq	r23,r5,803794 <___vfprintf_internal_r+0x110>
  803720:	014000c4 	movi	r5,3
  803724:	b9402b26 	beq	r23,r5,8037d4 <___vfprintf_internal_r+0x150>
  803728:	00011006 	br	803b6c <___vfprintf_internal_r+0x4e8>
  80372c:	01400944 	movi	r5,37
  803730:	1140fc26 	beq	r2,r5,803b24 <___vfprintf_internal_r+0x4a0>
  803734:	88800117 	ldw	r2,4(r17)
  803738:	d9000005 	stb	r4,0(sp)
  80373c:	01c00044 	movi	r7,1
  803740:	d80d883a 	mov	r6,sp
  803744:	880b883a 	mov	r5,r17
  803748:	a009883a 	mov	r4,r20
  80374c:	103ee83a 	callr	r2
  803750:	1000d81e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  803754:	84000044 	addi	r16,r16,1
  803758:	00010406 	br	803b6c <___vfprintf_internal_r+0x4e8>
  80375c:	01400c04 	movi	r5,48
  803760:	1140fa26 	beq	r2,r5,803b4c <___vfprintf_internal_r+0x4c8>
  803764:	01400944 	movi	r5,37
  803768:	11400a1e 	bne	r2,r5,803794 <___vfprintf_internal_r+0x110>
  80376c:	d8800005 	stb	r2,0(sp)
  803770:	88800117 	ldw	r2,4(r17)
  803774:	b80f883a 	mov	r7,r23
  803778:	d80d883a 	mov	r6,sp
  80377c:	880b883a 	mov	r5,r17
  803780:	a009883a 	mov	r4,r20
  803784:	103ee83a 	callr	r2
  803788:	1000ca1e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  80378c:	84000044 	addi	r16,r16,1
  803790:	0000f506 	br	803b68 <___vfprintf_internal_r+0x4e4>
  803794:	25fff404 	addi	r23,r4,-48
  803798:	bdc03fcc 	andi	r23,r23,255
  80379c:	00c00244 	movi	r3,9
  8037a0:	1dc00936 	bltu	r3,r23,8037c8 <___vfprintf_internal_r+0x144>
  8037a4:	00bfffc4 	movi	r2,-1
  8037a8:	90800426 	beq	r18,r2,8037bc <___vfprintf_internal_r+0x138>
  8037ac:	01400284 	movi	r5,10
  8037b0:	9009883a 	mov	r4,r18
  8037b4:	08014240 	call	801424 <__mulsi3>
  8037b8:	00000106 	br	8037c0 <___vfprintf_internal_r+0x13c>
  8037bc:	0005883a 	mov	r2,zero
  8037c0:	b8a5883a 	add	r18,r23,r2
  8037c4:	0000e206 	br	803b50 <___vfprintf_internal_r+0x4cc>
  8037c8:	01400b84 	movi	r5,46
  8037cc:	1140e426 	beq	r2,r5,803b60 <___vfprintf_internal_r+0x4dc>
  8037d0:	05c00084 	movi	r23,2
  8037d4:	213ff404 	addi	r4,r4,-48
  8037d8:	27003fcc 	andi	fp,r4,255
  8037dc:	00c00244 	movi	r3,9
  8037e0:	1f000936 	bltu	r3,fp,803808 <___vfprintf_internal_r+0x184>
  8037e4:	00bfffc4 	movi	r2,-1
  8037e8:	98800426 	beq	r19,r2,8037fc <___vfprintf_internal_r+0x178>
  8037ec:	01400284 	movi	r5,10
  8037f0:	9809883a 	mov	r4,r19
  8037f4:	08014240 	call	801424 <__mulsi3>
  8037f8:	00000106 	br	803800 <___vfprintf_internal_r+0x17c>
  8037fc:	0005883a 	mov	r2,zero
  803800:	e0a7883a 	add	r19,fp,r2
  803804:	0000d906 	br	803b6c <___vfprintf_internal_r+0x4e8>
  803808:	00c01b04 	movi	r3,108
  80380c:	10c0d226 	beq	r2,r3,803b58 <___vfprintf_internal_r+0x4d4>
  803810:	013fffc4 	movi	r4,-1
  803814:	99000226 	beq	r19,r4,803820 <___vfprintf_internal_r+0x19c>
  803818:	d8000b15 	stw	zero,44(sp)
  80381c:	00000106 	br	803824 <___vfprintf_internal_r+0x1a0>
  803820:	04c00044 	movi	r19,1
  803824:	01001a44 	movi	r4,105
  803828:	11001626 	beq	r2,r4,803884 <___vfprintf_internal_r+0x200>
  80382c:	20800916 	blt	r4,r2,803854 <___vfprintf_internal_r+0x1d0>
  803830:	010018c4 	movi	r4,99
  803834:	11008826 	beq	r2,r4,803a58 <___vfprintf_internal_r+0x3d4>
  803838:	01001904 	movi	r4,100
  80383c:	11001126 	beq	r2,r4,803884 <___vfprintf_internal_r+0x200>
  803840:	01001604 	movi	r4,88
  803844:	1100c81e 	bne	r2,r4,803b68 <___vfprintf_internal_r+0x4e4>
  803848:	00c00044 	movi	r3,1
  80384c:	d8c00e15 	stw	r3,56(sp)
  803850:	00001506 	br	8038a8 <___vfprintf_internal_r+0x224>
  803854:	01001cc4 	movi	r4,115
  803858:	11009826 	beq	r2,r4,803abc <___vfprintf_internal_r+0x438>
  80385c:	20800416 	blt	r4,r2,803870 <___vfprintf_internal_r+0x1ec>
  803860:	01001bc4 	movi	r4,111
  803864:	1100c01e 	bne	r2,r4,803b68 <___vfprintf_internal_r+0x4e4>
  803868:	05400204 	movi	r21,8
  80386c:	00000f06 	br	8038ac <___vfprintf_internal_r+0x228>
  803870:	01001d44 	movi	r4,117
  803874:	11000d26 	beq	r2,r4,8038ac <___vfprintf_internal_r+0x228>
  803878:	01001e04 	movi	r4,120
  80387c:	11000a26 	beq	r2,r4,8038a8 <___vfprintf_internal_r+0x224>
  803880:	0000b906 	br	803b68 <___vfprintf_internal_r+0x4e4>
  803884:	d8c00a17 	ldw	r3,40(sp)
  803888:	b7000104 	addi	fp,r22,4
  80388c:	18000726 	beq	r3,zero,8038ac <___vfprintf_internal_r+0x228>
  803890:	df000d15 	stw	fp,52(sp)
  803894:	b5c00017 	ldw	r23,0(r22)
  803898:	b800080e 	bge	r23,zero,8038bc <___vfprintf_internal_r+0x238>
  80389c:	05efc83a 	sub	r23,zero,r23
  8038a0:	02400044 	movi	r9,1
  8038a4:	00000606 	br	8038c0 <___vfprintf_internal_r+0x23c>
  8038a8:	05400404 	movi	r21,16
  8038ac:	b0c00104 	addi	r3,r22,4
  8038b0:	d8c00d15 	stw	r3,52(sp)
  8038b4:	b5c00017 	ldw	r23,0(r22)
  8038b8:	d8000a15 	stw	zero,40(sp)
  8038bc:	0013883a 	mov	r9,zero
  8038c0:	d839883a 	mov	fp,sp
  8038c4:	b8001726 	beq	r23,zero,803924 <___vfprintf_internal_r+0x2a0>
  8038c8:	a80b883a 	mov	r5,r21
  8038cc:	b809883a 	mov	r4,r23
  8038d0:	da401015 	stw	r9,64(sp)
  8038d4:	08013680 	call	801368 <__udivsi3>
  8038d8:	a80b883a 	mov	r5,r21
  8038dc:	1009883a 	mov	r4,r2
  8038e0:	102d883a 	mov	r22,r2
  8038e4:	08014240 	call	801424 <__mulsi3>
  8038e8:	b885c83a 	sub	r2,r23,r2
  8038ec:	00c00244 	movi	r3,9
  8038f0:	da401017 	ldw	r9,64(sp)
  8038f4:	18800216 	blt	r3,r2,803900 <___vfprintf_internal_r+0x27c>
  8038f8:	10800c04 	addi	r2,r2,48
  8038fc:	00000506 	br	803914 <___vfprintf_internal_r+0x290>
  803900:	d8c00e17 	ldw	r3,56(sp)
  803904:	18000226 	beq	r3,zero,803910 <___vfprintf_internal_r+0x28c>
  803908:	10800dc4 	addi	r2,r2,55
  80390c:	00000106 	br	803914 <___vfprintf_internal_r+0x290>
  803910:	108015c4 	addi	r2,r2,87
  803914:	e0800005 	stb	r2,0(fp)
  803918:	b02f883a 	mov	r23,r22
  80391c:	e7000044 	addi	fp,fp,1
  803920:	003fe806 	br	8038c4 <__alt_data_end+0xff8038c4>
  803924:	e6efc83a 	sub	r23,fp,sp
  803928:	9dc5c83a 	sub	r2,r19,r23
  80392c:	0080090e 	bge	zero,r2,803954 <___vfprintf_internal_r+0x2d0>
  803930:	e085883a 	add	r2,fp,r2
  803934:	01400c04 	movi	r5,48
  803938:	d8c00917 	ldw	r3,36(sp)
  80393c:	e009883a 	mov	r4,fp
  803940:	e0c0032e 	bgeu	fp,r3,803950 <___vfprintf_internal_r+0x2cc>
  803944:	e7000044 	addi	fp,fp,1
  803948:	21400005 	stb	r5,0(r4)
  80394c:	e0bffa1e 	bne	fp,r2,803938 <__alt_data_end+0xff803938>
  803950:	e6efc83a 	sub	r23,fp,sp
  803954:	d8c00b17 	ldw	r3,44(sp)
  803958:	4dd1883a 	add	r8,r9,r23
  80395c:	922dc83a 	sub	r22,r18,r8
  803960:	18001626 	beq	r3,zero,8039bc <___vfprintf_internal_r+0x338>
  803964:	48000a26 	beq	r9,zero,803990 <___vfprintf_internal_r+0x30c>
  803968:	00800b44 	movi	r2,45
  80396c:	d8800805 	stb	r2,32(sp)
  803970:	88800117 	ldw	r2,4(r17)
  803974:	01c00044 	movi	r7,1
  803978:	d9800804 	addi	r6,sp,32
  80397c:	880b883a 	mov	r5,r17
  803980:	a009883a 	mov	r4,r20
  803984:	103ee83a 	callr	r2
  803988:	10004a1e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  80398c:	84000044 	addi	r16,r16,1
  803990:	0580070e 	bge	zero,r22,8039b0 <___vfprintf_internal_r+0x32c>
  803994:	b00f883a 	mov	r7,r22
  803998:	01800c04 	movi	r6,48
  80399c:	880b883a 	mov	r5,r17
  8039a0:	a009883a 	mov	r4,r20
  8039a4:	08036180 	call	803618 <print_repeat>
  8039a8:	1000421e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  8039ac:	85a1883a 	add	r16,r16,r22
  8039b0:	e02d883a 	mov	r22,fp
  8039b4:	bf2fc83a 	sub	r23,r23,fp
  8039b8:	00002006 	br	803a3c <___vfprintf_internal_r+0x3b8>
  8039bc:	0580090e 	bge	zero,r22,8039e4 <___vfprintf_internal_r+0x360>
  8039c0:	b00f883a 	mov	r7,r22
  8039c4:	01800804 	movi	r6,32
  8039c8:	880b883a 	mov	r5,r17
  8039cc:	a009883a 	mov	r4,r20
  8039d0:	da401015 	stw	r9,64(sp)
  8039d4:	08036180 	call	803618 <print_repeat>
  8039d8:	da401017 	ldw	r9,64(sp)
  8039dc:	1000351e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  8039e0:	85a1883a 	add	r16,r16,r22
  8039e4:	483ff226 	beq	r9,zero,8039b0 <__alt_data_end+0xff8039b0>
  8039e8:	00800b44 	movi	r2,45
  8039ec:	d8800805 	stb	r2,32(sp)
  8039f0:	88800117 	ldw	r2,4(r17)
  8039f4:	01c00044 	movi	r7,1
  8039f8:	d9800804 	addi	r6,sp,32
  8039fc:	880b883a 	mov	r5,r17
  803a00:	a009883a 	mov	r4,r20
  803a04:	103ee83a 	callr	r2
  803a08:	10002a1e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  803a0c:	84000044 	addi	r16,r16,1
  803a10:	003fe706 	br	8039b0 <__alt_data_end+0xff8039b0>
  803a14:	b5bfffc4 	addi	r22,r22,-1
  803a18:	b0800003 	ldbu	r2,0(r22)
  803a1c:	01c00044 	movi	r7,1
  803a20:	d9800804 	addi	r6,sp,32
  803a24:	d8800805 	stb	r2,32(sp)
  803a28:	88800117 	ldw	r2,4(r17)
  803a2c:	880b883a 	mov	r5,r17
  803a30:	a009883a 	mov	r4,r20
  803a34:	103ee83a 	callr	r2
  803a38:	10001e1e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  803a3c:	8585c83a 	sub	r2,r16,r22
  803a40:	b5c9883a 	add	r4,r22,r23
  803a44:	e085883a 	add	r2,fp,r2
  803a48:	013ff216 	blt	zero,r4,803a14 <__alt_data_end+0xff803a14>
  803a4c:	1021883a 	mov	r16,r2
  803a50:	dd800d17 	ldw	r22,52(sp)
  803a54:	00004406 	br	803b68 <___vfprintf_internal_r+0x4e4>
  803a58:	00800044 	movi	r2,1
  803a5c:	1480080e 	bge	r2,r18,803a80 <___vfprintf_internal_r+0x3fc>
  803a60:	95ffffc4 	addi	r23,r18,-1
  803a64:	b80f883a 	mov	r7,r23
  803a68:	01800804 	movi	r6,32
  803a6c:	880b883a 	mov	r5,r17
  803a70:	a009883a 	mov	r4,r20
  803a74:	08036180 	call	803618 <print_repeat>
  803a78:	10000e1e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  803a7c:	85e1883a 	add	r16,r16,r23
  803a80:	b0800017 	ldw	r2,0(r22)
  803a84:	01c00044 	movi	r7,1
  803a88:	d80d883a 	mov	r6,sp
  803a8c:	d8800005 	stb	r2,0(sp)
  803a90:	88800117 	ldw	r2,4(r17)
  803a94:	880b883a 	mov	r5,r17
  803a98:	a009883a 	mov	r4,r20
  803a9c:	b5c00104 	addi	r23,r22,4
  803aa0:	103ee83a 	callr	r2
  803aa4:	1000031e 	bne	r2,zero,803ab4 <___vfprintf_internal_r+0x430>
  803aa8:	84000044 	addi	r16,r16,1
  803aac:	b82d883a 	mov	r22,r23
  803ab0:	00002d06 	br	803b68 <___vfprintf_internal_r+0x4e4>
  803ab4:	00bfffc4 	movi	r2,-1
  803ab8:	00003106 	br	803b80 <___vfprintf_internal_r+0x4fc>
  803abc:	b5c00017 	ldw	r23,0(r22)
  803ac0:	b7000104 	addi	fp,r22,4
  803ac4:	b809883a 	mov	r4,r23
  803ac8:	0802c400 	call	802c40 <strlen>
  803acc:	9091c83a 	sub	r8,r18,r2
  803ad0:	102d883a 	mov	r22,r2
  803ad4:	0200090e 	bge	zero,r8,803afc <___vfprintf_internal_r+0x478>
  803ad8:	400f883a 	mov	r7,r8
  803adc:	01800804 	movi	r6,32
  803ae0:	880b883a 	mov	r5,r17
  803ae4:	a009883a 	mov	r4,r20
  803ae8:	da001015 	stw	r8,64(sp)
  803aec:	08036180 	call	803618 <print_repeat>
  803af0:	da001017 	ldw	r8,64(sp)
  803af4:	103fef1e 	bne	r2,zero,803ab4 <__alt_data_end+0xff803ab4>
  803af8:	8221883a 	add	r16,r16,r8
  803afc:	88800117 	ldw	r2,4(r17)
  803b00:	b00f883a 	mov	r7,r22
  803b04:	b80d883a 	mov	r6,r23
  803b08:	880b883a 	mov	r5,r17
  803b0c:	a009883a 	mov	r4,r20
  803b10:	103ee83a 	callr	r2
  803b14:	103fe71e 	bne	r2,zero,803ab4 <__alt_data_end+0xff803ab4>
  803b18:	85a1883a 	add	r16,r16,r22
  803b1c:	e02d883a 	mov	r22,fp
  803b20:	00001106 	br	803b68 <___vfprintf_internal_r+0x4e4>
  803b24:	00c00044 	movi	r3,1
  803b28:	04ffffc4 	movi	r19,-1
  803b2c:	d8000e15 	stw	zero,56(sp)
  803b30:	d8c00a15 	stw	r3,40(sp)
  803b34:	05400284 	movi	r21,10
  803b38:	9825883a 	mov	r18,r19
  803b3c:	d8000c15 	stw	zero,48(sp)
  803b40:	d8000b15 	stw	zero,44(sp)
  803b44:	182f883a 	mov	r23,r3
  803b48:	00000806 	br	803b6c <___vfprintf_internal_r+0x4e8>
  803b4c:	ddc00b15 	stw	r23,44(sp)
  803b50:	05c00084 	movi	r23,2
  803b54:	00000506 	br	803b6c <___vfprintf_internal_r+0x4e8>
  803b58:	00c00044 	movi	r3,1
  803b5c:	d8c00c15 	stw	r3,48(sp)
  803b60:	05c000c4 	movi	r23,3
  803b64:	00000106 	br	803b6c <___vfprintf_internal_r+0x4e8>
  803b68:	002f883a 	mov	r23,zero
  803b6c:	d8c00f17 	ldw	r3,60(sp)
  803b70:	18c00044 	addi	r3,r3,1
  803b74:	d8c00f15 	stw	r3,60(sp)
  803b78:	003edc06 	br	8036ec <__alt_data_end+0xff8036ec>
  803b7c:	8005883a 	mov	r2,r16
  803b80:	dfc01a17 	ldw	ra,104(sp)
  803b84:	df001917 	ldw	fp,100(sp)
  803b88:	ddc01817 	ldw	r23,96(sp)
  803b8c:	dd801717 	ldw	r22,92(sp)
  803b90:	dd401617 	ldw	r21,88(sp)
  803b94:	dd001517 	ldw	r20,84(sp)
  803b98:	dcc01417 	ldw	r19,80(sp)
  803b9c:	dc801317 	ldw	r18,76(sp)
  803ba0:	dc401217 	ldw	r17,72(sp)
  803ba4:	dc001117 	ldw	r16,68(sp)
  803ba8:	dec01b04 	addi	sp,sp,108
  803bac:	f800283a 	ret

00803bb0 <__vfprintf_internal>:
  803bb0:	00802034 	movhi	r2,128
  803bb4:	10936104 	addi	r2,r2,19844
  803bb8:	300f883a 	mov	r7,r6
  803bbc:	280d883a 	mov	r6,r5
  803bc0:	200b883a 	mov	r5,r4
  803bc4:	11000017 	ldw	r4,0(r2)
  803bc8:	08036841 	jmpi	803684 <___vfprintf_internal_r>

00803bcc <__sfvwrite_small_dev>:
  803bcc:	2880000b 	ldhu	r2,0(r5)
  803bd0:	1080020c 	andi	r2,r2,8
  803bd4:	10002126 	beq	r2,zero,803c5c <__sfvwrite_small_dev+0x90>
  803bd8:	2880008f 	ldh	r2,2(r5)
  803bdc:	defffa04 	addi	sp,sp,-24
  803be0:	dc000015 	stw	r16,0(sp)
  803be4:	dfc00515 	stw	ra,20(sp)
  803be8:	dd000415 	stw	r20,16(sp)
  803bec:	dcc00315 	stw	r19,12(sp)
  803bf0:	dc800215 	stw	r18,8(sp)
  803bf4:	dc400115 	stw	r17,4(sp)
  803bf8:	2821883a 	mov	r16,r5
  803bfc:	10001216 	blt	r2,zero,803c48 <__sfvwrite_small_dev+0x7c>
  803c00:	2027883a 	mov	r19,r4
  803c04:	3025883a 	mov	r18,r6
  803c08:	3823883a 	mov	r17,r7
  803c0c:	05010004 	movi	r20,1024
  803c10:	04400b0e 	bge	zero,r17,803c40 <__sfvwrite_small_dev+0x74>
  803c14:	880f883a 	mov	r7,r17
  803c18:	a440010e 	bge	r20,r17,803c20 <__sfvwrite_small_dev+0x54>
  803c1c:	01c10004 	movi	r7,1024
  803c20:	8140008f 	ldh	r5,2(r16)
  803c24:	900d883a 	mov	r6,r18
  803c28:	9809883a 	mov	r4,r19
  803c2c:	0803d8c0 	call	803d8c <_write_r>
  803c30:	0080050e 	bge	zero,r2,803c48 <__sfvwrite_small_dev+0x7c>
  803c34:	88a3c83a 	sub	r17,r17,r2
  803c38:	90a5883a 	add	r18,r18,r2
  803c3c:	003ff406 	br	803c10 <__alt_data_end+0xff803c10>
  803c40:	0005883a 	mov	r2,zero
  803c44:	00000706 	br	803c64 <__sfvwrite_small_dev+0x98>
  803c48:	8080000b 	ldhu	r2,0(r16)
  803c4c:	10801014 	ori	r2,r2,64
  803c50:	8080000d 	sth	r2,0(r16)
  803c54:	00bfffc4 	movi	r2,-1
  803c58:	00000206 	br	803c64 <__sfvwrite_small_dev+0x98>
  803c5c:	00bfffc4 	movi	r2,-1
  803c60:	f800283a 	ret
  803c64:	dfc00517 	ldw	ra,20(sp)
  803c68:	dd000417 	ldw	r20,16(sp)
  803c6c:	dcc00317 	ldw	r19,12(sp)
  803c70:	dc800217 	ldw	r18,8(sp)
  803c74:	dc400117 	ldw	r17,4(sp)
  803c78:	dc000017 	ldw	r16,0(sp)
  803c7c:	dec00604 	addi	sp,sp,24
  803c80:	f800283a 	ret

00803c84 <__sfvwrite_small_str>:
  803c84:	2880000b 	ldhu	r2,0(r5)
  803c88:	10c0020c 	andi	r3,r2,8
  803c8c:	18002026 	beq	r3,zero,803d10 <__sfvwrite_small_str+0x8c>
  803c90:	28c0008f 	ldh	r3,2(r5)
  803c94:	defffd04 	addi	sp,sp,-12
  803c98:	dc000015 	stw	r16,0(sp)
  803c9c:	dfc00215 	stw	ra,8(sp)
  803ca0:	dc400115 	stw	r17,4(sp)
  803ca4:	2821883a 	mov	r16,r5
  803ca8:	1800150e 	bge	r3,zero,803d00 <__sfvwrite_small_str+0x7c>
  803cac:	10c0800c 	andi	r3,r2,512
  803cb0:	18001326 	beq	r3,zero,803d00 <__sfvwrite_small_str+0x7c>
  803cb4:	2c400517 	ldw	r17,20(r5)
  803cb8:	89c0030e 	bge	r17,r7,803cc8 <__sfvwrite_small_str+0x44>
  803cbc:	10c0200c 	andi	r3,r2,128
  803cc0:	18000326 	beq	r3,zero,803cd0 <__sfvwrite_small_str+0x4c>
  803cc4:	00000e06 	br	803d00 <__sfvwrite_small_str+0x7c>
  803cc8:	3c40010e 	bge	r7,r17,803cd0 <__sfvwrite_small_str+0x4c>
  803ccc:	3823883a 	mov	r17,r7
  803cd0:	81000417 	ldw	r4,16(r16)
  803cd4:	300b883a 	mov	r5,r6
  803cd8:	880d883a 	mov	r6,r17
  803cdc:	0803d2c0 	call	803d2c <memmove>
  803ce0:	80800517 	ldw	r2,20(r16)
  803ce4:	1445c83a 	sub	r2,r2,r17
  803ce8:	80800515 	stw	r2,20(r16)
  803cec:	80800417 	ldw	r2,16(r16)
  803cf0:	1463883a 	add	r17,r2,r17
  803cf4:	84400415 	stw	r17,16(r16)
  803cf8:	0005883a 	mov	r2,zero
  803cfc:	00000606 	br	803d18 <__sfvwrite_small_str+0x94>
  803d00:	10801014 	ori	r2,r2,64
  803d04:	8080000d 	sth	r2,0(r16)
  803d08:	00bfffc4 	movi	r2,-1
  803d0c:	00000206 	br	803d18 <__sfvwrite_small_str+0x94>
  803d10:	00bfffc4 	movi	r2,-1
  803d14:	f800283a 	ret
  803d18:	dfc00217 	ldw	ra,8(sp)
  803d1c:	dc400117 	ldw	r17,4(sp)
  803d20:	dc000017 	ldw	r16,0(sp)
  803d24:	dec00304 	addi	sp,sp,12
  803d28:	f800283a 	ret

00803d2c <memmove>:
  803d2c:	2005883a 	mov	r2,r4
  803d30:	218f883a 	add	r7,r4,r6
  803d34:	29000236 	bltu	r5,r4,803d40 <memmove+0x14>
  803d38:	1007883a 	mov	r3,r2
  803d3c:	00000c06 	br	803d70 <memmove+0x44>
  803d40:	2987883a 	add	r3,r5,r6
  803d44:	20fffc2e 	bgeu	r4,r3,803d38 <__alt_data_end+0xff803d38>
  803d48:	380b883a 	mov	r5,r7
  803d4c:	30cdc83a 	sub	r6,r6,r3
  803d50:	1989883a 	add	r4,r3,r6
  803d54:	20000526 	beq	r4,zero,803d6c <memmove+0x40>
  803d58:	18ffffc4 	addi	r3,r3,-1
  803d5c:	19000003 	ldbu	r4,0(r3)
  803d60:	297fffc4 	addi	r5,r5,-1
  803d64:	29000005 	stb	r4,0(r5)
  803d68:	003ff906 	br	803d50 <__alt_data_end+0xff803d50>
  803d6c:	f800283a 	ret
  803d70:	19c00526 	beq	r3,r7,803d88 <memmove+0x5c>
  803d74:	29000003 	ldbu	r4,0(r5)
  803d78:	18c00044 	addi	r3,r3,1
  803d7c:	29400044 	addi	r5,r5,1
  803d80:	193fffc5 	stb	r4,-1(r3)
  803d84:	003ffa06 	br	803d70 <__alt_data_end+0xff803d70>
  803d88:	f800283a 	ret

00803d8c <_write_r>:
  803d8c:	defffd04 	addi	sp,sp,-12
  803d90:	dc000015 	stw	r16,0(sp)
  803d94:	04002034 	movhi	r16,128
  803d98:	dc400115 	stw	r17,4(sp)
  803d9c:	84141804 	addi	r16,r16,20576
  803da0:	2023883a 	mov	r17,r4
  803da4:	2809883a 	mov	r4,r5
  803da8:	300b883a 	mov	r5,r6
  803dac:	380d883a 	mov	r6,r7
  803db0:	dfc00215 	stw	ra,8(sp)
  803db4:	80000015 	stw	zero,0(r16)
  803db8:	08041cc0 	call	8041cc <write>
  803dbc:	00ffffc4 	movi	r3,-1
  803dc0:	10c0031e 	bne	r2,r3,803dd0 <_write_r+0x44>
  803dc4:	80c00017 	ldw	r3,0(r16)
  803dc8:	18000126 	beq	r3,zero,803dd0 <_write_r+0x44>
  803dcc:	88c00015 	stw	r3,0(r17)
  803dd0:	dfc00217 	ldw	ra,8(sp)
  803dd4:	dc400117 	ldw	r17,4(sp)
  803dd8:	dc000017 	ldw	r16,0(sp)
  803ddc:	dec00304 	addi	sp,sp,12
  803de0:	f800283a 	ret

00803de4 <alt_getchar>:
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_READ_EXTERNS(ALT_STDIN_DEV);
    char c;

    if (ALT_DRIVER_READ(ALT_STDIN_DEV, &c, 1, alt_fd_list[STDIN_FILENO].fd_flags) <= 0) {
  803de4:	00802034 	movhi	r2,128
  803de8:	10934904 	addi	r2,r2,19748
  803dec:	11c00217 	ldw	r7,8(r2)
 * Uses the ALT_DRIVER_READ() macro to call directly to driver if available.
 * Otherwise, uses newlib provided getchar() routine.
 */
int 
alt_getchar(void)
{
  803df0:	defffe04 	addi	sp,sp,-8
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_READ_EXTERNS(ALT_STDIN_DEV);
    char c;

    if (ALT_DRIVER_READ(ALT_STDIN_DEV, &c, 1, alt_fd_list[STDIN_FILENO].fd_flags) <= 0) {
  803df4:	01002034 	movhi	r4,128
  803df8:	01800044 	movi	r6,1
  803dfc:	d80b883a 	mov	r5,sp
  803e00:	21136404 	addi	r4,r4,19856
 * Uses the ALT_DRIVER_READ() macro to call directly to driver if available.
 * Otherwise, uses newlib provided getchar() routine.
 */
int 
alt_getchar(void)
{
  803e04:	dfc00115 	stw	ra,4(sp)
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_READ_EXTERNS(ALT_STDIN_DEV);
    char c;

    if (ALT_DRIVER_READ(ALT_STDIN_DEV, &c, 1, alt_fd_list[STDIN_FILENO].fd_flags) <= 0) {
  803e08:	08042740 	call	804274 <altera_avalon_jtag_uart_read>
  803e0c:	0080020e 	bge	zero,r2,803e18 <alt_getchar+0x34>
        return -1;
    }
    return c;
  803e10:	d8800007 	ldb	r2,0(sp)
  803e14:	00000106 	br	803e1c <alt_getchar+0x38>
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_READ_EXTERNS(ALT_STDIN_DEV);
    char c;

    if (ALT_DRIVER_READ(ALT_STDIN_DEV, &c, 1, alt_fd_list[STDIN_FILENO].fd_flags) <= 0) {
        return -1;
  803e18:	00bfffc4 	movi	r2,-1
    return c;
#else
    return getchar();
#endif
#endif
}
  803e1c:	dfc00117 	ldw	ra,4(sp)
  803e20:	dec00204 	addi	sp,sp,8
  803e24:	f800283a 	ret

00803e28 <alt_irq_register>:
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
  803e28:	008007c4 	movi	r2,31
  803e2c:	11002136 	bltu	r2,r4,803eb4 <alt_irq_register+0x8c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803e30:	000f303a 	rdctl	r7,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803e34:	00ffff84 	movi	r3,-2
  803e38:	38c4703a 	and	r2,r7,r3
  803e3c:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
  803e40:	200490fa 	slli	r2,r4,3
  803e44:	02002034 	movhi	r8,128
  803e48:	42142304 	addi	r8,r8,20620
  803e4c:	4085883a 	add	r2,r8,r2
  803e50:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = context;
  803e54:	11400115 	stw	r5,4(r2)
  803e58:	00800044 	movi	r2,1

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
  803e5c:	30000726 	beq	r6,zero,803e7c <alt_irq_register+0x54>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803e60:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803e64:	28c6703a 	and	r3,r5,r3
  803e68:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
  803e6c:	d0e0ba17 	ldw	r3,-32024(gp)
  803e70:	1104983a 	sll	r2,r2,r4
  803e74:	10c4b03a 	or	r2,r2,r3
  803e78:	00000706 	br	803e98 <alt_irq_register+0x70>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  803e7c:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  803e80:	28c6703a 	and	r3,r5,r3
  803e84:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
  803e88:	1104983a 	sll	r2,r2,r4
  803e8c:	d0e0ba17 	ldw	r3,-32024(gp)
  803e90:	0084303a 	nor	r2,zero,r2
  803e94:	10c4703a 	and	r2,r2,r3
  803e98:	d0a0ba15 	stw	r2,-32024(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
  803e9c:	d0a0ba17 	ldw	r2,-32024(gp)
  803ea0:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  803ea4:	2801703a 	wrctl	status,r5
  803ea8:	3801703a 	wrctl	status,r7
  803eac:	0005883a 	mov	r2,zero
  803eb0:	f800283a 	ret
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
  803eb4:	00bffa84 	movi	r2,-22
    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);

    alt_irq_enable_all(status);
  }
  return rc; 
}
  803eb8:	f800283a 	ret

00803ebc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
  803ebc:	deffff04 	addi	sp,sp,-4
  803ec0:	01002034 	movhi	r4,128
  803ec4:	01402034 	movhi	r5,128
  803ec8:	dfc00015 	stw	ra,0(sp)
  803ecc:	2112cc04 	addi	r4,r4,19248
  803ed0:	29536b04 	addi	r5,r5,19884

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  803ed4:	2140061e 	bne	r4,r5,803ef0 <alt_load+0x34>
  803ed8:	01002034 	movhi	r4,128
  803edc:	01402034 	movhi	r5,128
  803ee0:	21000804 	addi	r4,r4,32
  803ee4:	29400804 	addi	r5,r5,32
  803ee8:	2140121e 	bne	r4,r5,803f34 <alt_load+0x78>
  803eec:	00000b06 	br	803f1c <alt_load+0x60>
  803ef0:	00c02034 	movhi	r3,128
  803ef4:	18d36b04 	addi	r3,r3,19884
  803ef8:	1907c83a 	sub	r3,r3,r4
  803efc:	0005883a 	mov	r2,zero
  {
    while( to != end )
  803f00:	10fff526 	beq	r2,r3,803ed8 <__alt_data_end+0xff803ed8>
    {
      *to++ = *from++;
  803f04:	114f883a 	add	r7,r2,r5
  803f08:	39c00017 	ldw	r7,0(r7)
  803f0c:	110d883a 	add	r6,r2,r4
  803f10:	10800104 	addi	r2,r2,4
  803f14:	31c00015 	stw	r7,0(r6)
  803f18:	003ff906 	br	803f00 <__alt_data_end+0xff803f00>
  803f1c:	01002034 	movhi	r4,128
  803f20:	01402034 	movhi	r5,128
  803f24:	2111a604 	addi	r4,r4,18072
  803f28:	2951a604 	addi	r5,r5,18072

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  803f2c:	2140101e 	bne	r4,r5,803f70 <alt_load+0xb4>
  803f30:	00000b06 	br	803f60 <alt_load+0xa4>
  803f34:	00c02034 	movhi	r3,128
  803f38:	18c06004 	addi	r3,r3,384
  803f3c:	1907c83a 	sub	r3,r3,r4
  803f40:	0005883a 	mov	r2,zero
  {
    while( to != end )
  803f44:	10fff526 	beq	r2,r3,803f1c <__alt_data_end+0xff803f1c>
    {
      *to++ = *from++;
  803f48:	114f883a 	add	r7,r2,r5
  803f4c:	39c00017 	ldw	r7,0(r7)
  803f50:	110d883a 	add	r6,r2,r4
  803f54:	10800104 	addi	r2,r2,4
  803f58:	31c00015 	stw	r7,0(r6)
  803f5c:	003ff906 	br	803f44 <__alt_data_end+0xff803f44>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  803f60:	08044fc0 	call	8044fc <alt_dcache_flush_all>
  alt_icache_flush_all();
}
  803f64:	dfc00017 	ldw	ra,0(sp)
  803f68:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
  803f6c:	08045e81 	jmpi	8045e8 <alt_icache_flush_all>
  803f70:	00c02034 	movhi	r3,128
  803f74:	18d2cc04 	addi	r3,r3,19248
  803f78:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  803f7c:	0005883a 	mov	r2,zero
  {
    while( to != end )
  803f80:	18bff726 	beq	r3,r2,803f60 <__alt_data_end+0xff803f60>
    {
      *to++ = *from++;
  803f84:	114f883a 	add	r7,r2,r5
  803f88:	39c00017 	ldw	r7,0(r7)
  803f8c:	110d883a 	add	r6,r2,r4
  803f90:	10800104 	addi	r2,r2,4
  803f94:	31c00015 	stw	r7,0(r6)
  803f98:	003ff906 	br	803f80 <__alt_data_end+0xff803f80>

00803f9c <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  803f9c:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  803fa0:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
  803fa4:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
  803fa8:	080422c0 	call	80422c <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
  803fac:	080424c0 	call	80424c <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
  803fb0:	d1a0bb17 	ldw	r6,-32020(gp)
  803fb4:	d160bc17 	ldw	r5,-32016(gp)
  803fb8:	d120bd17 	ldw	r4,-32012(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
  803fbc:	dfc00017 	ldw	ra,0(sp)
  803fc0:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
  803fc4:	0800b001 	jmpi	800b00 <main>

00803fc8 <alt_printf>:
/* 
 * ALT printf function 
 */
void 
alt_printf(const char* fmt, ... )
{
  803fc8:	defff204 	addi	sp,sp,-56
  803fcc:	2005883a 	mov	r2,r4
  803fd0:	dfc00a15 	stw	ra,40(sp)
  803fd4:	df000915 	stw	fp,36(sp)
  803fd8:	ddc00815 	stw	r23,32(sp)
  803fdc:	dd800715 	stw	r22,28(sp)
  803fe0:	dd400615 	stw	r21,24(sp)
  803fe4:	dd000515 	stw	r20,20(sp)
  803fe8:	dcc00415 	stw	r19,16(sp)
  803fec:	dc800315 	stw	r18,12(sp)
  803ff0:	dc400215 	stw	r17,8(sp)
  803ff4:	dc000115 	stw	r16,4(sp)
  803ff8:	d9400b15 	stw	r5,44(sp)
  803ffc:	d9800c15 	stw	r6,48(sp)
  804000:	d9c00d15 	stw	r7,52(sp)
    w = fmt;
    while ((c = *w++) != 0)
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
  804004:	04000944 	movi	r16,37
 */
void 
alt_printf(const char* fmt, ... )
{
	va_list args;
	va_start(args, fmt);
  804008:	dd400b04 	addi	r21,sp,44
                if (c == '%')
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
  80400c:	048018c4 	movi	r18,99
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
                }
                else if (c == 'x')
  804010:	04c01e04 	movi	r19,120
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
  804014:	05001cc4 	movi	r20,115
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
  804018:	11000007 	ldb	r4,0(r2)
  80401c:	20003a26 	beq	r4,zero,804108 <alt_printf+0x140>
    {
        /* If not a format escape character, just print  */
        /* character.  Otherwise, process format string. */
        if (c != '%')
  804020:	24000226 	beq	r4,r16,80402c <alt_printf+0x64>
    const char *w;
    char c;

    /* Process format string. */
    w = fmt;
    while ((c = *w++) != 0)
  804024:	14400044 	addi	r17,r2,1
  804028:	00001406 	br	80407c <alt_printf+0xb4>
        }
        else
        {
            /* Get format character.  If none     */
            /* available, processing is complete. */
            if ((c = *w++) != 0)
  80402c:	14400084 	addi	r17,r2,2
  804030:	10800047 	ldb	r2,1(r2)
  804034:	10003426 	beq	r2,zero,804108 <alt_printf+0x140>
            {
                if (c == '%')
  804038:	1400021e 	bne	r2,r16,804044 <alt_printf+0x7c>
                {
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
  80403c:	8009883a 	mov	r4,r16
  804040:	00000e06 	br	80407c <alt_printf+0xb4>
                } 
                else if (c == 'c')
  804044:	1480051e 	bne	r2,r18,80405c <alt_printf+0x94>
                {
                    int v = va_arg(args, int);
                    alt_putchar(v);
  804048:	a9000017 	ldw	r4,0(r21)
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
  80404c:	ad800104 	addi	r22,r21,4
  804050:	b02b883a 	mov	r21,r22
                    alt_putchar(v);
  804054:	08041380 	call	804138 <alt_putchar>
  804058:	00002906 	br	804100 <alt_printf+0x138>
                }
                else if (c == 'x')
  80405c:	14c0201e 	bne	r2,r19,8040e0 <alt_printf+0x118>
                {
                    /* Process hexadecimal number format. */
                    unsigned long v = va_arg(args, unsigned long);
  804060:	adc00017 	ldw	r23,0(r21)
  804064:	ad400104 	addi	r21,r21,4
                    unsigned long digit;
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
  804068:	b8000326 	beq	r23,zero,804078 <alt_printf+0xb0>
  80406c:	05800704 	movi	r22,28
                        continue;
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
  804070:	00c003c4 	movi	r3,15
  804074:	00000306 	br	804084 <alt_printf+0xbc>
                    int digit_shift;

                    /* If the number value is zero, just print and continue. */
                    if (v == 0)
                    {
                        alt_putchar('0');
  804078:	01000c04 	movi	r4,48
  80407c:	08041380 	call	804138 <alt_putchar>
                        continue;
  804080:	00001f06 	br	804100 <alt_printf+0x138>
                    }

                    /* Find first non-zero digit. */
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
  804084:	1d84983a 	sll	r2,r3,r22
  804088:	15c4703a 	and	r2,r2,r23
  80408c:	1000021e 	bne	r2,zero,804098 <alt_printf+0xd0>
                        digit_shift -= 4;
  804090:	b5bfff04 	addi	r22,r22,-4
  804094:	003ffb06 	br	804084 <__alt_data_end+0xff804084>

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
  804098:	070003c4 	movi	fp,15
                        if (digit <= 9)
  80409c:	00c00244 	movi	r3,9
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
  8040a0:	b0001716 	blt	r22,zero,804100 <alt_printf+0x138>
                    {
                        digit = (v & (0xF << digit_shift)) >> digit_shift;
  8040a4:	e588983a 	sll	r4,fp,r22
  8040a8:	25c8703a 	and	r4,r4,r23
  8040ac:	2588d83a 	srl	r4,r4,r22
                        if (digit <= 9)
  8040b0:	19000236 	bltu	r3,r4,8040bc <alt_printf+0xf4>
                            c = '0' + digit;
  8040b4:	21000c04 	addi	r4,r4,48
  8040b8:	00000106 	br	8040c0 <alt_printf+0xf8>
                        else
                            c = 'a' + digit - 10;
  8040bc:	210015c4 	addi	r4,r4,87
                        alt_putchar(c);
  8040c0:	21003fcc 	andi	r4,r4,255
  8040c4:	2100201c 	xori	r4,r4,128
  8040c8:	213fe004 	addi	r4,r4,-128
  8040cc:	d8c00015 	stw	r3,0(sp)
  8040d0:	08041380 	call	804138 <alt_putchar>
                    digit_shift = 28;
                    while (!(v & (0xF << digit_shift)))
                        digit_shift -= 4;

                    /* Print digits. */
                    for (; digit_shift >= 0; digit_shift -= 4)
  8040d4:	b5bfff04 	addi	r22,r22,-4
  8040d8:	d8c00017 	ldw	r3,0(sp)
  8040dc:	003ff006 	br	8040a0 <__alt_data_end+0xff8040a0>
                        else
                            c = 'a' + digit - 10;
                        alt_putchar(c);
                    }
                }
                else if (c == 's')
  8040e0:	1500071e 	bne	r2,r20,804100 <alt_printf+0x138>
                {
                    /* Process string format. */
                    char *s = va_arg(args, char *);
  8040e4:	ad800017 	ldw	r22,0(r21)
  8040e8:	ad400104 	addi	r21,r21,4

                    while(*s)
  8040ec:	b1000007 	ldb	r4,0(r22)
  8040f0:	20000326 	beq	r4,zero,804100 <alt_printf+0x138>
                      alt_putchar(*s++);
  8040f4:	b5800044 	addi	r22,r22,1
  8040f8:	08041380 	call	804138 <alt_putchar>
  8040fc:	003ffb06 	br	8040ec <__alt_data_end+0xff8040ec>
                    /* Process "%" escape sequence. */
                    alt_putchar(c);
                } 
                else if (c == 'c')
                {
                    int v = va_arg(args, int);
  804100:	8805883a 	mov	r2,r17
  804104:	003fc406 	br	804018 <__alt_data_end+0xff804018>
        }
    }
#ifdef ALT_SEMIHOSTING
    alt_putbufflush();
#endif
}
  804108:	dfc00a17 	ldw	ra,40(sp)
  80410c:	df000917 	ldw	fp,36(sp)
  804110:	ddc00817 	ldw	r23,32(sp)
  804114:	dd800717 	ldw	r22,28(sp)
  804118:	dd400617 	ldw	r21,24(sp)
  80411c:	dd000517 	ldw	r20,20(sp)
  804120:	dcc00417 	ldw	r19,16(sp)
  804124:	dc800317 	ldw	r18,12(sp)
  804128:	dc400217 	ldw	r17,8(sp)
  80412c:	dc000117 	ldw	r16,4(sp)
  804130:	dec00e04 	addi	sp,sp,56
  804134:	f800283a 	ret

00804138 <alt_putchar>:
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
  804138:	defffd04 	addi	sp,sp,-12
  80413c:	dc000115 	stw	r16,4(sp)
	char        c1 = (char)(c & 0xff);
    return write(STDOUT_FILENO,&c1,1);
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);
  804140:	d9000005 	stb	r4,0(sp)
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
  804144:	2021883a 	mov	r16,r4
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);

    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
  804148:	01002034 	movhi	r4,128
  80414c:	000f883a 	mov	r7,zero
  804150:	01800044 	movi	r6,1
  804154:	d80b883a 	mov	r5,sp
  804158:	21136404 	addi	r4,r4,19856
 * Uses the ALT_DRIVER_WRITE() macro to call directly to driver if available.
 * Otherwise, uses newlib provided putchar() routine.
 */
int 
alt_putchar(int c)
{
  80415c:	dfc00215 	stw	ra,8(sp)
#else
#ifdef ALT_USE_DIRECT_DRIVERS
    ALT_DRIVER_WRITE_EXTERNS(ALT_STDOUT_DEV);
    char        c1 = (char)(c & 0xff);

    if (ALT_DRIVER_WRITE(ALT_STDOUT_DEV, &c1, 1, 0) == -1) {
  804160:	08042d00 	call	8042d0 <altera_avalon_jtag_uart_write>
  804164:	00ffffc4 	movi	r3,-1
  804168:	10c00126 	beq	r2,r3,804170 <alt_putchar+0x38>
        return -1;
    }
    return c;
  80416c:	8005883a 	mov	r2,r16
#else
    return putchar(c);
#endif
#endif
}
  804170:	dfc00217 	ldw	ra,8(sp)
  804174:	dc000117 	ldw	r16,4(sp)
  804178:	dec00304 	addi	sp,sp,12
  80417c:	f800283a 	ret

00804180 <sbrk>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
  804180:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
  804184:	00bfff84 	movi	r2,-2
  804188:	2884703a 	and	r2,r5,r2
  80418c:	1001703a 	wrctl	status,r2
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  804190:	d0a00417 	ldw	r2,-32752(gp)
  804194:	00ffff04 	movi	r3,-4
  804198:	108000c4 	addi	r2,r2,3
  80419c:	10c4703a 	and	r2,r2,r3
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  8041a0:	00c04034 	movhi	r3,256
  char *prev_heap_end; 

  context = alt_irq_disable_all();

  /* Always return data aligned on a word boundary */
  heap_end = (char *)(((unsigned int)heap_end + 3) & ~3);
  8041a4:	d0a00415 	stw	r2,-32752(gp)
  if (((heap_end + incr) - __alt_heap_start) > ALT_MAX_HEAP_BYTES) {
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  }
#else
  if ((heap_end + incr) > __alt_heap_limit) {
  8041a8:	1109883a 	add	r4,r2,r4
  8041ac:	18c00004 	addi	r3,r3,0
  8041b0:	1900032e 	bgeu	r3,r4,8041c0 <sbrk+0x40>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
  8041b4:	2801703a 	wrctl	status,r5
    alt_irq_enable_all(context);
    return (caddr_t)-1;
  8041b8:	00bfffc4 	movi	r2,-1
  8041bc:	f800283a 	ret
  }
#endif

  prev_heap_end = heap_end; 
  heap_end += incr; 
  8041c0:	d1200415 	stw	r4,-32752(gp)
  8041c4:	2801703a 	wrctl	status,r5
#endif

  alt_irq_enable_all(context);

  return (caddr_t) prev_heap_end; 
} 
  8041c8:	f800283a 	ret

008041cc <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
  8041cc:	00800044 	movi	r2,1
  8041d0:	20800226 	beq	r4,r2,8041dc <write+0x10>
  8041d4:	00800084 	movi	r2,2
  8041d8:	2080041e 	bne	r4,r2,8041ec <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
  8041dc:	01002034 	movhi	r4,128
  8041e0:	000f883a 	mov	r7,zero
  8041e4:	21136404 	addi	r4,r4,19856
  8041e8:	08042d01 	jmpi	8042d0 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
  8041ec:	d0a00b17 	ldw	r2,-32724(gp)
  8041f0:	10000926 	beq	r2,zero,804218 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
  8041f4:	deffff04 	addi	sp,sp,-4
  8041f8:	dfc00015 	stw	ra,0(sp)
  8041fc:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
  804200:	00c01444 	movi	r3,81
  804204:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
  804208:	00bfffc4 	movi	r2,-1
  80420c:	dfc00017 	ldw	ra,0(sp)
  804210:	dec00104 	addi	sp,sp,4
  804214:	f800283a 	ret
  804218:	d0a0b904 	addi	r2,gp,-32028
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
  80421c:	00c01444 	movi	r3,81
  804220:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
  804224:	00bfffc4 	movi	r2,-1
  804228:	f800283a 	ret

0080422c <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
  80422c:	deffff04 	addi	sp,sp,-4
  804230:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
  804234:	08045ec0 	call	8045ec <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
  804238:	00800044 	movi	r2,1
  80423c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
  804240:	dfc00017 	ldw	ra,0(sp)
  804244:	dec00104 	addi	sp,sp,4
  804248:	f800283a 	ret

0080424c <alt_sys_init>:
    ALTERA_AVALON_TIMER_INIT ( HEX_TIMER, hex_timer);
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
    ALTERA_AVALON_TIMER_INIT ( TIMER0, timer0);
    ALTERA_AVALON_TIMER_INIT ( TIMER1, timer1);
    ALTERA_AVALON_TIMER_INIT ( TIMER3, timer3);
    ALTERA_AVALON_TIMER_INIT ( TIMER4, timer4);
  80424c:	00804034 	movhi	r2,256
  804250:	10842004 	addi	r2,r2,4224
  804254:	d0a0bf15 	stw	r2,-32004(gp)

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
  804258:	01002034 	movhi	r4,128
  80425c:	0081c9f4 	movhi	r2,1831
  804260:	10838004 	addi	r2,r2,3584
  804264:	d1600704 	addi	r5,gp,-32740
  804268:	21133e04 	addi	r4,r4,19704
  80426c:	d0a0be15 	stw	r2,-32008(gp)
  804270:	08045081 	jmpi	804508 <alt_dev_llist_insert>

00804274 <altera_avalon_jtag_uart_read>:

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char* buffer, int space, int flags)
{
  unsigned int base = sp->base;
  804274:	21000017 	ldw	r4,0(r4)

  char * ptr = buffer;
  char * end = buffer + space;
  804278:	298d883a 	add	r6,r5,r6

  while (ptr < end)
  80427c:	2805883a 	mov	r2,r5

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
  804280:	3a10000c 	andi	r8,r7,16384
  unsigned int base = sp->base;

  char * ptr = buffer;
  char * end = buffer + space;

  while (ptr < end)
  804284:	11800b2e 	bgeu	r2,r6,8042b4 <altera_avalon_jtag_uart_read+0x40>
  {
    unsigned int data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
  804288:	20c00037 	ldwio	r3,0(r4)

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
  80428c:	1a60000c 	andi	r9,r3,32768
  804290:	48000326 	beq	r9,zero,8042a0 <altera_avalon_jtag_uart_read+0x2c>
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
  804294:	10c00005 	stb	r3,0(r2)
  804298:	10800044 	addi	r2,r2,1
  80429c:	003ff906 	br	804284 <__alt_data_end+0xff804284>
    else if (ptr != buffer)
  8042a0:	11400226 	beq	r2,r5,8042ac <altera_avalon_jtag_uart_read+0x38>
      break;   
    
  }

  if (ptr != buffer)
    return ptr - buffer;
  8042a4:	1145c83a 	sub	r2,r2,r5
  8042a8:	f800283a 	ret

    if (data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK)
      *ptr++ = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    else if (ptr != buffer)
      break;
    else if(flags & O_NONBLOCK)
  8042ac:	403ff526 	beq	r8,zero,804284 <__alt_data_end+0xff804284>
  8042b0:	00000106 	br	8042b8 <altera_avalon_jtag_uart_read+0x44>
      break;   
    
  }

  if (ptr != buffer)
  8042b4:	117ffb1e 	bne	r2,r5,8042a4 <__alt_data_end+0xff8042a4>
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
  8042b8:	39d0000c 	andi	r7,r7,16384
  8042bc:	3800021e 	bne	r7,zero,8042c8 <altera_avalon_jtag_uart_read+0x54>
    return -EWOULDBLOCK;
  else
    return -EIO;
  8042c0:	00bffec4 	movi	r2,-5
  8042c4:	f800283a 	ret
  }

  if (ptr != buffer)
    return ptr - buffer;
  else if (flags & O_NONBLOCK)
    return -EWOULDBLOCK;
  8042c8:	00bffd44 	movi	r2,-11
  else
    return -EIO;
}
  8042cc:	f800283a 	ret

008042d0 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
  8042d0:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  8042d4:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
  8042d8:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
  8042dc:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
  8042e0:	2980072e 	bgeu	r5,r6,804300 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
  8042e4:	38c00037 	ldwio	r3,0(r7)
  8042e8:	18ffffec 	andhi	r3,r3,65535
  8042ec:	183ffc26 	beq	r3,zero,8042e0 <__alt_data_end+0xff8042e0>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
  8042f0:	28c00007 	ldb	r3,0(r5)
  8042f4:	20c00035 	stwio	r3,0(r4)
  8042f8:	29400044 	addi	r5,r5,1
  8042fc:	003ff806 	br	8042e0 <__alt_data_end+0xff8042e0>

  return count;
}
  804300:	f800283a 	ret

00804304 <alt_timestamp_start>:

int alt_timestamp_start(void)
{
  void* base = altera_avalon_timer_ts_base;

  if (!altera_avalon_timer_ts_freq)
  804304:	d0e0be17 	ldw	r3,-32008(gp)
 * device has not been registered. 
 */

int alt_timestamp_start(void)
{
  void* base = altera_avalon_timer_ts_base;
  804308:	d0a0bf17 	ldw	r2,-32004(gp)

  if (!altera_avalon_timer_ts_freq)
  80430c:	18000c26 	beq	r3,zero,804340 <alt_timestamp_start+0x3c>
    return -1;
  }
  else
  {
    if(ALT_TIMESTAMP_COUNTER_SIZE == 64) {
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base,ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
  804310:	11000104 	addi	r4,r2,4
  804314:	00c00204 	movi	r3,8
  804318:	20c00035 	stwio	r3,0(r4)
        IOWR_ALTERA_AVALON_TIMER_PERIOD_0 (base, 0xFFFF);
  80431c:	00ffffd4 	movui	r3,65535
  804320:	10c00235 	stwio	r3,8(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIOD_1 (base, 0xFFFF);;
  804324:	10c00335 	stwio	r3,12(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIOD_2 (base, 0xFFFF);
  804328:	10c00435 	stwio	r3,16(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIOD_3 (base, 0xFFFF);
  80432c:	10c00535 	stwio	r3,20(r2)
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK);
  804330:	00800104 	movi	r2,4
  804334:	20800035 	stwio	r2,0(r4)
        IOWR_ALTERA_AVALON_TIMER_PERIODL (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_PERIODH (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK); 
    } 
  }
  return 0;
  804338:	0005883a 	mov	r2,zero
  80433c:	f800283a 	ret
{
  void* base = altera_avalon_timer_ts_base;

  if (!altera_avalon_timer_ts_freq)
  {
    return -1;
  804340:	00bfffc4 	movi	r2,-1
        IOWR_ALTERA_AVALON_TIMER_PERIODH (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK); 
    } 
  }
  return 0;
}
  804344:	f800283a 	ret

00804348 <alt_timestamp>:
alt_timestamp_type alt_timestamp(void)
{

  void* base = altera_avalon_timer_ts_base;

  if (!altera_avalon_timer_ts_freq)
  804348:	d0a0be17 	ldw	r2,-32008(gp)
  80434c:	10000e26 	beq	r2,zero,804388 <alt_timestamp+0x40>
 */

alt_timestamp_type alt_timestamp(void)
{

  void* base = altera_avalon_timer_ts_base;
  804350:	d120bf17 	ldw	r4,-32004(gp)
#endif
  }
  else
  {
#if (ALT_TIMESTAMP_COUNTER_SIZE == 64)
        IOWR_ALTERA_AVALON_TIMER_SNAP_0 (base, 0);
  804354:	20800604 	addi	r2,r4,24
  804358:	10000035 	stwio	zero,0(r2)
        alt_timestamp_type snap_0 = IORD_ALTERA_AVALON_TIMER_SNAP_0(base) & ALTERA_AVALON_TIMER_SNAP_0_MSK;
  80435c:	11400037 	ldwio	r5,0(r2)
        alt_timestamp_type snap_1 = IORD_ALTERA_AVALON_TIMER_SNAP_1(base) & ALTERA_AVALON_TIMER_SNAP_1_MSK;
  804360:	20800737 	ldwio	r2,28(r4)
        alt_timestamp_type snap_2 = IORD_ALTERA_AVALON_TIMER_SNAP_2(base) & ALTERA_AVALON_TIMER_SNAP_2_MSK;
  804364:	20c00837 	ldwio	r3,32(r4)
        alt_timestamp_type snap_3 = IORD_ALTERA_AVALON_TIMER_SNAP_3(base) & ALTERA_AVALON_TIMER_SNAP_3_MSK;
  804368:	21000937 	ldwio	r4,36(r4)
        
        return (0xFFFFFFFFFFFFFFFFULL - ( (snap_3 << 48) | (snap_2 << 32) | (snap_1 << 16) | (snap_0) ));
  80436c:	2008943a 	slli	r4,r4,16
  804370:	1004943a 	slli	r2,r2,16
  804374:	297fffcc 	andi	r5,r5,65535
  804378:	18ffffcc 	andi	r3,r3,65535
  80437c:	2884303a 	nor	r2,r5,r2
  804380:	20c6303a 	nor	r3,r4,r3
  804384:	f800283a 	ret
  void* base = altera_avalon_timer_ts_base;

  if (!altera_avalon_timer_ts_freq)
  {
#if (ALT_TIMESTAMP_COUNTER_SIZE == 64)
        return 0xFFFFFFFFFFFFFFFFULL;
  804388:	00bfffc4 	movi	r2,-1
  80438c:	1007883a 	mov	r3,r2
        alt_timestamp_type upper = IORD_ALTERA_AVALON_TIMER_SNAPH(base) & ALTERA_AVALON_TIMER_SNAPH_MSK;
        
        return (0xFFFFFFFF - ((upper << 16) | lower)); 
#endif
  }
}
  804390:	f800283a 	ret

00804394 <alt_timestamp_freq>:
 */

alt_u32 alt_timestamp_freq(void)
{
  return altera_avalon_timer_ts_freq;
}
  804394:	d0a0be17 	ldw	r2,-32008(gp)
  804398:	f800283a 	ret

0080439c <alt_up_accelerometer_spi_open_dev>:
{
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_accelerometer_spi_dev *dev = (alt_up_accelerometer_spi_dev*)alt_find_dev(name, &alt_dev_list);
  80439c:	d1600704 	addi	r5,gp,-32740
  8043a0:	08045741 	jmpi	804574 <alt_find_dev>

008043a4 <alt_up_accelerometer_spi_read_address_register>:
 * @return 0 for success 
 **/
int alt_up_accelerometer_spi_read_address_register(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 *addr)
{
	// reads data from the device Address register
	*(addr) = IORD_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base); 
  8043a4:	20800a17 	ldw	r2,40(r4)
  8043a8:	10800023 	ldbuio	r2,0(r2)
  8043ac:	28800005 	stb	r2,0(r5)

	return 0;
}
  8043b0:	0005883a 	mov	r2,zero
  8043b4:	f800283a 	ret

008043b8 <alt_up_accelerometer_spi_read>:
 * @return 0 for success
 **/
int alt_up_accelerometer_spi_read(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 addr, alt_u8 *data)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, addr & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  8043b8:	20800a17 	ldw	r2,40(r4)
  8043bc:	29400fcc 	andi	r5,r5,63
  8043c0:	11400025 	stbio	r5,0(r2)

	// read data to the device Data register
	*(data) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
  8043c4:	20800a17 	ldw	r2,40(r4)
  8043c8:	10800063 	ldbuio	r2,1(r2)
  8043cc:	30800005 	stb	r2,0(r6)

	return 0;
}
  8043d0:	0005883a 	mov	r2,zero
  8043d4:	f800283a 	ret

008043d8 <alt_up_accelerometer_spi_write>:
 * @return 0 for success
 **/
int alt_up_accelerometer_spi_write(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 addr, alt_u8 data)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, addr & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  8043d8:	20800a17 	ldw	r2,40(r4)
  8043dc:	29400fcc 	andi	r5,r5,63
  8043e0:	11400025 	stbio	r5,0(r2)

	// write data to the device Data register
	IOWR_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base, data & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK); 
  8043e4:	20800a17 	ldw	r2,40(r4)
  8043e8:	11800065 	stbio	r6,1(r2)

	return 0;
}
  8043ec:	0005883a 	mov	r2,zero
  8043f0:	f800283a 	ret

008043f4 <alt_up_accelerometer_spi_read_x_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_x_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *x_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  8043f4:	20800a17 	ldw	r2,40(r4)
  8043f8:	00c00c84 	movi	r3,50
  8043fc:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(x_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
  804400:	20800a17 	ldw	r2,40(r4)
  804404:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  804408:	00c00cc4 	movi	r3,51
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(x_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
  80440c:	10803fcc 	andi	r2,r2,255
  804410:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  804414:	20800a17 	ldw	r2,40(r4)
  804418:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(x_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
  80441c:	20800a17 	ldw	r2,40(r4)
  804420:	10800063 	ldbuio	r2,1(r2)
  804424:	10803fcc 	andi	r2,r2,255
  804428:	1006923a 	slli	r3,r2,8
  80442c:	28800017 	ldw	r2,0(r5)
  804430:	1885883a 	add	r2,r3,r2

	if (*(x_axis) & 0x00008000)
  804434:	10e0000c 	andi	r3,r2,32768
  804438:	18000126 	beq	r3,zero,804440 <alt_up_accelerometer_spi_read_x_axis+0x4c>
	{
		*(x_axis) |= 0xFFFF0000;
  80443c:	10bffff4 	orhi	r2,r2,65535
  804440:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
  804444:	0005883a 	mov	r2,zero
  804448:	f800283a 	ret

0080444c <alt_up_accelerometer_spi_read_y_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_y_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *y_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  80444c:	20800a17 	ldw	r2,40(r4)
  804450:	00c00d04 	movi	r3,52
  804454:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(y_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
  804458:	20800a17 	ldw	r2,40(r4)
  80445c:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  804460:	00c00d44 	movi	r3,53
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(y_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
  804464:	10803fcc 	andi	r2,r2,255
  804468:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  80446c:	20800a17 	ldw	r2,40(r4)
  804470:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(y_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
  804474:	20800a17 	ldw	r2,40(r4)
  804478:	10800063 	ldbuio	r2,1(r2)
  80447c:	10803fcc 	andi	r2,r2,255
  804480:	1006923a 	slli	r3,r2,8
  804484:	28800017 	ldw	r2,0(r5)
  804488:	1885883a 	add	r2,r3,r2

	if (*(y_axis) & 0x00008000)
  80448c:	10e0000c 	andi	r3,r2,32768
  804490:	18000126 	beq	r3,zero,804498 <alt_up_accelerometer_spi_read_y_axis+0x4c>
	{
		*(y_axis) |= 0xFFFF0000;
  804494:	10bffff4 	orhi	r2,r2,65535
  804498:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
  80449c:	0005883a 	mov	r2,zero
  8044a0:	f800283a 	ret

008044a4 <alt_up_accelerometer_spi_read_z_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_z_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *z_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  8044a4:	20800a17 	ldw	r2,40(r4)
  8044a8:	00c00d84 	movi	r3,54
  8044ac:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(z_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
  8044b0:	20800a17 	ldw	r2,40(r4)
  8044b4:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  8044b8:	00c00dc4 	movi	r3,55
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(z_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
  8044bc:	10803fcc 	andi	r2,r2,255
  8044c0:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
  8044c4:	20800a17 	ldw	r2,40(r4)
  8044c8:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(z_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
  8044cc:	20800a17 	ldw	r2,40(r4)
  8044d0:	10800063 	ldbuio	r2,1(r2)
  8044d4:	10803fcc 	andi	r2,r2,255
  8044d8:	1006923a 	slli	r3,r2,8
  8044dc:	28800017 	ldw	r2,0(r5)
  8044e0:	1885883a 	add	r2,r3,r2

	if (*(z_axis) & 0x00008000)
  8044e4:	10e0000c 	andi	r3,r2,32768
  8044e8:	18000126 	beq	r3,zero,8044f0 <alt_up_accelerometer_spi_read_z_axis+0x4c>
	{
		*(z_axis) |= 0xFFFF0000;
  8044ec:	10bffff4 	orhi	r2,r2,65535
  8044f0:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
  8044f4:	0005883a 	mov	r2,zero
  8044f8:	f800283a 	ret

008044fc <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
  8044fc:	f800283a 	ret

00804500 <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
  804500:	3005883a 	mov	r2,r6
  804504:	f800283a 	ret

00804508 <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  804508:	20000226 	beq	r4,zero,804514 <alt_dev_llist_insert+0xc>
  80450c:	20800217 	ldw	r2,8(r4)
  804510:	1000101e 	bne	r2,zero,804554 <alt_dev_llist_insert+0x4c>
  804514:	d0a00b17 	ldw	r2,-32724(gp)
  804518:	10000926 	beq	r2,zero,804540 <alt_dev_llist_insert+0x38>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
  80451c:	deffff04 	addi	sp,sp,-4
  804520:	dfc00015 	stw	ra,0(sp)
  804524:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
  804528:	00c00584 	movi	r3,22
  80452c:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
  804530:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
  804534:	dfc00017 	ldw	ra,0(sp)
  804538:	dec00104 	addi	sp,sp,4
  80453c:	f800283a 	ret
  804540:	d0a0b904 	addi	r2,gp,-32028
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
  804544:	00c00584 	movi	r3,22
  804548:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
  80454c:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
  804550:	f800283a 	ret

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
  804554:	28800017 	ldw	r2,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  804558:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
  80455c:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
  804560:	28800017 	ldw	r2,0(r5)
  804564:	11000115 	stw	r4,4(r2)
  list->next           = entry;
  804568:	29000015 	stw	r4,0(r5)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
  80456c:	0005883a 	mov	r2,zero
  804570:	f800283a 	ret

00804574 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
  804574:	defffb04 	addi	sp,sp,-20
  804578:	dcc00315 	stw	r19,12(sp)
  80457c:	dc800215 	stw	r18,8(sp)
  804580:	dc400115 	stw	r17,4(sp)
  804584:	dc000015 	stw	r16,0(sp)
  804588:	dfc00415 	stw	ra,16(sp)
  80458c:	2027883a 	mov	r19,r4
  804590:	2823883a 	mov	r17,r5
  alt_dev* next = (alt_dev*) llist->next;
  804594:	2c000017 	ldw	r16,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
  804598:	0802c400 	call	802c40 <strlen>
  80459c:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
  8045a0:	84400726 	beq	r16,r17,8045c0 <alt_find_dev+0x4c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
  8045a4:	81000217 	ldw	r4,8(r16)
  8045a8:	900d883a 	mov	r6,r18
  8045ac:	980b883a 	mov	r5,r19
  8045b0:	08046680 	call	804668 <memcmp>
  8045b4:	10000426 	beq	r2,zero,8045c8 <alt_find_dev+0x54>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
  8045b8:	84000017 	ldw	r16,0(r16)
  8045bc:	003ff806 	br	8045a0 <__alt_data_end+0xff8045a0>
  }
  
  /* No match found */
  
  return NULL;
  8045c0:	0005883a 	mov	r2,zero
  8045c4:	00000106 	br	8045cc <alt_find_dev+0x58>
  8045c8:	8005883a 	mov	r2,r16
}
  8045cc:	dfc00417 	ldw	ra,16(sp)
  8045d0:	dcc00317 	ldw	r19,12(sp)
  8045d4:	dc800217 	ldw	r18,8(sp)
  8045d8:	dc400117 	ldw	r17,4(sp)
  8045dc:	dc000017 	ldw	r16,0(sp)
  8045e0:	dec00504 	addi	sp,sp,20
  8045e4:	f800283a 	ret

008045e8 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
  8045e8:	f800283a 	ret

008045ec <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
  8045ec:	000170fa 	wrctl	ienable,zero
  8045f0:	f800283a 	ret

008045f4 <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
  8045f4:	213ffe84 	addi	r4,r4,-6
  8045f8:	008003c4 	movi	r2,15
  8045fc:	11001636 	bltu	r2,r4,804658 <alt_exception_cause_generated_bad_addr+0x64>
  804600:	200890ba 	slli	r4,r4,2
  804604:	00802034 	movhi	r2,128
  804608:	10918604 	addi	r2,r2,17944
  80460c:	2089883a 	add	r4,r4,r2
  804610:	20800017 	ldw	r2,0(r4)
  804614:	1000683a 	jmp	r2
  804618:	00804660 	cmpeqi	r2,zero,281
  80461c:	00804660 	cmpeqi	r2,zero,281
  804620:	00804658 	cmpnei	r2,zero,281
  804624:	00804658 	cmpnei	r2,zero,281
  804628:	00804658 	cmpnei	r2,zero,281
  80462c:	00804660 	cmpeqi	r2,zero,281
  804630:	00804658 	cmpnei	r2,zero,281
  804634:	00804658 	cmpnei	r2,zero,281
  804638:	00804660 	cmpeqi	r2,zero,281
  80463c:	00804660 	cmpeqi	r2,zero,281
  804640:	00804658 	cmpnei	r2,zero,281
  804644:	00804660 	cmpeqi	r2,zero,281
  804648:	00804658 	cmpnei	r2,zero,281
  80464c:	00804658 	cmpnei	r2,zero,281
  804650:	00804658 	cmpnei	r2,zero,281
  804654:	00804660 	cmpeqi	r2,zero,281
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
  804658:	0005883a 	mov	r2,zero
  80465c:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
  804660:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
  804664:	f800283a 	ret

00804668 <memcmp>:
  804668:	218d883a 	add	r6,r4,r6
  80466c:	21800826 	beq	r4,r6,804690 <memcmp+0x28>
  804670:	20800003 	ldbu	r2,0(r4)
  804674:	28c00003 	ldbu	r3,0(r5)
  804678:	10c00226 	beq	r2,r3,804684 <memcmp+0x1c>
  80467c:	10c5c83a 	sub	r2,r2,r3
  804680:	f800283a 	ret
  804684:	21000044 	addi	r4,r4,1
  804688:	29400044 	addi	r5,r5,1
  80468c:	003ff706 	br	80466c <__alt_data_end+0xff80466c>
  804690:	0005883a 	mov	r2,zero
  804694:	f800283a 	ret
