#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1866bb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1866d40 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x185e810 .functor NOT 1, L_0x18973f0, C4<0>, C4<0>, C4<0>;
L_0x1897180 .functor XOR 1, L_0x1897040, L_0x18970e0, C4<0>, C4<0>;
L_0x18972e0 .functor XOR 1, L_0x1897180, L_0x1897240, C4<0>, C4<0>;
v0x1894790_0 .net *"_ivl_10", 0 0, L_0x1897240;  1 drivers
v0x1894890_0 .net *"_ivl_12", 0 0, L_0x18972e0;  1 drivers
v0x1894970_0 .net *"_ivl_2", 0 0, L_0x1896fa0;  1 drivers
v0x1894a30_0 .net *"_ivl_4", 0 0, L_0x1897040;  1 drivers
v0x1894b10_0 .net *"_ivl_6", 0 0, L_0x18970e0;  1 drivers
v0x1894c40_0 .net *"_ivl_8", 0 0, L_0x1897180;  1 drivers
v0x1894d20_0 .net "a", 0 0, v0x1892ca0_0;  1 drivers
v0x1894dc0_0 .net "b", 0 0, v0x1892d40_0;  1 drivers
v0x1894e60_0 .net "c", 0 0, v0x1892de0_0;  1 drivers
v0x1894f00_0 .var "clk", 0 0;
v0x1894fa0_0 .net "d", 0 0, v0x1892f50_0;  1 drivers
v0x1895040_0 .net "out_dut", 0 0, L_0x1896e40;  1 drivers
v0x18950e0_0 .net "out_ref", 0 0, L_0x18960b0;  1 drivers
v0x1895180_0 .var/2u "stats1", 159 0;
v0x1895220_0 .var/2u "strobe", 0 0;
v0x18952c0_0 .net "tb_match", 0 0, L_0x18973f0;  1 drivers
v0x1895380_0 .net "tb_mismatch", 0 0, L_0x185e810;  1 drivers
v0x1895550_0 .net "wavedrom_enable", 0 0, v0x1893040_0;  1 drivers
v0x18955f0_0 .net "wavedrom_title", 511 0, v0x18930e0_0;  1 drivers
L_0x1896fa0 .concat [ 1 0 0 0], L_0x18960b0;
L_0x1897040 .concat [ 1 0 0 0], L_0x18960b0;
L_0x18970e0 .concat [ 1 0 0 0], L_0x1896e40;
L_0x1897240 .concat [ 1 0 0 0], L_0x18960b0;
L_0x18973f0 .cmp/eeq 1, L_0x1896fa0, L_0x18972e0;
S_0x1866ed0 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x1866d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1867650 .functor NOT 1, v0x1892de0_0, C4<0>, C4<0>, C4<0>;
L_0x185f0d0 .functor NOT 1, v0x1892d40_0, C4<0>, C4<0>, C4<0>;
L_0x1895800 .functor AND 1, L_0x1867650, L_0x185f0d0, C4<1>, C4<1>;
L_0x18958a0 .functor NOT 1, v0x1892f50_0, C4<0>, C4<0>, C4<0>;
L_0x18959d0 .functor NOT 1, v0x1892ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1895ad0 .functor AND 1, L_0x18958a0, L_0x18959d0, C4<1>, C4<1>;
L_0x1895bb0 .functor OR 1, L_0x1895800, L_0x1895ad0, C4<0>, C4<0>;
L_0x1895c70 .functor AND 1, v0x1892ca0_0, v0x1892de0_0, C4<1>, C4<1>;
L_0x1895d30 .functor AND 1, L_0x1895c70, v0x1892f50_0, C4<1>, C4<1>;
L_0x1895df0 .functor OR 1, L_0x1895bb0, L_0x1895d30, C4<0>, C4<0>;
L_0x1895f60 .functor AND 1, v0x1892d40_0, v0x1892de0_0, C4<1>, C4<1>;
L_0x1895fd0 .functor AND 1, L_0x1895f60, v0x1892f50_0, C4<1>, C4<1>;
L_0x18960b0 .functor OR 1, L_0x1895df0, L_0x1895fd0, C4<0>, C4<0>;
v0x185ea80_0 .net *"_ivl_0", 0 0, L_0x1867650;  1 drivers
v0x185eb20_0 .net *"_ivl_10", 0 0, L_0x1895ad0;  1 drivers
v0x1891490_0 .net *"_ivl_12", 0 0, L_0x1895bb0;  1 drivers
v0x1891550_0 .net *"_ivl_14", 0 0, L_0x1895c70;  1 drivers
v0x1891630_0 .net *"_ivl_16", 0 0, L_0x1895d30;  1 drivers
v0x1891760_0 .net *"_ivl_18", 0 0, L_0x1895df0;  1 drivers
v0x1891840_0 .net *"_ivl_2", 0 0, L_0x185f0d0;  1 drivers
v0x1891920_0 .net *"_ivl_20", 0 0, L_0x1895f60;  1 drivers
v0x1891a00_0 .net *"_ivl_22", 0 0, L_0x1895fd0;  1 drivers
v0x1891ae0_0 .net *"_ivl_4", 0 0, L_0x1895800;  1 drivers
v0x1891bc0_0 .net *"_ivl_6", 0 0, L_0x18958a0;  1 drivers
v0x1891ca0_0 .net *"_ivl_8", 0 0, L_0x18959d0;  1 drivers
v0x1891d80_0 .net "a", 0 0, v0x1892ca0_0;  alias, 1 drivers
v0x1891e40_0 .net "b", 0 0, v0x1892d40_0;  alias, 1 drivers
v0x1891f00_0 .net "c", 0 0, v0x1892de0_0;  alias, 1 drivers
v0x1891fc0_0 .net "d", 0 0, v0x1892f50_0;  alias, 1 drivers
v0x1892080_0 .net "out", 0 0, L_0x18960b0;  alias, 1 drivers
S_0x18921e0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x1866d40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1892ca0_0 .var "a", 0 0;
v0x1892d40_0 .var "b", 0 0;
v0x1892de0_0 .var "c", 0 0;
v0x1892eb0_0 .net "clk", 0 0, v0x1894f00_0;  1 drivers
v0x1892f50_0 .var "d", 0 0;
v0x1893040_0 .var "wavedrom_enable", 0 0;
v0x18930e0_0 .var "wavedrom_title", 511 0;
S_0x1892480 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x18921e0;
 .timescale -12 -12;
v0x18926e0_0 .var/2s "count", 31 0;
E_0x1861b00/0 .event negedge, v0x1892eb0_0;
E_0x1861b00/1 .event posedge, v0x1892eb0_0;
E_0x1861b00 .event/or E_0x1861b00/0, E_0x1861b00/1;
E_0x1861d50 .event negedge, v0x1892eb0_0;
E_0x184c9f0 .event posedge, v0x1892eb0_0;
S_0x18927e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18921e0;
 .timescale -12 -12;
v0x18929e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1892ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18921e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1893240 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x1866d40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1896350 .functor AND 1, L_0x1896210, L_0x18962b0, C4<1>, C4<1>;
L_0x18965d0 .functor AND 1, L_0x1896460, L_0x1896500, C4<1>, C4<1>;
L_0x18966e0 .functor OR 1, L_0x1896350, L_0x18965d0, C4<0>, C4<0>;
L_0x18967f0 .functor AND 1, v0x1892ca0_0, v0x1892de0_0, C4<1>, C4<1>;
L_0x18969a0 .functor AND 1, L_0x18967f0, v0x1892f50_0, C4<1>, C4<1>;
L_0x1896b70 .functor OR 1, L_0x18966e0, L_0x18969a0, C4<0>, C4<0>;
L_0x1896cc0 .functor AND 1, v0x1892d40_0, v0x1892de0_0, C4<1>, C4<1>;
L_0x1896d30 .functor AND 1, L_0x1896cc0, v0x1892f50_0, C4<1>, C4<1>;
L_0x1896e40 .functor OR 1, L_0x1896b70, L_0x1896d30, C4<0>, C4<0>;
v0x1893530_0 .net *"_ivl_1", 0 0, L_0x1896210;  1 drivers
v0x18935f0_0 .net *"_ivl_10", 0 0, L_0x18965d0;  1 drivers
v0x18936d0_0 .net *"_ivl_12", 0 0, L_0x18966e0;  1 drivers
v0x18937c0_0 .net *"_ivl_14", 0 0, L_0x18967f0;  1 drivers
v0x18938a0_0 .net *"_ivl_16", 0 0, L_0x18969a0;  1 drivers
v0x18939d0_0 .net *"_ivl_18", 0 0, L_0x1896b70;  1 drivers
v0x1893ab0_0 .net *"_ivl_20", 0 0, L_0x1896cc0;  1 drivers
v0x1893b90_0 .net *"_ivl_22", 0 0, L_0x1896d30;  1 drivers
v0x1893c70_0 .net *"_ivl_3", 0 0, L_0x18962b0;  1 drivers
v0x1893d30_0 .net *"_ivl_4", 0 0, L_0x1896350;  1 drivers
v0x1893e10_0 .net *"_ivl_7", 0 0, L_0x1896460;  1 drivers
v0x1893ed0_0 .net *"_ivl_9", 0 0, L_0x1896500;  1 drivers
v0x1893f90_0 .net "a", 0 0, v0x1892ca0_0;  alias, 1 drivers
v0x1894030_0 .net "b", 0 0, v0x1892d40_0;  alias, 1 drivers
v0x1894120_0 .net "c", 0 0, v0x1892de0_0;  alias, 1 drivers
v0x1894210_0 .net "d", 0 0, v0x1892f50_0;  alias, 1 drivers
v0x1894300_0 .net "out", 0 0, L_0x1896e40;  alias, 1 drivers
L_0x1896210 .reduce/nor v0x1892de0_0;
L_0x18962b0 .reduce/nor v0x1892d40_0;
L_0x1896460 .reduce/nor v0x1892f50_0;
L_0x1896500 .reduce/nor v0x1892ca0_0;
S_0x1894570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x1866d40;
 .timescale -12 -12;
E_0x18618a0 .event anyedge, v0x1895220_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1895220_0;
    %nor/r;
    %assign/vec4 v0x1895220_0, 0;
    %wait E_0x18618a0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18921e0;
T_3 ;
    %fork t_1, S_0x1892480;
    %jmp t_0;
    .scope S_0x1892480;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x18926e0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1892f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892d40_0, 0;
    %assign/vec4 v0x1892ca0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x184c9f0;
    %load/vec4 v0x18926e0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x18926e0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1892f50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892d40_0, 0;
    %assign/vec4 v0x1892ca0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1861d50;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1892ac0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1861b00;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1892ca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892d40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1892de0_0, 0;
    %assign/vec4 v0x1892f50_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x18921e0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x1866d40;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1894f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1895220_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1866d40;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1894f00_0;
    %inv;
    %store/vec4 v0x1894f00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1866d40;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1892eb0_0, v0x1895380_0, v0x1894d20_0, v0x1894dc0_0, v0x1894e60_0, v0x1894fa0_0, v0x18950e0_0, v0x1895040_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1866d40;
T_7 ;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1895180_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1866d40;
T_8 ;
    %wait E_0x1861b00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1895180_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1895180_0, 4, 32;
    %load/vec4 v0x18952c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1895180_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1895180_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1895180_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18950e0_0;
    %load/vec4 v0x18950e0_0;
    %load/vec4 v0x1895040_0;
    %xor;
    %load/vec4 v0x18950e0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1895180_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1895180_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1895180_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/kmap2/iter0/response16/top_module.sv";
