<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="Error number: 0&#xA;&#xA;&#xA; ----- TEST SUCCESS -----&#xA;&#xA;&#xA;----------------- INTEGRATION TEST - OVERVIEW ------------------&#xA;        SINGLE_INPUT_NO_DISCHARGE : Succeeded&#xA;      SINGLE_INPUT_WITH_DISCHARGE : Succeeded&#xA;      MULTIPLE_INPUT_NO_DISCHARGE : Succeeded&#xA;MULTIPLE_INPUT_MULTIPLE_DISCHARGE : Succeeded&#xA;&#xA;&#xA;Ran 5 Tests and 0 Failed&#xA;&#xA;" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T18:35:50.671-0500"/>
        <logs message="Error number: 0&#xA;&#xA;&#xA; ----- TEST SUCCESS -----&#xA;&#xA;&#xA;----- INTEGRATION TEST - MULTIPLE_INPUT_MULTIPLE_DISCHARGE -----&#xA;INPUT0: 0 Unexpected Outputs&#xA;INPUT1: 0 Unexpected Outputs&#xA;INPUT2: 0 Unexpected Outputs&#xA;INPUT3: 0 Unexpected Outputs&#xA;INPUT4: 0 Unexpected Outputs&#xA;INPUT5: 0 Unexpected Outputs&#xA;INPUT6: 0 Unexpected Outputs&#xA;INPUT7: 0 Unexpected Outputs&#xA;INPUT8: 0 Unexpected Outputs&#xA;INPUT9: 0 Unexpected Outputs&#xA;&#xA;" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T18:35:50.648-0500"/>
        <logs message="Error number: 0&#xA;&#xA;&#xA; ----- TEST SUCCESS -----&#xA;&#xA;&#xA;---- INTEGRATION TEST - MULTIPLE_INPUT_SINGLE_DISCHARGE ---&#xA;INPUT0: 0 Unexpected Outputs&#xA;INPUT1: 0 Unexpected Outputs&#xA;INPUT2: 0 Unexpected Outputs&#xA;INPUT3: 0 Unexpected Outputs&#xA;INPUT4: 0 Unexpected Outputs&#xA;INPUT5: 0 Unexpected Outputs&#xA;INPUT6: 0 Unexpected Outputs&#xA;INPUT7: 0 Unexpected Outputs&#xA;INPUT8: 0 Unexpected Outputs&#xA;INPUT9: 0 Unexpected Outputs&#xA;&#xA;" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T18:35:50.627-0500"/>
        <logs message="Error number: 0&#xA;&#xA;&#xA; ----- TEST SUCCESS -----&#xA;&#xA;&#xA;---- INTEGRATION TEST - MULTIPLE_INPUT_NO_DISCHARGE ---&#xA;INPUT0: 0 Unexpected Outputs&#xA;INPUT1: 0 Unexpected Outputs&#xA;INPUT2: 0 Unexpected Outputs&#xA;INPUT3: 0 Unexpected Outputs&#xA;INPUT4: 0 Unexpected Outputs&#xA;INPUT5: 0 Unexpected Outputs&#xA;INPUT6: 0 Unexpected Outputs&#xA;INPUT7: 0 Unexpected Outputs&#xA;INPUT8: 0 Unexpected Outputs&#xA;INPUT9: 0 Unexpected Outputs&#xA;&#xA;" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T18:35:50.592-0500"/>
        <logs message="Error number: 0&#xA;&#xA;&#xA; ----- TEST SUCCESS -----&#xA;&#xA;&#xA;---- INTEGRATION TEST - SINGLE_INPUT_WITH_DISCHARGE ---&#xA;INPUT0: 0 Unexpected Outputs&#xA;INPUT1: 0 Unexpected Outputs&#xA;INPUT2: 0 Unexpected Outputs&#xA;INPUT3: 0 Unexpected Outputs&#xA;INPUT4: 0 Unexpected Outputs&#xA;INPUT5: 0 Unexpected Outputs&#xA;INPUT6: 0 Unexpected Outputs&#xA;INPUT7: 0 Unexpected Outputs&#xA;INPUT8: 0 Unexpected Outputs&#xA;INPUT9: 0 Unexpected Outputs&#xA;&#xA;" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T18:35:50.574-0500"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'w_i' is power-on initialization." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.603-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'n_i' is power-on initialization." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.598-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.590-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_BREADY' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.522-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWUSER' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.518-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWREGION' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.515-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWQOS' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.511-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWPROT' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.508-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWCACHE' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.505-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWLOCK' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.501-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWBURST' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.496-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWSIZE' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.492-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWLEN' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.487-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWID' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.483-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWADDR' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.479-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_VITIS_LOOP_76_1/m_axi_gmem_AWVALID' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.475-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARUSER' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.295-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARREGION' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.291-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARQOS' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.288-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARPROT' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.285-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARCACHE' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.282-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARLOCK' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.279-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARBURST' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.277-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARSIZE' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.274-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARLEN' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.270-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARID' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.266-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARADDR' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.262-0500" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'RNI_Pipeline_WEIGHTS_LOOP/m_axi_gmem_ARVALID' to 0." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.259-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'WEIGHTS_LOOP' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops." projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:10.247-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-880] The II Violation in module 'RNI_Pipeline_WEIGHTS_LOOP' (loop 'WEIGHTS_LOOP'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('NEURONS_MEM_addr_write_ln49', RNI_hls/apc/src/RNI_v3.c:49) of variable 'add_ln49', RNI_hls/apc/src/RNI_v3.c:49 on array 'NEURONS_MEM' and 'load' operation ('NEURONS_MEM_load_1', RNI_hls/apc/src/RNI_v3.c:49) on array 'NEURONS_MEM'.&#xA;Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-880.html" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:09.423-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'LAYERS_LOOP' (RNI_hls/apc/src/RNI_v3.c:27:15) in function 'RNI' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:09.332-0500" type="Warning"/>
        <logs message="WARNING: [HLS 200-960] Cannot flatten loop 'NEURONES_LOOP' (RNI_hls/apc/src/RNI_v3.c:29:18) in function 'RNI' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.&#xA;Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-960.html" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:22:09.287-0500" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2478.594 ; gain = 530.855 ; free physical = 5693 ; free virtual = 12127" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:25:26.471-0500" type="Warning"/>
        <logs message="WARNING: [Synth 8-7080] Parallel synthesis criteria is not met&#xA;---------------------------------------------------------------------------------&#xA;Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4878 ; free virtual = 11310&#xA;---------------------------------------------------------------------------------&#xA;Start Applying XDC Timing Constraints&#xA;---------------------------------------------------------------------------------&#xA;Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4872 ; free virtual = 11306&#xA;---------------------------------------------------------------------------------&#xA;Start Timing Optimization&#xA;---------------------------------------------------------------------------------&#xA;Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4872 ; free virtual = 11306&#xA;---------------------------------------------------------------------------------&#xA;Start Technology Mapping&#xA;---------------------------------------------------------------------------------&#xA;Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4872 ; free virtual = 11306&#xA;---------------------------------------------------------------------------------&#xA;Start IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Finished Flattening Before IO Insertion&#xA;---------------------------------------------------------------------------------&#xA;Start Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished Final Netlist Cleanup&#xA;---------------------------------------------------------------------------------&#xA;Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Instances&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305&#xA;---------------------------------------------------------------------------------&#xA;Start Rebuilding User Hierarchy&#xA;---------------------------------------------------------------------------------&#xA;Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Ports&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305&#xA;---------------------------------------------------------------------------------&#xA;Start Handling Custom Attributes&#xA;---------------------------------------------------------------------------------&#xA;Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305&#xA;---------------------------------------------------------------------------------&#xA;Start Renaming Generated Nets&#xA;---------------------------------------------------------------------------------&#xA;Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305&#xA;---------------------------------------------------------------------------------&#xA;Start Writing Synthesis Report&#xA;---------------------------------------------------------------------------------&#xA;&#xA;&#xA;Report BlackBoxes: &#xA;+------+----------------+----------+&#xA;|      |BlackBox name   |Instances |&#xA;+------+----------------+----------+&#xA;|1     |bd_0_hls_inst_0 |         1|&#xA;+------+----------------+----------+&#xA;&#xA;&#xA;Report Cell Usage: &#xA;+------+--------------+------+&#xA;|      |Cell          |Count |&#xA;+------+--------------+------+&#xA;|1     |bd_0_hls_inst |     1|&#xA;+------+--------------+------+&#xA;---------------------------------------------------------------------------------&#xA;Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305&#xA;---------------------------------------------------------------------------------&#xA;Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.&#xA;Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2202.027 ; gain = 466.520 ; free physical = 4870 ; free virtual = 11305&#xA;Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2202.027 ; gain = 539.457 ; free physical = 4870 ; free virtual = 11305" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:25:06.398-0500" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;[Sat Feb 17 17:23:06 2024] Launched bd_0_hls_inst_0_synth_1...&#xA;Run output will be captured here: /home/mohr0901/Documents/PMC/RNI_hls/RNI/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log&#xA;[Sat Feb 17 17:23:06 2024] Launched synth_1...&#xA;Run output will be captured here: /home/mohr0901/Documents/PMC/RNI_hls/RNI/impl/verilog/project.runs/synth_1/runme.log&#xA;[Sat Feb 17 17:23:06 2024] Waiting for synth_1 to finish...&#xA;&#xA;&#xA;*** Running vivado&#xA;    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl&#xA;&#xA;&#xA;****** Vivado v2023.1.1 (64-bit)&#xA;  **** SW Build 3900603 on Fri Jun 16 19:30:25 MDT 2023&#xA;  **** IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023&#xA;  **** SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023&#xA;    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.&#xA;    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.&#xA;&#xA;&#xA;source bd_0_wrapper.tcl -notrace&#xA;create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1285.289 ; gain = 8.023 ; free physical = 5999 ; free virtual = 12429" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:24:36.381-0500" type="Warning"/>
        <logs message="WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.&#xA;launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1685.559 ; gain = 72.035 ; free physical = 7081 ; free virtual = 13144&#xA;# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {&#xA;#   reset_run [get_runs $run]&#xA;# }&#xA;# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]&#xA;# hls_vivado_reports_setup $report_options&#xA;TIMESTAMP: HLS-REPORT: initialize report directories: 2024-02-17 17:23:06 EST&#xA;# if { $has_synth || $has_impl } {&#xA;#   # synth properties setting&#xA;#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]&#xA;#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]&#xA;#   if { ![llength $ip_inst] } {&#xA;#       error &quot;Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*&quot;&#xA;#   }&#xA;#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]&#xA;#   if { ![llength $synth_run] } {&#xA;#       error &quot;Cannot find synth run for HLS IP: ${ip_inst}*&quot;&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_design_args] } {&#xA;#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run&#xA;#   }&#xA;# &#xA;#   if { [llength $synth_props] } {&#xA;#     set_property -dict $synth_props $synth_run&#xA;#   }&#xA;# &#xA;#   # launch run synth&#xA;#   launch_runs synth_1&#xA;#   wait_on_run synth_1&#xA;#   # synth reports&#xA;#   hls_vivado_reports_synth synth_1 $report_options&#xA;#   if { $synth_dcp ne &quot;&quot; } {&#xA;#     file mkdir [file dirname $synth_dcp]&#xA;#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]&#xA;#     if { [llength $run_dcp] != 1 } { error &quot;Cannot find single dcp file for run $synth_run&quot; }&#xA;#     file copy -force $run_dcp $synth_dcp&#xA;#   }&#xA;# }" projectName="RNI_hls" solutionName="RNI" date="2024-02-17T17:23:06.294-0500" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
