<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_Revision_History"><title>WCL-U 1.2 - Revision History</title><body><table id="TABLE_WCL-U_1_2_-_Revision_History"><title>WCL-U 1.2 - Revision History</title><tgroup cols="4"><thead><row><entry>Revision</entry><entry>Document</entry><entry>Description</entry><entry>Date</entry></row></thead><tbody><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 01:14 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 05:59 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:27 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Star Topology</p></entry><entry><p>Update pin name/list. Update to SNDW[0:3]_DATA0.</p></entry><entry><p>07/17/25 02:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update max length note</p></entry><entry><p>08/08/24 03:54 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update length</p></entry><entry><p>08/08/24 07:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:47 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Small System: 1 to 4-Load Daisy Chain (Device Down) Topology</p></entry><entry><p>Update pin name/list. Update single lane to SNDW[0:3]_DATA0, add SNDW2A_DATA1 to multilane</p></entry><entry><p>07/17/25 02:46 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3-Load Cable Stick (Add-In Card) Topology</p></entry><entry><p>Update pin name/list. Update to SNDW[0:3]_DATA0.</p></entry><entry><p>07/17/25 02:44 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology - Segment Lengths</p></entry><entry><p>Updated THC 1-Load (for Touch Panel) Topology M_cable and CPU Duty Cycle Guideline Table</p></entry><entry><p>11/26/24 09:22 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 3 to 4-Load Dumbbell Topology</p></entry><entry><p>Update pin name/list. Update to SNDW[0:3]_DATA0.</p></entry><entry><p>07/17/25 02:44 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB3.2</p></entry><entry><p>Clarified reference plane guidelines</p></entry><entry><p>07/01/25 05:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2</p></entry><entry><p>add cris cross requirement </p></entry><entry><p>02/28/25 11:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating length guidelines</p></entry><entry><p>08/08/24 08:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:07 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Device Down Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>03/04/25 06:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling</p></entry><entry><p>Description deleted</p></entry><entry><p>10/17/24 03:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDC Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology - Segment Lengths for Maximum 100MHz</p></entry><entry><p>Added segment length table</p></entry><entry><p>08/08/24 03:05 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - Memory RFI Mitigation - Intel DDR RFI Mitigation (RFIM) Software Feature</p></entry><entry><p>Add in Intel DDR RFI Mitigation (RFIM) Software Feature in EMC section.</p></entry><entry><p>07/30/24 07:35 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - eDP</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 04:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update tline type</p></entry><entry><p>08/08/24 07:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:48 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:22 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - VDD2PWRGOOD - VDD2PWRGOOD Topology</p></entry><entry><p>Update signal name/list and topology diagram to match external ballmap name</p></entry><entry><p>07/17/25 01:40 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 Device Down Topology</p></entry><entry><p>update diagram, add CMC and min length, edit mrts</p></entry><entry><p>07/18/25 02:29 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 Device Down Topology</p></entry><entry><p>rename, update diagram and update mrts</p></entry><entry><p>07/17/25 06:12 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</p></entry><entry><p>edit via count</p></entry><entry><p>02/28/25 11:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology</p></entry><entry><p>add max via count and MRTS</p></entry><entry><p>02/28/25 11:48 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:21 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1 to 4-Load Daisy Chain Topology</p></entry><entry><p>Update pin name/list. Update to SNDW[0:3]_DATA0.</p></entry><entry><p>07/17/25 02:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - EPD_ON</p></entry><entry><p>Created CPUsideband - EPD_ON </p></entry><entry><p>03/28/24 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</p></entry><entry><p>corrected typo error in VDDQ snapshot</p></entry><entry><p>01/20/25 06:06 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</p></entry><entry><p>Snapshots updated</p></entry><entry><p>01/08/25 08:21 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</p></entry><entry><p>VDDQ Decap quality and snapshots updated</p></entry><entry><p>01/08/25 08:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</p></entry><entry><p>Design notes and configuration diagrams added</p></entry><entry><p>10/17/24 03:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</p></entry><entry><p>Name updated from 4x32 to 2x32</p></entry><entry><p>08/08/24 05:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Memory Device Decoupling - LPDDR5/x Device Decoupling - Memory Down Decoupling Config: 2X32</p></entry><entry><p>updated decoupling recommendation</p></entry><entry><p>08/08/24 05:32 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 1-Load (Add-In Card) Topology</p></entry><entry><p>Update pin name/list. Single lane update to DATA, multi lane add SNDW2A_DATA1</p></entry><entry><p>07/17/25 02:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</p></entry><entry><p>Changing the UCIE_ANA to internal use only</p></entry><entry><p>09/03/25 11:24 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</p></entry><entry><p>name update</p></entry><entry><p>05/07/25 11:17 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</p></entry><entry><p>name update</p></entry><entry><p>05/06/25 06:41 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only)</p></entry><entry><p>Rail added</p></entry><entry><p>05/05/25 05:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Redriver Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updating Length guidelines</p></entry><entry><p>08/08/24 07:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Redriver Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio M.2 Topology</p></entry><entry><p>Added MRTS </p></entry><entry><p>03/04/25 06:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update max length note</p></entry><entry><p>08/08/24 03:55 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update length</p></entry><entry><p>08/08/24 07:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:46 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update length</p></entry><entry><p>07/17/25 06:02 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update length and release to ePDG</p></entry><entry><p>07/17/25 06:01 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update max note</p></entry><entry><p>08/08/24 04:05 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update length</p></entry><entry><p>08/08/24 08:53 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - EPD_ON - EPD_ON Topology</p></entry><entry><p>Update signal name/list to match with external ballmap name</p></entry><entry><p>07/17/25 01:35 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - EPD_ON - EPD_ON Topology</p></entry><entry><p>Added routing restriction notes to avoid routing near RUPC</p></entry><entry><p>04/30/25 09:40 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Microstrip Tline  added</p></entry><entry><p>04/28/25 05:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updated CNVio3 max length for M.2 topology</p></entry><entry><p>08/08/24 07:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updated length to TBD for WCL Step</p></entry><entry><p>04/18/24 07:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updated length</p></entry><entry><p>04/17/24 09:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update R1 from 15ohm to 20ohm.</p></entry><entry><p>02/26/25 06:22 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Remove EC notes for MAF topology</p></entry><entry><p>12/31/24 07:52 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update 80MHz in title to 76.8MHz to reflect correct frequency</p></entry><entry><p>11/29/24 09:00 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Added 80MHz and 100MHz MAF topology guidelines</p></entry><entry><p>08/08/24 02:27 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST</p></entry><entry><p>Adding new VCCST power rail</p></entry><entry><p>04/08/24 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Components for Type-C Interface</p></entry><entry><p>Rearrange the other component selection in EMC section</p></entry><entry><p>01/21/25 06:05 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Load 10MHz (Device Down) Topology</p></entry><entry><p>Updated R1 values and data to data trace spacing requirement</p></entry><entry><p>08/07/24 03:07 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>DSL routing length is added</p></entry><entry><p>08/08/24 11:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>Updated for WCL</p></entry><entry><p>04/18/24 07:12 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 2-Load Dumbbell Topology</p></entry><entry><p>Update pin name/list. Update to SNDW[0:3]_DATA0.</p></entry><entry><p>07/17/25 02:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for 100MHz</p></entry><entry><p>Update 100MHz routing length </p></entry><entry><p>08/08/24 02:30 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>added SPI0_CS1# (for flash2) in pin list</p></entry><entry><p>07/17/25 02:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Updates EC max frequency supports, R2 and R3 CLK values. </p></entry><entry><p>01/21/25 04:18 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Added notes for flash programmer isolation. </p></entry><entry><p>11/29/24 09:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Updates on R1 Clk, R2, Flash branch length matching and EC Freq. </p></entry><entry><p>10/22/24 03:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 3-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Added SPI0 Wired-OR 2 to 3 load topology</p></entry><entry><p>10/03/24 12:32 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>MB 1inch reduction</p></entry><entry><p>05/06/24 03:53 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating length guidelines</p></entry><entry><p>08/08/24 08:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:42 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - I2C - I2C Topology</p></entry><entry><p>Remove PMC_I2C from list</p></entry><entry><p>07/17/25 02:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Motherboard max length</p></entry><entry><p>08/08/24 08:08 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update WCL</p></entry><entry><p>04/18/24 05:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDC Topology</p></entry><entry><p>Name updated</p></entry><entry><p>01/28/25 06:15 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Typo and total length=B0+M1+M2+M3+M4</p></entry><entry><p>08/18/25 06:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Add M.2 MUX Topology</p></entry><entry><p>08/13/24 12:15 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for 100MHz</p></entry><entry><p>Updated segment length and total length information for 100MHz SPI0 G3 topology</p></entry><entry><p>08/08/24 02:18 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for 100MHz</p></entry><entry><p>Added topology length details</p></entry><entry><p>03/28/24 06:04 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Microstrip lengths added</p></entry><entry><p>04/28/25 05:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Loss (SL), Rx,Tx	Updated CNVio3 max length for module down topology</p></entry><entry><p>10/03/24 10:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updated length</p></entry><entry><p>04/18/24 07:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updated length</p></entry><entry><p>04/17/24 09:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology</p></entry><entry><p>Via table and MRTS tables updated</p></entry><entry><p>02/27/25 07:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen4 Add-in Card Clock Topology - Standard Loss (SL), Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Corrected segment name in topology diagram</p></entry><entry><p>01/21/25 04:05 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Update R1 for 76.8MHz</p></entry><entry><p>01/08/25 01:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Update 100MHz and 80MHz G3 Isolation FET topology diagrams and notes</p></entry><entry><p>10/03/24 12:58 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Update topology name to include 80MHz</p></entry><entry><p>08/08/24 02:23 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Updated SPI0 Flash 100MHz with G3 flash sharing topology diagrams and notes</p></entry><entry><p>08/08/24 02:07 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Added topology routing notes</p></entry><entry><p>03/28/24 05:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Added SPI0 100MHz topology</p></entry><entry><p>03/28/24 05:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - HSIO RFI Mitigation - eDP RFI Mitigation</p></entry><entry><p>Add in eDP RFI mitigation section under EMC HSIO RFI mitigation</p></entry><entry><p>01/20/25 03:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Post-Channel</p></entry><entry><p>Post-channel max length is updated</p></entry><entry><p>09/26/24 10:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Post-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Updated the length table for 4load Wired-OR topology</p></entry><entry><p>10/03/24 12:26 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</p></entry><entry><p>updated topology name to device down and removed topology diagram reference to M.2 connector topology </p></entry><entry><p>07/16/25 01:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</p></entry><entry><p>updated MRTS details</p></entry><entry><p>02/18/25 08:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</p></entry><entry><p>updated MRTS details</p></entry><entry><p>02/18/25 08:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</p></entry><entry><p>added note on resistor placement</p></entry><entry><p>08/19/24 07:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</p></entry><entry><p>added note on resistor placement</p></entry><entry><p>08/19/24 07:38 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</p></entry><entry><p>added M.2 connector topology support and updated R2 to 100ohm</p></entry><entry><p>05/28/24 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology</p></entry><entry><p>added M.2 connector topology support and updated R2 to 100ohm</p></entry><entry><p>05/28/24 08:39 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>Clarified reference plane guidelines</p></entry><entry><p>07/01/25 05:14 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>Add back TX-TX &amp; RX-RX length match to meet SNPS spec compliance</p></entry><entry><p>06/08/25 11:24 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>Added DSL routing configurations</p></entry><entry><p>10/28/24 03:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>Remove TX-TX or RX-RX length matching requirements</p></entry><entry><p>09/05/24 03:13 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4</p></entry><entry><p>SYNOPSYS IP no need length matching requirements</p></entry><entry><p>08/14/24 10:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</p></entry><entry><p>Changed the value of ground via to connector distance to 0.5mm (19mils)</p></entry><entry><p>10/07/24 01:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</p></entry><entry><p>Add PCIE3 CEM Topology</p></entry><entry><p>08/13/24 09:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</p></entry><entry><p>Add PCIE3 CEM Topology</p></entry><entry><p>08/13/24 09:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology</p></entry><entry><p>Document moved</p></entry><entry><p>08/13/24 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down and Add-In Card) Topology</p></entry><entry><p>update R2&amp;R3 value for internal validation topology</p></entry><entry><p>07/23/25 01:40 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</p></entry><entry><p>BO and BI segment length modified</p></entry><entry><p>08/07/24 11:20 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1/CH-2/CH-3, All</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 Internal Cable Topology</p></entry><entry><p>add max via count and MRTS</p></entry><entry><p>02/28/25 11:43 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</p></entry><entry><p>Updated RCOMP specification</p></entry><entry><p>12/31/24 01:12 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</p></entry><entry><p>Max Len and trace width for RCOMP</p></entry><entry><p>04/19/24 12:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Add PCIE3 CEM Topology</p></entry><entry><p>08/13/24 10:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - (Internal Validation) PCIe Gen3 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Document moved</p></entry><entry><p>08/13/24 09:23 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 Internal Cable With Redriver Topology</p></entry><entry><p>add max via count and MRTS</p></entry><entry><p>02/28/25 11:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - [For Internal Validation] SPI0 Flash 100MHz 4-Load Branch (Device Down) with G3 Isolation FET Topology</p></entry><entry><p>Added 100MHz SPI0 G3 with Isolation FET for RVP</p></entry><entry><p>08/08/24 03:03 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE+DFE Topology</p></entry><entry><p>vias and MRTS tables are updated</p></entry><entry><p>02/27/25 07:52 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 M.2 Topology</p></entry><entry><p>add max via count and MRTS</p></entry><entry><p>02/28/25 11:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - HDA 1-Load (Device Down) Topology</p></entry><entry><p>Updated R1 values and reference plane notes</p></entry><entry><p>08/07/24 03:11 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology</p></entry><entry><p>updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</p></entry><entry><p>05/07/25 04:04 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - eSPI - eSPI 1-Load (Device Down) Topology</p></entry><entry><p>Remove ESPI_ALERT from pin list</p></entry><entry><p>07/17/25 02:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP Auxiliary Main Link Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 06:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>02/27/25 06:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Updated R2 value</p></entry><entry><p>08/21/24 01:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Added module down topology diagram and updated R2 value for specific CRF module.</p></entry><entry><p>04/23/24 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - CNVi BRI and RGI - CNVi BRI and RGI 1-Load Topology</p></entry><entry><p>Updated R1 and R2 values for BRI/RGI.</p></entry><entry><p>03/28/24 06:09 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Added SPI0_CS1# (for flash2) in pin list</p></entry><entry><p>07/17/25 02:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Updates R3 values. </p></entry><entry><p>01/21/25 04:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Update topology diagram to add FET and R1 notes</p></entry><entry><p>10/03/24 01:09 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology</p></entry><entry><p>Added SPI0 50MHz G3 flash sharing consolidated guideline</p></entry><entry><p>08/08/24 02:41 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX With Retimer Topology</p></entry><entry><p>Add Gothic Bridge for Retimer</p></entry><entry><p>01/14/25 01:38 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:26 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP</p></entry><entry><p>Added DSL routing guidelines</p></entry><entry><p>10/24/24 02:46 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1, All</p></entry><entry><p>Notes updated</p></entry><entry><p>10/22/24 07:35 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1, All</p></entry><entry><p>Lengths updated</p></entry><entry><p>08/07/24 05:16 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1, All</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:56 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</p></entry><entry><p>Lengths updated</p></entry><entry><p>08/07/24 05:18 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</p></entry><entry><p>Lengths updated</p></entry><entry><p>08/07/24 05:18 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:57 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQ, CH-0/CH-1, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - HDA - [For Internal Validation] HDA 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated R1 values and reference plane notes</p></entry><entry><p>08/07/24 03:15 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen1x1 Traditional Docking Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update max length note</p></entry><entry><p>08/08/24 03:53 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update max length </p></entry><entry><p>08/08/24 07:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:46 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology</p></entry><entry><p>add aic loss assumption</p></entry><entry><p>07/17/25 07:21 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology</p></entry><entry><p>rename topology name and diagram name</p></entry><entry><p>07/17/25 03:38 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology</p></entry><entry><p>update CMC note, via count and topology diagram</p></entry><entry><p>07/17/25 03:32 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology</p></entry><entry><p>edit via count and remove MRTS</p></entry><entry><p>08/09/24 02:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology</p></entry><entry><p>update diagram</p></entry><entry><p>08/09/24 02:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology</p></entry><entry><p>update CMC note</p></entry><entry><p>08/09/24 02:41 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>DSL routing guideline modified</p></entry><entry><p>05/21/25 11:48 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - CNVio3</p></entry><entry><p>Skip layer routing recommendation for DSL is added</p></entry><entry><p>04/30/25 05:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen4 Device Down Clock Topology - Standard Loss (SL), Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Add-In Card) Topology</p></entry><entry><p>Updated R1 values and data to data trace spacing requirement</p></entry><entry><p>08/07/24 03:09 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/13/25 07:21 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Lengths updated</p></entry><entry><p>11/18/24 11:38 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BI Segment updated (BI1 and BI2 modified to BI)</p></entry><entry><p>08/08/24 11:08 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BI Segment updated (BI1 and BI2 modified to BI)</p></entry><entry><p>08/08/24 11:08 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BO and BI segment length updated</p></entry><entry><p>08/07/24 11:37 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BO and BI segment length updated</p></entry><entry><p>08/07/24 11:37 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:24 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), WCK, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating Lengths</p></entry><entry><p>08/08/24 08:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating Lengths</p></entry><entry><p>08/08/24 08:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update WCL</p></entry><entry><p>04/18/24 05:41 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - I2C - I2C for DDR5 SPD Topology</p></entry><entry><p>Remove PMC_I2C from list</p></entry><entry><p>07/17/25 02:25 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating Lengths</p></entry><entry><p>08/08/24 08:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Device Down Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update topology</p></entry><entry><p>08/08/24 07:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Use) USB3.2 Gen2x1 Internal Cable Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Updated guidelines for redriver Lengths</p></entry><entry><p>08/07/24 10:30 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Updating Redriver Lengths </p></entry><entry><p>08/07/24 10:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Adding Re-driver Topology </p></entry><entry><p>04/18/24 06:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SUSCLK - SUSCLK 3-Load Topology - Segment Lengths</p></entry><entry><p>Remove cable branch. Updates max length.</p></entry><entry><p>01/21/25 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - eSPI - [For Internal Validation] eSPI 2-Load Branch (Device Down) Topology</p></entry><entry><p>update R2&amp;R3 value for internal validation topology</p></entry><entry><p>07/23/25 01:39 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology</p></entry><entry><p>updated notes DP2.1 (HBR3 up to 8.1Gbps)</p></entry><entry><p>05/07/25 03:57 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - [Internal validation only] I3C 1-Load 10MHz (Cable and Add-In Card) Topology</p></entry><entry><p>Updated R1 values and data to data trace spacing requirement</p></entry><entry><p>08/07/24 03:08 PM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC ESD Considerations - ESD Sensitive Net Mitigation</p></entry><entry><p>Update EMC ESD Considerations in EMC section.</p></entry><entry><p>10/18/24 07:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 01:01 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Cable and Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 12:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen1x1 External Topology</p></entry><entry><p>add max via count and MRTS</p></entry><entry><p>02/28/25 11:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>update topology diagram</p></entry><entry><p>08/12/24 04:34 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update tline type</p></entry><entry><p>08/08/24 07:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:48 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Notes updated</p></entry><entry><p>11/14/24 08:12 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BI Segment updated (BI1 and BI2 modified to BI)</p></entry><entry><p>08/08/24 11:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BI Segment updated (BI1 and BI2 modified to BI)</p></entry><entry><p>08/08/24 11:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BO and BI length Udated</p></entry><entry><p>08/07/24 11:35 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BO and BI length Udated</p></entry><entry><p>08/07/24 11:35 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:22 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), DQ, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</p></entry><entry><p>PCIE4 UFS as POR</p></entry><entry><p>08/18/25 03:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/13/25 07:19 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</p></entry><entry><p>Add M.2 Mux Topology</p></entry><entry><p>08/13/24 12:07 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 MUX Topology</p></entry><entry><p>Add PCIE4 M.2 MUX Topology</p></entry><entry><p>08/13/24 10:09 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen1x1 Type-A Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1, Gen1x1 External With Redriver Topology</p></entry><entry><p>add max via count and MRTS</p></entry><entry><p>02/28/25 11:51 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</p></entry><entry><p>BI length updated</p></entry><entry><p>08/08/24 10:51 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</p></entry><entry><p>BO and BO length updated</p></entry><entry><p>08/07/24 11:33 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), CLK, CH-0/CH-1/CH-2/CH-3, All</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Updating length guidelines</p></entry><entry><p>08/08/24 08:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Updating length guidelines</p></entry><entry><p>08/08/24 08:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC ESD Considerations</p></entry><entry><p>Add in EMC ESD Considerations in EMC chapter</p></entry><entry><p>10/18/24 07:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>change to Mid Loss</p></entry><entry><p>04/04/24 05:44 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Module Down Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>03/04/25 06:21 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</p></entry><entry><p>Lengths updated</p></entry><entry><p>11/26/24 05:06 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</p></entry><entry><p>Lengths updated</p></entry><entry><p>08/07/24 05:19 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</p></entry><entry><p>Lengths updated</p></entry><entry><p>08/07/24 05:19 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 11:04 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-0/CH-1, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 11:04 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</p></entry><entry><p>Update AIC to include total length matching requirements</p></entry><entry><p>06/13/25 07:18 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</p></entry><entry><p>Changed the value of ground via to connector distance to 0.5mm (19mils)</p></entry><entry><p>10/07/24 01:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology</p></entry><entry><p>Correct the unit typo from mm to um</p></entry><entry><p>10/06/24 02:48 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updated to Std Loss</p></entry><entry><p>04/04/24 06:39 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updated length</p></entry><entry><p>04/18/24 07:54 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:56 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updated length</p></entry><entry><p>04/17/24 09:56 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio3 - CNVio3 Device Down Topology (Internal Topology) - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updated length</p></entry><entry><p>04/17/24 09:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Added topology length</p></entry><entry><p>08/08/24 02:59 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>High Speed I/O - Type-C AUX - Type-C AUX With Retimer Internal Cable Topology</p></entry><entry><p>Add Gothic Bridge for Retimer</p></entry><entry><p>01/14/25 01:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology - Segment Lengths</p></entry><entry><p>Updates M2 and total length to meet 25MHz maximum frequency</p></entry><entry><p>01/21/25 02:01 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 M.2 Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology</p></entry><entry><p>add max via count and MRTS</p></entry><entry><p>02/28/25 11:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Updated DSL length</p></entry><entry><p>09/05/24 12:51 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Updated lengths </p></entry><entry><p>09/05/24 08:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:09 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Added SPI0_CS1# (for flash2) in pin list</p></entry><entry><p>07/17/25 02:50 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Added notes for flash programmer isolation</p></entry><entry><p>11/29/24 09:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 4-Load Branch (Device Down) with G3 Wired-OR Topology</p></entry><entry><p>Updated SPI0 4-load G3 Wired-OR Topology</p></entry><entry><p>10/03/24 12:20 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>refinement to 1.5 inch reduction from previous  2.0 inch</p></entry><entry><p>05/12/24 07:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>refinement to 1.5 inch reduction from previous  2.0 inch</p></entry><entry><p>05/12/24 07:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Reduce 2inch max len due to std loss mat</p></entry><entry><p>04/18/24 06:59 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Reduce 2inch max len due to std loss mat</p></entry><entry><p>04/18/24 06:59 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Update THC pin name according to external ballmap</p></entry><entry><p>07/17/25 02:35 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Updated R1 value</p></entry><entry><p>11/26/24 09:20 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>R1 value change as per cable length</p></entry><entry><p>10/03/24 06:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - THC-SPI - THC-SPI 1-Load (for Touch Panel) Topology</p></entry><entry><p>Resistor value changed</p></entry><entry><p>08/08/24 06:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - RTC - RTC (Real Time Clock) Topology</p></entry><entry><p>Update figure and C1/C2 value</p></entry><entry><p>10/02/24 03:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - XTAL - Crystal Oscillator Topology</p></entry><entry><p>Update figure with C1/C2 value</p></entry><entry><p>10/02/24 03:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Electromagnetic Compatibility - EMC Component Selection - Other Component Selection - Ferrite Bead for Power and Ground Pins of AC Jack</p></entry><entry><p>Rearrange other component selection in EMC section.  </p></entry><entry><p>01/21/25 06:07 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update max length and max length note</p></entry><entry><p>07/17/25 03:48 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update final length, release to ePDG</p></entry><entry><p>07/17/25 09:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update M2+M3 Tline type and length</p></entry><entry><p>08/08/24 04:00 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update prelim length </p></entry><entry><p>04/01/24 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update prelim length </p></entry><entry><p>04/01/24 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 1 to 3-Load Branch (Device Down) MAF Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Added 80MHz routing length guideline</p></entry><entry><p>08/08/24 02:32 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Port with BC1.2 Charger Module / MUX / Power Switch Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:50 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - (Internal Validation) UFS Add-in-card Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update pre-lim length</p></entry><entry><p>04/01/24 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating Lengths</p></entry><entry><p>08/08/24 08:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:40 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</p></entry><entry><p>add aic loss assumption</p></entry><entry><p>07/17/25 07:22 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</p></entry><entry><p>update diagram, cmc note and mrts</p></entry><entry><p>07/17/25 06:10 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</p></entry><entry><p>ADD MRTS</p></entry><entry><p>02/13/25 04:35 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</p></entry><entry><p>update via count note and MRTS</p></entry><entry><p>08/08/24 02:50 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</p></entry><entry><p>Update diagram, CMC note, MRTS</p></entry><entry><p>08/08/24 02:23 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 M.2 MUX Topology</p></entry><entry><p>Update topology</p></entry><entry><p>08/08/24 08:42 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BI Segment updated (BI1 and BI2 modified to BI)</p></entry><entry><p>08/08/24 11:07 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BI Segment updated (BI1 and BI2 modified to BI)</p></entry><entry><p>08/08/24 11:07 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BO and BI length updated</p></entry><entry><p>08/07/24 11:36 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>BO and BI length updated</p></entry><entry><p>08/07/24 11:36 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:23 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RDQS, CH-1/CH-2/CH-3, Inner</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:23 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3</p></entry><entry><p>MRTS for LP5x MD Topology</p></entry><entry><p>02/21/25 05:53 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3</p></entry><entry><p>Topology Diagram updated for BI section for DQ, DQS, WCK</p></entry><entry><p>08/08/24 02:53 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3</p></entry><entry><p>BI for DQ, DQS, WCK got updated</p></entry><entry><p>08/08/24 10:23 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3</p></entry><entry><p>Topology Diagram</p></entry><entry><p>03/19/24 02:01 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines - RF Decoupling Capacitors on GFX Power Planes</p></entry><entry><p>Add in Graphic GFC power planes RFI design guidelines.</p></entry><entry><p>07/16/25 03:52 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</p></entry><entry><p>Update topology diagram with updated power rail name</p></entry><entry><p>04/30/25 09:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SVID - SVID 1-Load (Device Down) Topology</p></entry><entry><p>Added note for resistor placement. </p></entry><entry><p>07/19/24 02:44 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Updated post channel length based on recommendation from retimer team</p></entry><entry><p>01/03/25 08:22 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>No SL in WCL</p></entry><entry><p>04/18/24 05:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Updated for WCL</p></entry><entry><p>04/18/24 04:56 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Lengths update</p></entry><entry><p>08/08/24 07:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:35 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 M.2 Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Reduce 1 inch max length due to Std Loss</p></entry><entry><p>04/25/24 11:29 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</p></entry><entry><p>Updated RCOMP max length</p></entry><entry><p>01/02/25 04:36 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - LPDDR5/x - MD x32 Type-3 - Signals - Standard Loss (SL), RCOMP, MISC, All</p></entry><entry><p>Update RCOMP max len</p></entry><entry><p>04/19/24 12:56 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SoundWire - SoundWire Large System: 4-Load Star (Device Down) Topology</p></entry><entry><p>Update pin name/list. Update to SNDW[0:3]_DATA0.</p></entry><entry><p>07/17/25 02:43 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology</p></entry><entry><p>via table and MRTS table added</p></entry><entry><p>02/27/25 08:37 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:22 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology</p></entry><entry><p>updated notes DP2.1 (HBR3 up to 8.1Gbps)</p></entry><entry><p>05/07/25 03:59 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:13 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 05:59 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen2 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology - Segment Lengths</p></entry><entry><p>increased total board length from 6" to 8"</p></entry><entry><p>08/19/24 07:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (Device Down) Topology - Segment Lengths</p></entry><entry><p>increased total board length from 6" to 8"</p></entry><entry><p>08/19/24 07:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 2-Island Daisy Chain (Device Down) Topology</p></entry><entry><p>Update Data to Data signals trace spacing </p></entry><entry><p>08/08/24 03:12 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 01:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Updates max frequency from 20MHz to 25MHz</p></entry><entry><p>01/21/25 02:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - GSPI - GSPI 1-Load (Add-In Card) Topology</p></entry><entry><p>Remove R1 for other GSPI signals and remain R1 on MOSI only. </p></entry><entry><p>10/22/24 06:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 4-Load Daisy Chain (Cable and Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 12:58 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), DQS, CH-1, Outer</p></entry><entry><p>Lengths updated</p></entry><entry><p>11/26/24 05:04 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>MRTS for the SODIMM topology</p></entry><entry><p>02/21/25 04:25 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>Topology diagram updated</p></entry><entry><p>10/22/24 11:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>Topology Diagram</p></entry><entry><p>03/19/24 01:33 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>block diagram update</p></entry><entry><p>01/05/24 10:03 AM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3</p></entry><entry><p>Single channel</p></entry><entry><p>01/05/24 10:00 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen1-3 Device Down Clock Topology - Standard Loss (SL), Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S MCLK: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 01:10 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (M.2 Connector) Topology</p></entry><entry><p>updated topology to external</p></entry><entry><p>07/28/25 06:13 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - UFS Reference Clock - UFS Reference Clock 1-load (M.2 Connector) Topology</p></entry><entry><p>created a separate M.2 conn topology meant for internal validation only</p></entry><entry><p>07/16/25 01:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Device Mode: 1-Load (Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 01:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>updating Lengths </p></entry><entry><p>08/08/24 07:51 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB - Gen2x1 Type-A Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP Hot Plug Detect Implementation</p></entry><entry><p>VCC voltage for HPD is updated</p></entry><entry><p>08/09/24 03:41 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - CNVio2 - CNVio Module Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:04 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Topology</p></entry><entry><p>updated notes DP2.1 (HBR3 up to 8.1Gbps per lane)</p></entry><entry><p>05/07/25 04:04 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>Clarified reference plane guidelines</p></entry><entry><p>07/01/25 05:24 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>Added DSL routing configurations</p></entry><entry><p>10/28/24 03:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS</p></entry><entry><p>update stub requirement</p></entry><entry><p>08/08/24 04:53 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Device Down Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:20 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Differential Clock - PCIe Gen1-3 Add-in Card Clock Topology - Standard Loss (SL), Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:54 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 External / Back Panel with Power Switch / BC1.2 Charger Module / MUX Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update tline type</p></entry><entry><p>08/08/24 07:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External With Retimer Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:47 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - CNVio2</p></entry><entry><p>Clarified reference plane guidelines</p></entry><entry><p>07/01/25 05:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update max length</p></entry><entry><p>01/21/25 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>remove max length note</p></entry><entry><p>08/08/24 07:33 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update Max length</p></entry><entry><p>07/30/24 02:01 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - USB3.2 Gen2x1 External Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:47 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Pre-Channel</p></entry><entry><p>DSL routing length is added</p></entry><entry><p>08/08/24 12:02 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Active Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx, Pre-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 2 to 5-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 50MHz</p></entry><entry><p>Update routing length table</p></entry><entry><p>08/08/24 02:50 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1, All</p></entry><entry><p>Lengths updated</p></entry><entry><p>08/07/24 05:15 PM</p></entry></row><row><entry><p /></entry><entry><p>System Memory - DDR5 - SODIMM 1DPC Type-3 - Signals - Standard Loss (SL), CA/CS, CH-0/CH-1, All</p></entry><entry><p>Channel Update</p></entry><entry><p>03/26/24 10:53 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>refinement to 1.5 inch reduction from previous  2.0 inch</p></entry><entry><p>05/12/24 07:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>refinement to 1.5 inch reduction from previous  2.0 inch</p></entry><entry><p>05/12/24 07:18 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>reduce 2inch due to std loss mat</p></entry><entry><p>04/18/24 07:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - (Internal Validation) PCIe Gen4 CEM Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>reduce 2inch due to std loss mat</p></entry><entry><p>04/18/24 07:01 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating length guidelines</p></entry><entry><p>08/08/24 08:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Type-C Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:42 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink Topology</p></entry><entry><p>Update OSSE* to PSE*, USBC* to USB-C* according to external ballmap name </p></entry><entry><p>07/17/25 02:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 2-Load Branch (Cable and Add-In Card) Topology</p></entry><entry><p>Updated MRTS for this topology</p></entry><entry><p>02/27/25 12:49 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update length</p></entry><entry><p>08/08/24 08:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB3.2 - (Internal Validation) USB3.2 Gen2x1, Gen1x1 External With Redriver Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:48 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update SPI0_CS1# (for flash2) in pin list</p></entry><entry><p>07/17/25 02:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Update R1 for 1-load MAF Topology</p></entry><entry><p>02/26/25 06:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Updates R3 information</p></entry><entry><p>01/21/25 04:15 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Corrected R1 for SPI0 CLK.</p></entry><entry><p>01/08/25 12:58 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Added notes for flash programmer connection. </p></entry><entry><p>11/29/24 09:10 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 50MHz 1 to 4-Load Branch (Device Down) MAF Topology</p></entry><entry><p>Added 50MHz MAF consolidated topology</p></entry><entry><p>08/08/24 02:53 PM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update length with CMC and segment length</p></entry><entry><p>07/18/25 02:35 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update BO M1 Tline type to DSL</p></entry><entry><p>07/18/25 02:06 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>rename segment name</p></entry><entry><p>07/17/25 06:14 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Reduce 1inch max len due to Std Loss material</p></entry><entry><p>04/18/24 06:36 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - UFS - UFS Gear 4 Device Down Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>update material</p></entry><entry><p>04/03/24 02:49 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</p></entry><entry><p>updated notes-DP2.1 (HBR3 up to 8.1Gbps)</p></entry><entry><p>05/07/25 03:48 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</p></entry><entry><p>Added MRTS</p></entry><entry><p>02/24/25 03:09 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology</p></entry><entry><p>Added guidelines based on retimer team inputs</p></entry><entry><p>01/03/25 08:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:08 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Low Speed I/O - SMBus 2.0/SMLink - SMBus 2.0/ SMLink for DDR5 SPD Topology</p></entry><entry><p>Update OSSE* to PSE*, USBC* to USB-C* according to external ballmap name</p></entry><entry><p>07/17/25 02:29 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>refinement to 1.5 inch reduction from previous  2.0 inch</p></entry><entry><p>05/12/24 07:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>refinement to 1.5 inch reduction from previous  2.0 inch</p></entry><entry><p>05/12/24 07:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 4 - PCIe Gen4 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Reduce 2inch max len due to std loss mat</p></entry><entry><p>04/18/24 06:55 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Updating length guidelines</p></entry><entry><p>08/08/24 08:10 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Flex or Internal Cable without Daughter Card Topology - Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update WCL</p></entry><entry><p>04/18/24 05:42 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>DSL routing length is updated</p></entry><entry><p>08/08/24 12:26 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI - HDMI DDI Cost Reduced Level Shifter 6G Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:27 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP</p></entry><entry><p>Document moved</p></entry><entry><p>04/18/24 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP</p></entry><entry><p>Document moved</p></entry><entry><p>04/18/24 05:58 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP</p></entry><entry><p>Adding Type-C USB+DP topology </p></entry><entry><p>04/18/24 05:57 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - Type-C USB+DP</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:16 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - HDMI DDI</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:05 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - HDMI DDI</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:18 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Internal RVP) Type-C TBT+USB+DP 40G Retimer Topology</p></entry><entry><p>updated notes DP2.1 (HBR3 up to 8.1Gbps)</p></entry><entry><p>05/07/25 03:58 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL), For DDR5 &amp; LPDDR5x</p></entry><entry><p>6-layer PCB Stackup for WCL</p></entry><entry><p>12/13/23 02:02 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:14 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O</p></entry><entry><p>Modified title </p></entry><entry><p>04/18/24 07:29 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - USB2.0 - USB2.0 Back Panel or External Topology</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:20 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</p></entry><entry><p>Delete SATA requirements</p></entry><entry><p>04/24/25 05:58 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen1 M.2 Topology</p></entry><entry><p>Delete "SATA"</p></entry><entry><p>04/24/25 05:27 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>Electromagnetic Compatibility - Graphic (GFX) Power Planes RFI Design Guidelines</p></entry><entry><p>Add new Graphic (GFX) Power Planes RFI Design Guidelines in EMC Chapter.</p></entry><entry><p>07/16/25 03:21 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>updated length guidelines </p></entry><entry><p>08/08/24 07:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Updating the redriver Lengths </p></entry><entry><p>08/07/24 10:19 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Redriver USB+DP - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Adding Re-driver Topology </p></entry><entry><p>04/18/24 06:20 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - Type-C USB</p></entry><entry><p>Updated reference plane guidelines</p></entry><entry><p>07/01/25 05:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I2S - I2S Host Mode: 1-Load (Device Down) Topology</p></entry><entry><p>Added MRTS to topology</p></entry><entry><p>02/24/25 05:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO</p></entry><entry><p>Remove the Type-4 name</p></entry><entry><p>04/08/24 08:38 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3 - PCIe Gen3 Device Down Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>1inch reduction max length due to Std Loss</p></entry><entry><p>04/25/24 12:05 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Lengths update </p></entry><entry><p>08/08/24 07:40 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - Type-C USB+DP Main Link Internal Cable Topology - Mainstream, Standard Loss (SL), Rx,Tx</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:35 AM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - I3C - I3C 1-Island (Device Down) Topology</p></entry><entry><p>Update Data to Data signals trace spacing </p></entry><entry><p>08/08/24 03:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Low Speed I/O - SPI0 Flash - SPI0 Flash 76.8MHz and 100MHz 2 to 4-Load Branch (Device Down) with G3 Flash Sharing Topology - Segment Lengths for Maximum 76.8MHz</p></entry><entry><p>Added 80MHz segment length table</p></entry><entry><p>08/08/24 02:21 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>DSL routing length is updated</p></entry><entry><p>08/08/24 11:48 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - eDP - eDP HBR3 Main Link CTLE Topology - Mainstream, Standard Loss (SL), Tx</p></entry><entry><p>Updated for WCL</p></entry><entry><p>04/18/24 07:11 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Updating length guidelines</p></entry><entry><p>08/08/24 08:17 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C USB+DP - (Internal RVP) Type-C USB+DP Redriver with M.2 Modular Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Changed max DSL length</p></entry><entry><p>09/05/24 12:50 PM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Added Max Dual Stripline length</p></entry><entry><p>08/08/24 08:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - Type-C TBT+USB+DP 40G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Pre-Channel</p></entry><entry><p>Changed for WCL</p></entry><entry><p>04/18/24 04:57 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - Type-C TBT+USB+DP - (Not POR) Type-C TBT+USB+DP 20G Retimer Topology - Mainstream, Standard Loss (SL), Rx,Tx, Post-Channel</p></entry><entry><p>Update for WCL</p></entry><entry><p>04/18/24 05:14 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>High Speed I/O - PCIe Gen 1-3</p></entry><entry><p>Clarified reference plane guidelines</p></entry><entry><p>07/01/25 05:12 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3</p></entry><entry><p>Added DSL routing configurations</p></entry><entry><p>10/28/24 03:16 AM</p></entry></row><row><entry><p /></entry><entry><p>High Speed I/O - PCIe Gen 1-3</p></entry><entry><p>Remove T4 stitching via recommendation as WCL does not have T4 PCB</p></entry><entry><p>10/18/24 06:37 AM</p></entry></row><row><entry><p>1.0</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</p></entry><entry><p>remove UFS from BO MS</p></entry><entry><p>07/18/25 02:08 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</p></entry><entry><p>Changed S-non ES spacing for CNVIo3</p></entry><entry><p>05/08/25 08:01 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</p></entry><entry><p>Defined microstrip MR routing parameters for CNVIo3</p></entry><entry><p>04/28/25 07:08 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</p></entry><entry><p>update UFS MS Tline spec</p></entry><entry><p>08/09/24 03:20 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</p></entry><entry><p>Removed DP TCP</p></entry><entry><p>04/18/24 07:30 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</p></entry><entry><p>Removed HDMI TCP, Added HDMI DDI</p></entry><entry><p>04/18/24 07:28 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Differential)</p></entry><entry><p>Updating the A &amp; K factors</p></entry><entry><p>04/09/24 01:38 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Notes</p></entry><entry><p>Update RCOMP description</p></entry><entry><p>04/19/24 12:55 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>BO1 Width updated</p></entry><entry><p>01/02/25 04:44 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>K values updated</p></entry><entry><p>10/03/24 11:22 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>Updated BI section for DQ, DQS, WCK for CH-CH spacing</p></entry><entry><p>08/08/24 02:37 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>BI segment updated for DQ, DQS, WCK signals</p></entry><entry><p>08/08/24 02:29 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>BI section for DQ, DQS, WCK spacing got updated</p></entry><entry><p>08/08/24 02:27 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Spacing</p></entry><entry><p>LP5_Trace spacing</p></entry><entry><p>03/19/24 12:32 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>separated the inner/outer sections</p></entry><entry><p>04/25/25 05:16 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>A updated</p></entry><entry><p>10/03/24 11:14 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>BI Secgment for DQ, DQS and WCK Signals are updated (BI1 and BI2  has been changed to BI)</p></entry><entry><p>08/08/24 02:24 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - LPDDR5/x - Trace Width</p></entry><entry><p>LP5 Trace Width</p></entry><entry><p>03/19/24 11:42 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Spacing updated</p></entry><entry><p>10/22/24 06:59 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Trace spacing updated</p></entry><entry><p>10/03/24 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>K value updated</p></entry><entry><p>10/03/24 07:04 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>Trace spacing updated</p></entry><entry><p>08/07/24 05:12 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Spacing</p></entry><entry><p>DDR5 Trace Spacing</p></entry><entry><p>03/19/24 12:43 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>Attenuation values updated</p></entry><entry><p>10/03/24 06:59 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Memory) - DDR5 - Trace Width</p></entry><entry><p>DDR5 Trace Width</p></entry><entry><p>03/19/24 11:44 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</p></entry><entry><p>Updating the Zmin=45 and Zmax=55 for Single Ended Main Route of 50ohm</p></entry><entry><p>05/15/25 09:06 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</p></entry><entry><p>Remove the XSLX file in the notes</p></entry><entry><p>01/02/25 07:04 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</p></entry><entry><p>Update I3C data-any trace spacing to 250um</p></entry><entry><p>08/08/24 03:28 PM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</p></entry><entry><p>Tline Specs (Single Ended) Updates for A &amp; K factors</p></entry><entry><p>04/08/24 01:44 AM</p></entry></row><row><entry><p /></entry><entry><p>PCB Stack-up - Type-3, 0.8mm, 6L, Mainstream, Standard Loss (SL) - Tline Spec (Single Ended)</p></entry><entry><p>Update to WCL EIO interfaces and geometries. </p></entry><entry><p>03/14/24 08:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings</p></entry><entry><p>PDBOM update</p></entry><entry><p>04/05/24 04:35 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCSA - Settings (Internal)</p></entry><entry><p>iPDG Rev0.5</p></entry><entry><p>08/08/24 08:48 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>notes and snapshots updated</p></entry><entry><p>05/07/25 05:31 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>image update</p></entry><entry><p>05/06/25 12:04 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>design note update</p></entry><entry><p>05/06/25 11:47 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>updated snapshots</p></entry><entry><p>05/06/25 06:57 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>design note</p></entry><entry><p>05/06/25 06:34 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>design note</p></entry><entry><p>05/06/25 06:18 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>UPDATED NOTES AND SNAPSHOTS</p></entry><entry><p>05/06/25 05:24 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>updated snapshots</p></entry><entry><p>05/06/25 04:34 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>updated notes and snapshots</p></entry><entry><p>05/06/25 04:31 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings</p></entry><entry><p>note</p></entry><entry><p>05/06/25 04:05 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</p></entry><entry><p>notes updated</p></entry><entry><p>05/07/25 05:30 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</p></entry><entry><p>image update</p></entry><entry><p>05/06/25 12:03 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</p></entry><entry><p>design note update</p></entry><entry><p>05/06/25 11:51 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_UCIE_ANA (Internal Use Only) - Settings (Internal)</p></entry><entry><p>design note</p></entry><entry><p>05/06/25 11:48 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated snapshot</p></entry><entry><p>05/21/25 07:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated layout and cap image</p></entry><entry><p>10/18/24 07:42 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated layout image</p></entry><entry><p>10/17/24 05:25 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated cap image</p></entry><entry><p>10/17/24 05:22 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated cap image</p></entry><entry><p>10/17/24 05:22 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated layout image</p></entry><entry><p>10/17/24 05:20 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>Updated layout and cap images </p></entry><entry><p>10/17/24 05:15 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>Updated layout and cap images </p></entry><entry><p>10/16/24 03:48 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated loop inductance and Rdc value</p></entry><entry><p>10/03/24 08:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated snapshots</p></entry><entry><p>09/05/24 09:40 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>updated design notes</p></entry><entry><p>08/09/24 10:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings</p></entry><entry><p>Added Decoupling Solution </p></entry><entry><p>04/16/24 07:05 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated snapshot</p></entry><entry><p>05/21/25 07:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated layout and cap image</p></entry><entry><p>10/18/24 07:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated layout image</p></entry><entry><p>10/17/24 05:26 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated cap image</p></entry><entry><p>10/17/24 05:24 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated layout image</p></entry><entry><p>10/17/24 05:20 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>Updated layout and cap images </p></entry><entry><p>10/17/24 05:15 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>Updated layout and cap images </p></entry><entry><p>10/16/24 03:49 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated cap information</p></entry><entry><p>10/16/24 07:09 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated loop inductance and Rdc value</p></entry><entry><p>10/03/24 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated snapshot</p></entry><entry><p>09/05/24 09:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>updated design notes</p></entry><entry><p>08/09/24 10:16 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCST - Settings (Internal)</p></entry><entry><p>added decoupling solution</p></entry><entry><p>04/16/24 08:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated layout snapshots</p></entry><entry><p>10/18/24 08:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated snapshots for layout and cap</p></entry><entry><p>10/18/24 04:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>UPDATED CAP IMAGE</p></entry><entry><p>10/16/24 04:35 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated layout and cap image </p></entry><entry><p>10/16/24 04:27 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated loop inductance and Rdc value</p></entry><entry><p>10/03/24 09:08 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated cap screenshots</p></entry><entry><p>08/09/24 10:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>updated design notes and capacitor snapshots.</p></entry><entry><p>08/09/24 08:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>added decoupling solution</p></entry><entry><p>04/16/24 09:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings</p></entry><entry><p>added decoupling solution</p></entry><entry><p>04/16/24 09:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>updated layout snapshots</p></entry><entry><p>10/18/24 08:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>updated snapshots for layout and cap</p></entry><entry><p>10/18/24 04:37 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>UPDATED CAP IMAGE</p></entry><entry><p>10/16/24 04:35 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>updated layout and cap image </p></entry><entry><p>10/16/24 04:27 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>updated loop inductance and Rdc value</p></entry><entry><p>10/03/24 09:07 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>updated snapshots of cap</p></entry><entry><p>08/09/24 10:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>updated design notes and cap info</p></entry><entry><p>08/09/24 10:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_3P3 - Settings (Internal)</p></entry><entry><p>added decoupling solution</p></entry><entry><p>04/16/24 09:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings</p></entry><entry><p>Reference design snapshot updated</p></entry><entry><p>10/16/24 07:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>10/03/24 02:56 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings</p></entry><entry><p>updated PI solution</p></entry><entry><p>08/08/24 04:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>10/03/24 02:57 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</p></entry><entry><p>Removed socket compensation PH caps</p></entry><entry><p>09/05/24 05:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</p></entry><entry><p>added notes</p></entry><entry><p>08/08/24 04:22 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 - Settings (Internal)</p></entry><entry><p>updated decap solution</p></entry><entry><p>08/08/24 04:20 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</p></entry><entry><p>Rev0.7.2</p></entry><entry><p>01/09/25 01:33 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</p></entry><entry><p>Rev0.7.1</p></entry><entry><p>10/18/24 02:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings</p></entry><entry><p>PDBOM update</p></entry><entry><p>04/05/24 04:43 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</p></entry><entry><p>Rev0.7.2</p></entry><entry><p>01/09/25 01:32 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</p></entry><entry><p>Rev0.7.1</p></entry><entry><p>10/18/24 02:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_LP_ECORE - Settings (Internal)</p></entry><entry><p>iPDG Rev0.5</p></entry><entry><p>08/08/24 09:18 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</p></entry><entry><p>Reference design snapshot updated</p></entry><entry><p>01/08/25 08:39 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</p></entry><entry><p>Reference Design snapshot updated</p></entry><entry><p>10/16/24 07:43 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</p></entry><entry><p>Design note and snapshots updated</p></entry><entry><p>10/03/24 02:38 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings</p></entry><entry><p>updated decap recommendation</p></entry><entry><p>08/08/24 04:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</p></entry><entry><p>Design note and snapshots updated</p></entry><entry><p>10/03/24 02:40 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</p></entry><entry><p>Removed socket compensation PH caps</p></entry><entry><p>09/05/24 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDDQ - Settings (Internal)</p></entry><entry><p>updated Decap recommendation</p></entry><entry><p>08/08/24 04:26 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCGT - Settings</p></entry><entry><p>PDBOM update</p></entry><entry><p>04/05/24 04:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCGT - Settings (Internal)</p></entry><entry><p>iPDG Rev0.5</p></entry><entry><p>08/08/24 07:21 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated cap value</p></entry><entry><p>01/07/25 09:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated layout images</p></entry><entry><p>10/18/24 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated cap and layout images</p></entry><entry><p>10/18/24 04:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>Renamed layout images</p></entry><entry><p>10/16/24 04:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated cap image</p></entry><entry><p>10/16/24 04:20 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>Updated layout and cap images</p></entry><entry><p>10/16/24 04:11 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated loop inductance and Rdc value</p></entry><entry><p>10/03/24 08:52 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated cap snapshots</p></entry><entry><p>08/09/24 10:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>updated design notes and cap info</p></entry><entry><p>08/09/24 09:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>added decoupling solution</p></entry><entry><p>04/16/24 09:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings</p></entry><entry><p>Added decoupling solution</p></entry><entry><p>04/16/24 09:06 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated cap value</p></entry><entry><p>01/07/25 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated layout images </p></entry><entry><p>10/18/24 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated snapshots for cap and layout</p></entry><entry><p>10/18/24 04:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated cap and layout images</p></entry><entry><p>10/18/24 04:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>Renamed layout images</p></entry><entry><p>10/16/24 04:29 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated cap image</p></entry><entry><p>10/16/24 04:20 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>Updated layout and cap images</p></entry><entry><p>10/16/24 04:10 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated loop inductance and Rdc value</p></entry><entry><p>10/03/24 08:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated snapshots for cap</p></entry><entry><p>08/09/24 10:33 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>updated notes and cap screenshots</p></entry><entry><p>08/09/24 10:18 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>added decoupling solution</p></entry><entry><p>04/16/24 09:46 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCRTC - Settings (Internal)</p></entry><entry><p>added decoupling solution</p></entry><entry><p>04/16/24 09:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</p></entry><entry><p>Design Note added</p></entry><entry><p>10/03/24 02:03 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>10/03/24 01:59 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</p></entry><entry><p>Updated decoupling solution</p></entry><entry><p>09/04/24 05:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings</p></entry><entry><p>updated decoupling recommendation</p></entry><entry><p>08/08/24 05:14 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</p></entry><entry><p>Reference design added</p></entry><entry><p>10/03/24 02:08 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</p></entry><entry><p>Design notes and snapshots added</p></entry><entry><p>10/03/24 02:05 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</p></entry><entry><p>Removed socket compensation PH caps</p></entry><entry><p>09/05/24 05:32 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</p></entry><entry><p>updated decoupling solution</p></entry><entry><p>09/04/24 05:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VDD2 DDR5 - Settings (Internal)</p></entry><entry><p>updated Decap recommendation</p></entry><entry><p>08/08/24 05:15 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</p></entry><entry><p>Rev0.7.2</p></entry><entry><p>01/09/25 07:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</p></entry><entry><p>Rev0.7.1</p></entry><entry><p>10/18/24 01:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings</p></entry><entry><p>PDBOM update</p></entry><entry><p>04/05/24 04:40 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</p></entry><entry><p>Rev0.7.2</p></entry><entry><p>01/09/25 01:53 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</p></entry><entry><p>Rev0.7.1</p></entry><entry><p>10/18/24 12:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCC_PCORE - Settings (Internal)</p></entry><entry><p>iPDG Rev0.5</p></entry><entry><p>08/08/24 06:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated notes</p></entry><entry><p>09/11/25 08:34 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated notes</p></entry><entry><p>09/11/25 08:23 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated notes and snapshots</p></entry><entry><p>09/11/25 08:21 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated labels</p></entry><entry><p>09/03/25 06:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated notes and snapshots</p></entry><entry><p>09/03/25 06:25 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated notes and snapshots</p></entry><entry><p>09/03/25 05:57 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated snapshot</p></entry><entry><p>05/21/25 07:31 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>design note update</p></entry><entry><p>05/07/25 04:56 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>design note update</p></entry><entry><p>05/07/25 04:47 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated notes and snapshots</p></entry><entry><p>05/05/25 11:00 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated notes</p></entry><entry><p>05/05/25 10:53 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>design notes</p></entry><entry><p>01/09/25 04:12 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>Design notes</p></entry><entry><p>01/09/25 03:51 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>design notes</p></entry><entry><p>01/09/25 03:10 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated design notes</p></entry><entry><p>01/09/25 09:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated layout image</p></entry><entry><p>10/18/24 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated design note and layout image</p></entry><entry><p>10/18/24 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated layout and cap images</p></entry><entry><p>10/17/24 04:50 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated design notes </p></entry><entry><p>10/17/24 03:40 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated image for R&amp;L calculation</p></entry><entry><p>10/16/24 02:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated Layout and cap images and sense information</p></entry><entry><p>10/16/24 02:30 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated Loop inductance and Rdc value</p></entry><entry><p>10/03/24 05:45 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated snapshots</p></entry><entry><p>09/05/24 09:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated brd sense routing notes and snapshots</p></entry><entry><p>09/05/24 09:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated cap snapshots</p></entry><entry><p>08/09/24 09:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated snapshots for design notes</p></entry><entry><p>08/09/24 08:13 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated cap info and design notes</p></entry><entry><p>08/09/24 07:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>updated reference design notes and cap info</p></entry><entry><p>08/09/24 07:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>decaps update</p></entry><entry><p>08/09/24 06:30 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>Decaps update</p></entry><entry><p>08/09/24 06:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings</p></entry><entry><p>Updated decap &amp; filter recommendation </p></entry><entry><p>04/15/24 12:47 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated notes</p></entry><entry><p>09/11/25 08:36 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated snapshots &amp; notes</p></entry><entry><p>09/11/25 08:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated labels</p></entry><entry><p>09/03/25 06:41 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updates notes and images</p></entry><entry><p>09/03/25 06:27 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated notes and snapshots</p></entry><entry><p>09/03/25 06:03 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated snapshot</p></entry><entry><p>05/21/25 07:30 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>note updated</p></entry><entry><p>05/07/25 12:42 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>change</p></entry><entry><p>05/07/25 12:40 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>notes updated</p></entry><entry><p>05/07/25 05:24 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>design notes</p></entry><entry><p>01/09/25 04:11 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>Design notes</p></entry><entry><p>01/09/25 04:02 PM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>Caps update</p></entry><entry><p>01/09/25 09:27 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated cap info</p></entry><entry><p>01/07/25 11:09 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated cap info</p></entry><entry><p>01/07/25 10:31 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated layout image</p></entry><entry><p>10/18/24 08:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated design note and layout image</p></entry><entry><p>10/18/24 08:51 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated layout and cap images</p></entry><entry><p>10/17/24 04:55 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated design notes </p></entry><entry><p>10/17/24 03:40 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated image for R&amp;L calculation</p></entry><entry><p>10/16/24 02:48 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated layout and cap images and sense information</p></entry><entry><p>10/16/24 02:32 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated Loop inductance and Rdc value</p></entry><entry><p>10/03/24 05:47 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated snapshots</p></entry><entry><p>09/05/24 09:28 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated sense routing on brd with snapshots</p></entry><entry><p>09/05/24 08:54 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>updated design notes and cap info</p></entry><entry><p>08/09/24 09:55 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>decaps update</p></entry><entry><p>08/09/24 06:29 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_VNNAON - Settings (Internal)</p></entry><entry><p>Updated decap &amp; filter recommendation</p></entry><entry><p>04/16/24 11:23 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>cap update</p></entry><entry><p>05/23/25 04:59 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Updates the PowerSI images to Allegro images, Updated Inductor location</p></entry><entry><p>10/17/24 12:04 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Added Loop inductance and DCR from VR to BGA</p></entry><entry><p>10/03/24 04:53 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Filter inductor update</p></entry><entry><p>10/01/24 10:49 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Added design notes and routing guidelines</p></entry><entry><p>09/05/24 10:01 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings</p></entry><entry><p>Updated decoupling &amp; filter recommendation</p></entry><entry><p>04/16/24 09:55 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>cap update</p></entry><entry><p>05/23/25 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>updated PowerSI images to Allegro images, Updated Filter inductor pkg size and location </p></entry><entry><p>10/17/24 12:08 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Added loop inductance and DCR from VR to BGA</p></entry><entry><p>10/03/24 04:57 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Filter inductor update</p></entry><entry><p>10/01/24 10:50 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Added design notes and routing guidelines</p></entry><entry><p>09/05/24 10:01 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_1P8 - Settings (Internal)</p></entry><entry><p>Updated decap &amp; filter recommendation </p></entry><entry><p>04/16/24 10:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>all design diagrams snapshots updated</p></entry><entry><p>10/18/24 03:12 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>updated layout design notes and image</p></entry><entry><p>10/17/24 04:56 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>Rpath and loop L has been updated.</p></entry><entry><p>10/03/24 06:05 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>Sense point description added in reference layout notes</p></entry><entry><p>09/05/24 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>BMF update</p></entry><entry><p>08/09/24 08:44 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings</p></entry><entry><p>PI BOM - update rev 0p2</p></entry><entry><p>04/15/24 04:57 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>design diagrams updated with new snaphsots</p></entry><entry><p>10/18/24 03:24 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>updated design note 4. and related image</p></entry><entry><p>10/17/24 04:58 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>Rpath and loop L has been updated</p></entry><entry><p>10/03/24 06:03 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>Sense point description added in reference layout notes</p></entry><entry><p>09/05/24 05:02 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>BMF update</p></entry><entry><p>08/09/24 08:48 AM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - Documents - VCCPRIM_IO - Settings (Internal)</p></entry><entry><p>PI BOM - rev 0p2 update</p></entry><entry><p>04/15/24 04:50 PM</p></entry></row><row><entry><p /></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Removed the UCIe_ANA from the System Configuration</p></entry><entry><p>09/03/25 11:25 PM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Removed the Placeholder wording from VCCPRIM_UCIE_ANA</p></entry><entry><p>05/07/25 11:18 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Added VCCPRIM_UCIE_ANA_(Placeholder)</p></entry><entry><p>05/06/25 07:24 AM</p></entry></row><row><entry><p>0.5</p></entry><entry><p>Power Integrity - Processor Power Rails - System Configuration</p></entry><entry><p>Corrected the System Configuration for the Power Rails</p></entry><entry><p>12/13/24 01:37 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 03:16 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/23/25 03:06 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>RCOMP updated</p></entry><entry><p>05/22/25 01:11 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/22/25 12:47 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP</p></entry><entry><p>05/21/25 03:49 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated UFS_RCOMP</p></entry><entry><p>05/16/25 07:31 AM</p></entry></row><row><entry><p>0.7</p></entry><entry><p>RCOMP - RCOMP</p></entry><entry><p>Updated RCOMP specifications</p></entry><entry><p>05/16/25 07:29 AM</p></entry></row></tbody></tgroup></table></body></topic>