Date Mon Dec GMT Server NCSA Content type text html CSE AnnouncementsCSE Principles Digital Systems Design Carl Ebeling Fall Nov Homework Problem You may assume that exactly one last bits asserted and that there initial last bit the very beginning the circuit general you may make reasonable assumptions when you feel the problem spec incomplete ambiguous Deciding which assumptions make part design Oct Homework Problem Reset and Start are the same signal changed names the middle writing the problem Oct There new note doing homework the homework web page You are work together teams Homework Please look the problems individually first and sketch possible solutions and questions Then meet together and formulate solutions each you can and assign the writeup one more team members Then meet again collate and review your solutions before you hand them The whole team responsible for understanding the solution all problems Homework Problem The problem has been changed adding bit numbers Also you may make reasonable assumptions when you design this circuit provided they are reasonable and you explain what they are Oct Timing optimization There are four delay paths that have considered when optimizing the timing circuit will cover registers soon Register register path delay The clock period constrains this Input register path delay Register output path delay Input output delay This all there for combinational circuit The timing constraints for the last three delay paths must specified explicitly Oct you run into trouble don hesitate fire off email msg the TAs preferably all three One the other logged for most the hours day and can probably save you time know that you won ask questions that can easily answered looking handout The cse mailing list for all use you can post questions the class you like and more important you might want post hints suggestions although rather you vet these through avoid the generation tool rumors and superstitions Unfortunately don all share lab where information and ideas flow freely but the email list substitute Oct Homework clarification will count the cost circuit the number gates and then the number gate inputs minimuze the number gates first and then the number inputs And assume negations are free turns out that the cost gate number transistors directly proportional the number inputs but the delay generally increases And gets worse increasing the fanout signal the number places used also increases the delay large fanin number gate inputs and fanout number places gate output used are bad Oct Homework Replace problem with the following problem Find the minimal sum products form for SUM Oct Homework problem has been changed slightly Check out the online homework Web page Oct Room Change Loew Oct Extra Handouts are available top the file cabinet the hall outside door will continue leave extras out there Email addresses Please send email containing http pointer your home Web page you don have Web page this the time make one quiz this Friday Sept Welcome CSE Announcements will posted here needed ebeling washington edu 