****************************************
Report : qor
Design : MYTOP
Version: S-2021.06-SP2
Date   : Mon Sep  9 12:24:30 2024
****************************************
Information: Timer using 'AWP, CRPR'. (TIM-050)


Scenario           'default'
Timing Path Group  '**in2reg_default**'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:           0.63567
Critical Path Slack:            4.30053
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  '**reg2out_default**'
----------------------------------------
Levels of Logic:                      1
Critical Path Length:           0.21458
Critical Path Slack:            4.56824
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                     76
Critical Path Length:           5.03012
Critical Path Slack:            0.00986
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
Worst Hold Violation:           0.00000
Total Hold Violation:           0.00000
No. of Hold Violations:               0
----------------------------------------

Scenario           'default'
Timing Path Group  'CAP'
----------------------------------------
Levels of Logic:                     84
Critical Path Length:           4.99798
Critical Path Slack:            0.01125
Critical Path Clk Period:       5.00000
Total Negative Slack:           0.00000
No. of Violating Paths:               0
Worst Hold Violation:           0.00000
Total Hold Violation:           0.00000
No. of Hold Violations:               0
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:              4
Hierarchical Port Count:           1423
Leaf Cell Count:                  49181
Buf/Inv Cell Count:               11084
Buf Cell Count:                    1955
Inv Cell Count:                    9129
CT Buf/Inv Cell Count:                0
Combinational Cell Count:         47001
   Single-bit Isolation Cell Count:                        0
   Multi-bit Isolation Cell Count:                         0
   Isolation Cell Banking Ratio:                           0.00%
   Single-bit Level Shifter Cell Count:                    0
   Multi-bit Level Shifter Cell Count:                     0
   Level Shifter Cell Banking Ratio:                       0.00%
   Single-bit ELS Cell Count:                              0
   Multi-bit ELS Cell Count:                               0
   ELS Cell Banking Ratio:                                 0.00%
Sequential Cell Count:             2180
   Integrated Clock-Gating Cell Count:                     0
   Sequential Macro Cell Count:                            0
   Single-bit Sequential Cell Count:                       2180
   Multi-bit Sequential Cell Count:                        0
   Sequential Cell Banking Ratio:                          0.00%
   BitsPerflop:                                            1.00
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:          121570.03654
Noncombinational Area:       15512.94976
Buf/Inv Area:                19193.46317
Total Buffer Area:           6572.16384
Total Inverter Area:         12621.29933
Macro/Black Box Area:           0.00000
Net Area:                             0
Net XLength:                 604601.86650
Net YLength:                 585649.99700
----------------------------------------
Cell Area (netlist):                        137082.98630
Cell Area (netlist and physical only):      137082.98600
Net Length:                  1190251.86350


Design Rules
----------------------------------------
Total Number of Nets:             54826
Nets with Violations:                23
Max Trans Violations:                 0
Max Cap Violations:                  23
----------------------------------------

1
