
{{DEVELOPMENT}} --------(((DEBUGINFO)))--------{{DEVELOPMENT}} 

 DRIVER SYMBOLS (alphabet order)
-------------------------------
Abstract=Common\TimerUnit_LDDAbstract.inc
Base=LPTMR0_BASE_PTR
ChannelEvents=0
CounterMax=65535
Description_HWEnDi=Enables or disables the peripheral(s) associated with the component. The method is called automatically as a part of the Enable and Disable methods and several internal methods.
Description_Interrupt=The method services the interrupt of the selected peripheral(s) and eventually invokes event(s) of the component.
Description_SetClockConfiguration=This method changes the clock configuration. During a clock configuration change the component changes it's setting immediately upon a request.
DriverAuthor=Radim Hluchan
DriverDate=05.03.2010
DriverVersion=01.10
EndOfInterface=
EventCount=9
EventsMask=LDD_TIMERUNIT_ON_COUNTER_RESTART
IntProperty=ModuloInt
InterruptName=INT_LPTimer
InterruptPriority=2
Linked=
MethodCount=22
NS=1
NumberOfCaptureChannels=0
NumberOfCompareChannels=0
ParDeviceDataPtr=
ParUserDataPtr=
RTOSAdap_alloc_interrupt_INT_LPTimer=
RTOSAdap_alloc_object_DeviceDataPrv=
RTOSAdap_defParam_allocatedDevice=LPTMR0
RTOSAdap_defParam_allocatedDeviceBaseAddr=1074003968
RTOSAdap_defParam_componentInstanceName=TU1
RTOSAdap_defParam_componentType=TimerUnit_LDD
RTOSAdap_defParam_genReentrantMethods=no
RTOSAdap_defParam_simpleComponentType=TimerUnit_LDD
RTOSAdap_intVectorName_TU1_Interrupt=INT_LPTimer
RTOSAdap_intVectorPropertySymbol_INT_LPTimer=ModuloInt
RTOSAdap_isrFunctionName_INT_LPTimer=TU1_Interrupt
ReentrantMethods=no
RegType=uint32_t
RetVal=
Settings=Common\TimerUnit_LDDSettings.inc
Tmg_PeriodCompareValue_Same=yes
ValueTypeMax=65535
loc_ObjDefSuffix=
loc_Param_Align=undef
loc_Param_Zero=undef
loc_componentInstanceName=TU1
loc_memberPos=0
loc_onlySpacesString=no
tcomp=15
tpresc=6
EventMaskNameList=[LDD_TIMERUNIT_ON_CHANNEL_0|LDD_TIMERUNIT_ON_CHANNEL_1|LDD_TIMERUNIT_ON_CHANNEL_2|LDD_TIMERUNIT_ON_CHANNEL_3|LDD_TIMERUNIT_ON_CHANNEL_4|LDD_TIMERUNIT_ON_CHANNEL_5|LDD_TIMERUNIT_ON_CHANNEL_6|LDD_TIMERUNIT_ON_CHANNEL_7|LDD_TIMERUNIT_ON_COUNTER_RESTART]
EventMaskValueList=[1|2|4|8|16|32|64|128|256]
EventNameList=[OnChannel0|OnChannel1|OnChannel2|OnChannel3|OnChannel4|OnChannel5|OnChannel6|OnChannel7|OnCounterRestart]
RTOSAdap_enum_componentTypes=[HAL_UART_Polling|HAL_UART_Int|HAL_I2C_Polling|HAL_I2C_Int|HAL_GPIO|HAL_ADC|HAL_RTC|HAL_Ethernet|HAL_TimerUnit|AsyncSerial_LDD|USB_LDD]
RTOSAdap_enum_defaultParameterNames=[componentType|simpleComponentType|componentInstanceName|genReentrantMethods|genCriticalSectionMethods|constantDeclarationsThread|allocatedDevice|allocatedDeviceBaseAddr|SPIN_LOCK]
RTOSAdap_enum_simpleComponentTypes=[HAL_UART|HAL_I2C|HAL_GPIO|HAL_ADC|HAL_RTC|HAL_Ethernet|HAL_TimerUnit|AsyncSerial_LDD|USB_LDD]
revAuth=[RH|RH|RH|RH|RH|RH|RH|RH|RH|RH]
revCmnt_0=[Clock configuration support]
revCmnt_1=[Support generated version of PDD|Interrupts flags are now cleared before user events due FTM issue (synchronization CnV register in interrupt routine)]
revCmnt_2=[Support of new Kinetis derivatives - MK50 and other MK10, MK20, MK30, MK40 and MK60 variants|Support for GNUC (Code Sourcery G++) compiler has been added.|High level components can inherit TimerUnit now.]
revCmnt_3=[Component auto initialization feature added.]
revCmnt_4=[LPTMR timing corrected]
revCmnt_5=[Support of new Kinetis 120MHz and 150MHz derivatives - MK10, MK20, MK60, MK61 and MK70 variants.]
revCmnt_6=[PIT timing corrected]
revCmnt_7=[The item "Overrun period" has been improved.]
revCmnt_8=[Method SetClockConfiguration has been improved (support of "Automatic" mode in Timing)]
revCmnt_9=[Doxygen support.]
revDate=[10.01.2013|20.09.2012|02.05.2012|13.03.2012|08.09.2011|11.05.2011|08.04.2011|26.01.2011|10.10.2010|31.08.2010]
revLvl=[4|2|2|2|5|3|5|5|3|1]
revVer=[01.10|01.09|01.08|01.07|01.06|01.05|01.04|01.03|01.02|01.01]
revVrf=[PE|PE|PE|PE|PE|PE|PE|PE|PE|PE]

 LOCAL SYMBOLS (alphabet order)
-------------------------------
AutoInitialization=no
AutoInitializationGrpMaxItem=0
AutoInitializationGrpNumItems=1
BeanVersion=01.156
ChannelListMaxItem=-1
ChannelListNumItems=0
ClockConfigGrpMaxItem=0
ClockConfigGrpNumItems=1
CntWidth=16 bits
Counter=LPTMR0_CNR
CounterCntrAddr=1074003980
CounterCntrReg=LPTMR0_CNR
CounterCounterShared=no
CounterDir=0
CounterModeAddr=1074003968
CounterModeReg=LPTMR0_CSR
CounterName=LPTMR0_CNR
CounterPrsclAddr=1074003972
CounterPrsclReg=LPTMR0_PSR
CounterRestart=1
CounterRunAddr=1074003968
CounterRunReg=LPTMR0_CSR
CounterSharedByOther=no
CounterSpecPE_SPEC_CLKSEL_PRESCALERReg=LPTMR0_ClockSelect
CounterSpecPE_SPEC_FEATURE_TMRUNIT_NUM_CHANNELS_1=-1
CounterSpecPE_SPEC_FEATURE_TMRUNIT_REINIT_FREERUN=-1
CounterSpecPE_SPEC_FEATURE_TMRUNIT_REINIT_MATCH=-1
CounterSpecPE_SPEC_FEATURE_TMRUNIT_UP_COUNTING=-1
CounterWidth=16
Counter_Name=LPTMR0_CNR
DeviceName=TU1
DeviceType=TimerUnit_LDD
Disable=Disable
Disable_Hint=LDD_TError TU1_Disable(LDD_TDeviceData *DeviceDataPtr);
Disable_HintHint=Disables the component - it stops signal generation and events calling. The...
Disable_HintHintLong=Disables the component - it stops signal generation and events calling. The method is not available if the counter can't be disabled/enabled by HW.
Enable=Enable
Enable_Hint=LDD_TError TU1_Enable(LDD_TDeviceData *DeviceDataPtr);
Enable_HintHint=Enables the component - it starts the signal generation. Events may be...
Enable_HintHintLong=Enables the component - it starts the signal generation. Events may be generated (see SetEventMask). The method is not available if the counter can't be disabled/enabled by HW.
EventModule=Events
Init=Init
InitEnable=yes
Init_Hint=LDD_TDeviceData* TU1_Init(LDD_TUserData *UserDataPtr);
Init_HintHint=Initializes the device. Allocates memory for the device data structure,...
Init_HintHintLong=Initializes the device. Allocates memory for the device data structure, allocates interrupt vectors and sets interrupt priority, sets pin routing, sets timing, etc. If the property <"Enable in init. code"> is set to "yes" value then the device is also enabled (see the description of the <Enable> method). In this case the <Enable> method is not necessary and needn't to be generated. This method can be called only once. Before the second call of Init the <Deinit> must be called first.
InputClock=0
IntServiceCounter=yes
MainModule=LPTMR0
MainModuleName=LPTMR0
MainModuleSharedByOther=no
MainModuleSpecCompareAddr=1074003976
MainModuleSpecCompareReg=LPTMR0_CMR
MainModuleSpecControlAddr=1074003968
MainModuleSpecControlReg=LPTMR0_CSR
MainModuleSpecPERIPHERAL_BASE_ADDRESSAddr=1074003968
MainModuleSpecPERIPHERAL_BASE_ADDRESSReg=PERIPHERAL_BASE_ADDRESS
MainModuleSpecPE_SPEC_FEATURE_IB_ClockGateCtrl_CommonReg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
MainModuleSpecPE_SPEC_FEATURE_IB_InterruptCtrl_KinetisReg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
MainModuleSpecPE_SPEC_FEATURE_IB_PinMuxing_CommonReg=PE_SPEC_FEATURE_IB_PinMuxing_Common
MainModuleSpecPrescalerAddr=1074003972
MainModuleSpecPrescalerReg=LPTMR0_PSR
MainModule_Name=LPTMR0
ModuleName=TU1
ModuloInitPriority=2
ModuloInt=INT_LPTimer
ModuloIntEnblAddr=1074003968
ModuloIntEnblReg=LPTMR0_CSR
ModuloIntIsUsed=yes
ModuloIntName=INT_LPTimer
ModuloIntReqAddr=1074003968
ModuloIntReqReg=LPTMR0_CSR
ModuloIntShared=no
ModuloIntSharedByOther=no
ModuloIntSpecDefaultPriority=0
ModuloIntSpecInterruptVectorAddressAddr=176
ModuloIntSpecInterruptVectorAddressReg=IntVINT_LPTimer
ModuloIntSpecInterruptVectorNumberAddr=44
ModuloIntSpecInterruptVectorNumberReg=IntNum
ModuloInt_NMI=no
ModuloInt_Name=INT_LPTimer
ModuloInt_RESET=no
ModuloInt_SWint=no
OnChannel0InitMask=Disabled
OnChannel1InitMask=Disabled
OnChannel2InitMask=Disabled
OnChannel3InitMask=Disabled
OnChannel4InitMask=Disabled
OnChannel5InitMask=Disabled
OnChannel6InitMask=Disabled
OnChannel7InitMask=Disabled
OnCounterRestart=TU1_OnCounterRestart
OnCounterRestartInitMask=Enabled
OnCounterRestartModule=TI1
OnCounterRestart_Hint=void TU1_OnCounterRestart(LDD_TUserData *UserDataPtr);
PeriodDevice=LPTMR0_CMR
PeriodDeviceCompAddr=1074003976
PeriodDeviceCompReg=LPTMR0_CMR
PeriodDeviceCompReset=yes
PeriodDeviceMask=65535
PeriodDeviceName=LPTMR0_CMR
PeriodDeviceSharedByOther=no
PeriodDeviceSpecPE_SPEC_FEATURE_TMRUNIT_CHOUT_DISCONNECT=-1
PeriodDeviceSpecPE_SPEC_FEATURE_TMRUNIT_OVROUT_DISCONNECT=-1
PeriodDevice_IntEnblAddr=1074003968
PeriodDevice_IntEnblReg=LPTMR0_CSR
PeriodDevice_IntReqAddr=1074003968
PeriodDevice_IntReqReg=LPTMR0_CSR
PeriodDevice_Name=LPTMR0_CMR
SpeedMode0=
TmgCounterClkSrcPrescaler=LPTMR0_ClockSelect
TmgCounterInitPrescaler_Same=yes
TmgCounterRuntimeSetting=none
Tmg_PeriodPeriodH_10ms=5
Tmg_PeriodPeriodL_10ms=3690987520
ValueType=2
runSpeedModeNum=1
EventList=[TU1_OnCounterRestart]
EventModules=[TI1]
MethodHintList=[LDD_TDeviceData* TU1_Init(LDD_TUserData *UserDataPtr);|LDD_TError TU1_Enable(LDD_TDeviceData *DeviceDataPtr);|LDD_TError TU1_Disable(LDD_TDeviceData *DeviceDataPtr);]
MethodList=[Init|Enable|Disable]
TmgCounterInitClockE_ms=[3]
TmgCounterInitClockE_s=[4]
TmgCounterInitClockE_us=[2]
TmgCounterInitClockR_ms=[65536000]
TmgCounterInitClockR_s=[16777216]
TmgCounterInitClockR_us=[256000000]
TmgCounterInitClock_Hz=[256]
TmgCounterInitClock_MHz=[0]
TmgCounterInitClock_kHz=[0]
TmgCounterInitClock_ms=[4]
TmgCounterInitClock_real=[0.00390625]
TmgCounterInitClock_real_us=[3906.25]
TmgCounterInitClock_s=[0]
TmgCounterInitClock_ticks=[15625]
TmgCounterInitClock_ticksR=[15625]
TmgCounterInitClock_us=[3906]
TmgCounterInitPeriod_Hz=[256]
TmgCounterInitPeriod_MHz=[0]
TmgCounterInitPeriod_kHz=[0]
TmgCounterInitPeriod_ms=[4]
TmgCounterInitPeriod_real=[0.00390625]
TmgCounterInitPeriod_real_us=[3906.25]
TmgCounterInitPeriod_s=[0]
TmgCounterInitPeriod_ticks=[15625]
TmgCounterInitPeriod_ticksR=[15625]
TmgCounterInitPeriod_us=[3906]
TmgCounterInitPrescaler=[128]
TmgCounterTotalPrescaler=[15625]
TmgCounterTotalPrescalerReal=[15625]
TmgCounterXInitClockE_ms=[4]
TmgCounterXInitClockE_s=[2]
TmgCounterXInitClockE_ticks=[5]
TmgCounterXInitClockE_us=[5]
TmgCounterXInitClockR_ms=[1099511628]
TmgCounterXInitClockR_s=[16777216]
TmgCounterXInitClockR_ticks=[70368744]
TmgCounterXInitClockR_us=[281474977]
TmgCounterXInitClock_real=[256.0]
Tmg_PeriodCompareValue=[15]
Tmg_PeriodInitPeriod0_reqprc=[15.059]
Tmg_PeriodInitPeriodE_Hz=[3]
Tmg_PeriodInitPeriodE_MHz=[5]
Tmg_PeriodInitPeriodE_kHz=[4]
Tmg_PeriodInitPeriodE_ms=[3]
Tmg_PeriodInitPeriodE_s=[4]
Tmg_PeriodInitPeriodE_us=[2]
Tmg_PeriodInitPeriodR_Hz=[286331153]
Tmg_PeriodInitPeriodR_MHz=[18764998]
Tmg_PeriodInitPeriodR_kHz=[73300775]
Tmg_PeriodInitPeriodR_ms=[983040000]
Tmg_PeriodInitPeriodR_s=[251658240]
Tmg_PeriodInitPeriodR_us=[3840000000]
Tmg_PeriodInitPeriod_ms=[59]
Tmg_PeriodInitPeriod_real=[0.05859375]
Tmg_PeriodInitPeriod_real_us=[58593.75]
Tmg_PeriodInitPeriod_s=[0]
Tmg_PeriodInitPeriod_ticks=[234375]
Tmg_PeriodInitPeriod_ticksR=[234375]
Tmg_PeriodInitPeriod_us=[58594]
Tmg_PeriodXHInitPeriodE_ms=[undef]
Tmg_PeriodXHInitPeriodE_s=[undef]
Tmg_PeriodXHInitPeriodE_us=[undef]
Tmg_PeriodXHInitPeriodR_ms=[undef]
Tmg_PeriodXHInitPeriodR_s=[undef]
Tmg_PeriodXHInitPeriodR_us=[undef]
Tmg_PeriodXHInitPeriod_real=[undef]
XHInitPeriodE_ticks=[undef]
XHInitPeriodR_ticks=[undef]
runSpeedMode=[Yes]

 DEPRECATED LOCAL SYMBOLS (alphabet order)
------------------------------------------
CounterSpec0Reg=LPTMR0_ClockSelect
MainModuleSpec1Addr=1074003968
MainModuleSpec1Reg=PERIPHERAL_BASE_ADDRESS
MainModuleSpec4Reg=PE_SPEC_FEATURE_IB_ClockGateCtrl_Common
MainModuleSpec5Reg=PE_SPEC_FEATURE_IB_PinMuxing_Common
MainModuleSpec6Reg=PE_SPEC_FEATURE_IB_InterruptCtrl_Kinetis
MainModuleSpec7Addr=1074003968
MainModuleSpec7Reg=LPTMR0_CSR
MainModuleSpec8Addr=1074003972
MainModuleSpec8Reg=LPTMR0_PSR
MainModuleSpec9Addr=1074003976
MainModuleSpec9Reg=LPTMR0_CMR
ModuloIntSpec2Addr=176
ModuloIntSpec2Reg=IntVINT_LPTimer
ModuloIntSpec3Addr=44
ModuloIntSpec3Reg=IntNum


GLOBAL SYMBOLS (alphabet order)
-------------------------------
ADC0AsynchroClockAddr=1073983496
ADC0AsynchroClockReg=ADC0_CFG1
ADC0BusClockAddr=1073983496
ADC0BusClockReg=ADC0_CFG1
ADC0ClkSelAddr=1073983496
ADC0ClkSelReg=ADC0_CFG1
ActiveConfigIdentifier=PEcfg_FLASH
ActiveConfiguration=FLASH
CPUDB_BUS_FREQ_HZ_MAX=24000000
CPUDB_CPU_MASTER=MKL05Z4
CPUDB_CW_MCU_ID=28695
CPUDB_CW_MCU_NAME=MKL05Z32xxx4
CPUDB_LQFP32=-1
CPUDB_MKL05Z32xxx4=-1
CPUDB_MKL05Z4=-1
CPUDB_PACKAGE=LQFP32
CPUDB_PLL_INPUT_FREQ_HZ_MAX=4000000
CPUDB_PLL_INPUT_FREQ_HZ_MIN=2000000
CPUDB_PLL_OUTPUT_FREQ_HZ_MAX=100000000
CPUDB_PLL_OUTPUT_FREQ_HZ_MIN=48000000
CPUDB_ProgramFlashBlockCount=1
CPUDB_ProgramFlashEraseUnitSize=1024
CPUDB_ProgramFlashSize=32768
CPUDB_ProgramFlashWriteUnitSize=4
CPUDB_SYSTEM_FREQ_HZ_MAX=48000000
CPU_DB_version=3.00.000
CPUendian=little
CPUfamily=Kinetis
CPUproducer=Freescale
CPUrunSpeedModeNum=1
CPUsubFamily=MKL05
CPUtype=MKL05Z32LC4
CPUvariant=MKL05Z32VLC4
ClientDir_Binary=\home\karibe\src\FRDM_workspace\kl05_teset\Sources\
ClientDir_Code=\home\karibe\src\FRDM_workspace\kl05_teset\Generated_Code\
ClientDir_PE=\home\karibe\eclipse\ProcessorExpert\
ClientDir_Project=\home\karibe\src\FRDM_workspace\kl05_teset\
CommentBrackets=/**/
Compiler=GNUC
CompilerID=GNU C Compiler
DirRel_Binary=Sources\
DirRel_BinaryToEvents=
DirRel_Code=Generated_Code\
DirRel_Docs=Documentation\
DirRel_EventToBinary=
DirRel_Events=Sources\
DirRel_ProjectSettings=Project_Settings\
DirRel_StaticCode=Generated_Code\
EclipseProjectName=kl05_teset
InterruptTableType=ROM
Language=ANSIC
Not_for_MPC512x=
OnChipEEPROM=0
OnChipFLASH=32768
OnChipRAM=4096
PE_CFG_PEX_DRV=5_3
PE_DEVELOPMENT=
PE_ECLIPSE=
PE_GENERATING=
PE_G_CPUCFG_AutoIncludeIO_Map=yes
PE_G_CPUCFG_EntryPointFunctionName=__init_hardware
PE_G_CPUCFG_EntryPointFunctionReturn=
PE_G_CPUCFG_EntryPointFunctionReturnType=void
PE_G_CPUCFG_GenerateLinkerFile=yes
PE_G_CPUCFG_GenerateMainModule=yes
PE_G_CPUCFG_InitIntVectorTableSym=yes
PE_G_CPUCFG_ManageInterruptVectorTable=yes
PE_G_CPU_Doxygen_RegInitValue_And_Mask_GPIOB_PDDR= 0
PE_G_CPU_Doxygen_RegInitValue_And_Mask_GPIOB_PDOR= 2047
PE_G_CPU_Doxygen_RegInitValue_And_Mask_LPTMR0_CMR=4294967281
PE_G_CPU_Doxygen_RegInitValue_And_Mask_LPTMR0_CSR=4294967295
PE_G_CPU_Doxygen_RegInitValue_And_Mask_LPTMR0_PSR=4294967247
PE_G_CPU_Doxygen_RegInitValue_And_Mask_NVIC_IPR7=127
PE_G_CPU_Doxygen_RegInitValue_And_Mask_NVIC_ISER=0
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR0=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR1=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR10=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR2=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR3=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR4=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR5=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR6=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR7=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR8=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR9=16778752
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SIM_SCGC5=0
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SYST_CSR=4294967295
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SYST_CVR=4294967295
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SYST_RVR=4288967295
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_GPIOB_PDDR= 2047
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_GPIOB_PDOR= 0
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_LPTMR0_CMR=14
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_LPTMR0_CSR=193
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_LPTMR0_PSR=48
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_NVIC_IPR7=128
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_NVIC_ISER=268435456
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR0=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR1=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR10=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR2=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR3=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR4=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR5=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR6=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR7=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR8=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR9=256
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SIM_SCGC5=1
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SYST_CSR=5
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SYST_CVR=0
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SYST_RVR=6000000
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR0=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR1=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR10=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR2=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR3=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR4=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR5=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR6=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR7=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR8=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR9=16778752
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR0=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR1=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR10=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR2=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR3=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR4=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR5=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR6=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR7=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR8=256
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR9=256
PE_G_CRI_CPUINIT_set0_SCB_SHPR3=4278190080
PE_G_CRI_CPUINIT_set1_SCB_SHPR3=0
PE_G_Doxygen_Support=
PE_G_EBGN_SysTickBeanName=SysTick
PE_G_GenBitMask=
PE_G_IOMapRegBitGrpPrefix=
PE_G_IOMapRegBitGrpPrefix_ADC0_CFG1=ADC_CFG1
PE_G_IOMapRegBitGrpPrefix_ADC0_CFG2=ADC_CFG2
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP0=ADC_CLP0
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP1=ADC_CLP1
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP2=ADC_CLP2
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP3=ADC_CLP3
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP4=ADC_CLP4
PE_G_IOMapRegBitGrpPrefix_ADC0_CLPD=ADC_CLPD
PE_G_IOMapRegBitGrpPrefix_ADC0_CLPS=ADC_CLPS
PE_G_IOMapRegBitGrpPrefix_ADC0_CV1=ADC_CV1
PE_G_IOMapRegBitGrpPrefix_ADC0_CV2=ADC_CV2
PE_G_IOMapRegBitGrpPrefix_ADC0_OFS=ADC_OFS
PE_G_IOMapRegBitGrpPrefix_ADC0_PG=ADC_PG
PE_G_IOMapRegBitGrpPrefix_ADC0_RA=ADC_R
PE_G_IOMapRegBitGrpPrefix_ADC0_RB=ADC_R
PE_G_IOMapRegBitGrpPrefix_ADC0_SC1A=ADC_SC1
PE_G_IOMapRegBitGrpPrefix_ADC0_SC1B=ADC_SC1
PE_G_IOMapRegBitGrpPrefix_ADC0_SC2=ADC_SC2
PE_G_IOMapRegBitGrpPrefix_ADC0_SC3=ADC_SC3
PE_G_IOMapRegBitGrpPrefix_BP_COMP0=BP_COMP
PE_G_IOMapRegBitGrpPrefix_BP_COMP1=BP_COMP
PE_G_IOMapRegBitGrpPrefix_CMP0_CR0=CMP_CR0
PE_G_IOMapRegBitGrpPrefix_CMP0_CR1=CMP_CR1
PE_G_IOMapRegBitGrpPrefix_CMP0_DACCR=CMP_DACCR
PE_G_IOMapRegBitGrpPrefix_CMP0_FPR=CMP_FPR
PE_G_IOMapRegBitGrpPrefix_CMP0_MUXCR=CMP_MUXCR
PE_G_IOMapRegBitGrpPrefix_CMP0_SCR=CMP_SCR
PE_G_IOMapRegBitGrpPrefix_DAC0_C0=DAC_C0
PE_G_IOMapRegBitGrpPrefix_DAC0_C1=DAC_C1
PE_G_IOMapRegBitGrpPrefix_DAC0_C2=DAC_C2
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT0H=DAC_DATH
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT0L=DAC_DATL
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT1H=DAC_DATH
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT1L=DAC_DATL
PE_G_IOMapRegBitGrpPrefix_DAC0_SR=DAC_SR
PE_G_IOMapRegBitGrpPrefix_DCRDR=CoreDebug_base_DCRDR
PE_G_IOMapRegBitGrpPrefix_DCRSR=CoreDebug_base_DCRSR
PE_G_IOMapRegBitGrpPrefix_DEMCR=CoreDebug_base_DEMCR
PE_G_IOMapRegBitGrpPrefix_DHCSR_Read=CoreDebug_base_DHCSR_Read
PE_G_IOMapRegBitGrpPrefix_DHCSR_Write=CoreDebug_base_DHCSR_Write
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG0=DMAMUX_CHCFG
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG1=DMAMUX_CHCFG
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG2=DMAMUX_CHCFG
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG3=DMAMUX_CHCFG
PE_G_IOMapRegBitGrpPrefix_DMA_DAR0=DMA_DAR
PE_G_IOMapRegBitGrpPrefix_DMA_DAR1=DMA_DAR
PE_G_IOMapRegBitGrpPrefix_DMA_DAR2=DMA_DAR
PE_G_IOMapRegBitGrpPrefix_DMA_DAR3=DMA_DAR
PE_G_IOMapRegBitGrpPrefix_DMA_DCR0=DMA_DCR
PE_G_IOMapRegBitGrpPrefix_DMA_DCR1=DMA_DCR
PE_G_IOMapRegBitGrpPrefix_DMA_DCR2=DMA_DCR
PE_G_IOMapRegBitGrpPrefix_DMA_DCR3=DMA_DCR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR0=DMA_DSR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR1=DMA_DSR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR2=DMA_DSR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR3=DMA_DSR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR0=DMA_DSR_BCR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR1=DMA_DSR_BCR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR2=DMA_DSR_BCR
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR3=DMA_DSR_BCR
PE_G_IOMapRegBitGrpPrefix_DMA_SAR0=DMA_SAR
PE_G_IOMapRegBitGrpPrefix_DMA_SAR1=DMA_SAR
PE_G_IOMapRegBitGrpPrefix_DMA_SAR2=DMA_SAR
PE_G_IOMapRegBitGrpPrefix_DMA_SAR3=DMA_SAR
PE_G_IOMapRegBitGrpPrefix_DWT_COMP0=DWT_COMP
PE_G_IOMapRegBitGrpPrefix_DWT_COMP1=DWT_COMP
PE_G_IOMapRegBitGrpPrefix_DWT_FUNCTION0=DWT_FUNCTION
PE_G_IOMapRegBitGrpPrefix_DWT_FUNCTION1=DWT_FUNCTION
PE_G_IOMapRegBitGrpPrefix_DWT_MASK0=DWT_MASK
PE_G_IOMapRegBitGrpPrefix_DWT_MASK1=DWT_MASK
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PCOR=FGPIO_PCOR
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PDDR=FGPIO_PDDR
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PDIR=FGPIO_PDIR
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PDOR=FGPIO_PDOR
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PSOR=FGPIO_PSOR
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PTOR=FGPIO_PTOR
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PCOR=FGPIO_PCOR
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PDDR=FGPIO_PDDR
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PDIR=FGPIO_PDIR
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PDOR=FGPIO_PDOR
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PSOR=FGPIO_PSOR
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PTOR=FGPIO_PTOR
PE_G_IOMapRegBitGrpPrefix_GPIOA_PCOR=GPIO_PCOR
PE_G_IOMapRegBitGrpPrefix_GPIOA_PDDR=GPIO_PDDR
PE_G_IOMapRegBitGrpPrefix_GPIOA_PDIR=GPIO_PDIR
PE_G_IOMapRegBitGrpPrefix_GPIOA_PDOR=GPIO_PDOR
PE_G_IOMapRegBitGrpPrefix_GPIOA_PSOR=GPIO_PSOR
PE_G_IOMapRegBitGrpPrefix_GPIOA_PTOR=GPIO_PTOR
PE_G_IOMapRegBitGrpPrefix_GPIOB_PCOR=GPIO_PCOR
PE_G_IOMapRegBitGrpPrefix_GPIOB_PDDR=GPIO_PDDR
PE_G_IOMapRegBitGrpPrefix_GPIOB_PDIR=GPIO_PDIR
PE_G_IOMapRegBitGrpPrefix_GPIOB_PDOR=GPIO_PDOR
PE_G_IOMapRegBitGrpPrefix_GPIOB_PSOR=GPIO_PSOR
PE_G_IOMapRegBitGrpPrefix_GPIOB_PTOR=GPIO_PTOR
PE_G_IOMapRegBitGrpPrefix_I2C0_A1=I2C_A1
PE_G_IOMapRegBitGrpPrefix_I2C0_A2=I2C_A2
PE_G_IOMapRegBitGrpPrefix_I2C0_C1=I2C_C1
PE_G_IOMapRegBitGrpPrefix_I2C0_C2=I2C_C2
PE_G_IOMapRegBitGrpPrefix_I2C0_D=I2C_D
PE_G_IOMapRegBitGrpPrefix_I2C0_F=I2C_F
PE_G_IOMapRegBitGrpPrefix_I2C0_FLT=I2C_FLT
PE_G_IOMapRegBitGrpPrefix_I2C0_RA=I2C_RA
PE_G_IOMapRegBitGrpPrefix_I2C0_S=I2C_S
PE_G_IOMapRegBitGrpPrefix_I2C0_SLTH=I2C_SLTH
PE_G_IOMapRegBitGrpPrefix_I2C0_SLTL=I2C_SLTL
PE_G_IOMapRegBitGrpPrefix_I2C0_SMB=I2C_SMB
PE_G_IOMapRegBitGrpPrefix_LPTMR0_CMR=LPTMR_CMR
PE_G_IOMapRegBitGrpPrefix_LPTMR0_CNR=LPTMR_CNR
PE_G_IOMapRegBitGrpPrefix_LPTMR0_CSR=LPTMR_CSR
PE_G_IOMapRegBitGrpPrefix_LPTMR0_PSR=LPTMR_PSR
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMP0=MTBDWT_COMP
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMP1=MTBDWT_COMP
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID0=MTBDWT_COMPID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID1=MTBDWT_COMPID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID2=MTBDWT_COMPID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID3=MTBDWT_COMPID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_FCT0=MTBDWT_FCT
PE_G_IOMapRegBitGrpPrefix_MTBDWT_FCT1=MTBDWT_FCT
PE_G_IOMapRegBitGrpPrefix_MTBDWT_MASK0=MTBDWT_MASK
PE_G_IOMapRegBitGrpPrefix_MTBDWT_MASK1=MTBDWT_MASK
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID0=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID1=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID2=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID3=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID4=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID5=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID6=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID7=MTBDWT_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID0=MTB_COMPID
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID1=MTB_COMPID
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID2=MTB_COMPID
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID3=MTB_COMPID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID0=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID1=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID2=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID3=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID4=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID5=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID6=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID7=MTB_PERIPHID
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR0=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR1=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR2=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR3=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR4=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR5=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR6=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR7=NVIC_IP
PE_G_IOMapRegBitGrpPrefix_OSC0_CR=OSC_CR
PE_G_IOMapRegBitGrpPrefix_PIT_CVAL0=PIT_CVAL
PE_G_IOMapRegBitGrpPrefix_PIT_CVAL1=PIT_CVAL
PE_G_IOMapRegBitGrpPrefix_PIT_LDVAL0=PIT_LDVAL
PE_G_IOMapRegBitGrpPrefix_PIT_LDVAL1=PIT_LDVAL
PE_G_IOMapRegBitGrpPrefix_PIT_TCTRL0=PIT_TCTRL
PE_G_IOMapRegBitGrpPrefix_PIT_TCTRL1=PIT_TCTRL
PE_G_IOMapRegBitGrpPrefix_PIT_TFLG0=PIT_TFLG
PE_G_IOMapRegBitGrpPrefix_PIT_TFLG1=PIT_TFLG
PE_G_IOMapRegBitGrpPrefix_PORTA_GPCHR=PORT_GPCHR
PE_G_IOMapRegBitGrpPrefix_PORTA_GPCLR=PORT_GPCLR
PE_G_IOMapRegBitGrpPrefix_PORTA_ISFR=PORT_ISFR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR0=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR1=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR10=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR11=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR12=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR13=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR14=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR15=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR16=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR17=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR18=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR19=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR2=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR20=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR21=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR22=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR23=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR24=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR25=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR26=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR27=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR28=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR29=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR3=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR30=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR31=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR4=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR5=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR6=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR7=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR8=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR9=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_GPCHR=PORT_GPCHR
PE_G_IOMapRegBitGrpPrefix_PORTB_GPCLR=PORT_GPCLR
PE_G_IOMapRegBitGrpPrefix_PORTB_ISFR=PORT_ISFR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR0=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR1=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR10=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR11=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR12=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR13=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR14=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR15=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR16=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR17=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR18=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR19=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR2=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR20=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR21=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR22=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR23=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR24=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR25=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR26=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR27=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR28=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR29=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR3=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR30=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR31=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR4=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR5=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR6=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR7=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR8=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR9=PORT_PCR
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID0=ROM_COMPID
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID1=ROM_COMPID
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID2=ROM_COMPID
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID3=ROM_COMPID
PE_G_IOMapRegBitGrpPrefix_ROM_ENTRY0=ROM_ENTRY
PE_G_IOMapRegBitGrpPrefix_ROM_ENTRY1=ROM_ENTRY
PE_G_IOMapRegBitGrpPrefix_ROM_ENTRY2=ROM_ENTRY
PE_G_IOMapRegBitGrpPrefix_SPI0_BR=SPI_BR
PE_G_IOMapRegBitGrpPrefix_SPI0_C1=SPI_C1
PE_G_IOMapRegBitGrpPrefix_SPI0_C2=SPI_C2
PE_G_IOMapRegBitGrpPrefix_SPI0_D=SPI_D
PE_G_IOMapRegBitGrpPrefix_SPI0_M=SPI_M
PE_G_IOMapRegBitGrpPrefix_SPI0_S=SPI_S
PE_G_IOMapRegBitGrpPrefix_SYST_CALIB=SysTick_CALIB
PE_G_IOMapRegBitGrpPrefix_SYST_CSR=SysTick_CSR
PE_G_IOMapRegBitGrpPrefix_SYST_CVR=SysTick_CVR
PE_G_IOMapRegBitGrpPrefix_SYST_RVR=SysTick_RVR
PE_G_IOMapRegBitGrpPrefix_TPM0_C0SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM0_C0V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM0_C1SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM0_C1V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM0_C2SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM0_C2V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM0_C3SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM0_C3V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM0_C4SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM0_C4V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM0_C5SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM0_C5V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM0_CNT=TPM_CNT
PE_G_IOMapRegBitGrpPrefix_TPM0_CONF=TPM_CONF
PE_G_IOMapRegBitGrpPrefix_TPM0_MOD=TPM_MOD
PE_G_IOMapRegBitGrpPrefix_TPM0_SC=TPM_SC
PE_G_IOMapRegBitGrpPrefix_TPM0_STATUS=TPM_STATUS
PE_G_IOMapRegBitGrpPrefix_TPM1_C0SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM1_C0V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM1_C1SC=TPM_CnSC
PE_G_IOMapRegBitGrpPrefix_TPM1_C1V=TPM_CnV
PE_G_IOMapRegBitGrpPrefix_TPM1_CNT=TPM_CNT
PE_G_IOMapRegBitGrpPrefix_TPM1_CONF=TPM_CONF
PE_G_IOMapRegBitGrpPrefix_TPM1_MOD=TPM_MOD
PE_G_IOMapRegBitGrpPrefix_TPM1_SC=TPM_SC
PE_G_IOMapRegBitGrpPrefix_TPM1_STATUS=TPM_STATUS
PE_G_IOMapRegBitGrpPrefix_TSI0_DATA=TSI_DATA
PE_G_IOMapRegBitGrpPrefix_TSI0_GENCS=TSI_GENCS
PE_G_IOMapRegBitGrpPrefix_TSI0_TSHD=TSI_TSHD
PE_G_MisraCnfBackParams_0=
PE_G_MisraCnfParams_0=
PE_G_MisraRuleList_0=
PE_G_MisraStackIdx=-1
PE_G_NO_SETREGMACROS=
PE_G_RTOSAdap_regCompIndex=1
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_ClrBit=
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_GetBit=
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_GetVal=
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_Init=
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_NegBit=
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_PutBit=
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_PutVal=
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_SetBit=
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_ClrBit=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t Bit))&Bits1_ClrBit
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_ConnectPin=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TPinMask PinMask))0
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_Deinit=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetBit=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t Bit, bool *BitVal))&Bits1_GetBit
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetDir=(bool (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetRawBit=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t Bit, bool *BitVal))0
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetRawVal=(uint32_t (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetVal=(uint32_t (*)(LDD_TDeviceData *DeviceDataPtr))&Bits1_GetVal
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_Init=(LDD_TDeviceData* (*)(LDD_TUserData *UserDataPtr))&Bits1_Init
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_NegBit=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t Bit))&Bits1_NegBit
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_PutBit=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t Bit, bool Val))&Bits1_PutBit
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_PutVal=(void (*)(LDD_TDeviceData *DeviceDataPtr, uint32_t Val))&Bits1_PutVal
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetBit=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t Bit))&Bits1_SetBit
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetDir=(void (*)(LDD_TDeviceData *DeviceDataPtr, bool Dir))0
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetInput=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetOutput=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventEnabled_OnCounterRestart=
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel0=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel1=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel2=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel3=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel4=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel5=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel6=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel7=(void (*)(LDD_TUserData *UserDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnCounterRestart=(void (*)(LDD_TUserData *UserDataPtr))&TU1_TU1_OnCounterRestart
PE_G_RTOSAdap_regCompInstance_TU1_methodEnabled_Disable=
PE_G_RTOSAdap_regCompInstance_TU1_methodEnabled_Enable=
PE_G_RTOSAdap_regCompInstance_TU1_methodEnabled_Init=
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_ConnectPin=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TPinMask PinMask))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Deinit=(void (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Disable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))&TU1_Disable
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Enable=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))&TU1_Enable
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetCaptureValue=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, TU1_TValueType *ValuePtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetCounterValue=(TU1_TValueType (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetDriverState=(LDD_TDriverState (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetEventMask=(LDD_TEventMask (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetEventStatus=(LDD_TEventMask (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetInputFrequency=(uint32_t (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetInputFrequencyReal=(LDD_TimerUnit_Tfloat (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetOffsetTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, TU1_TValueType *TicksPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetPeriodTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, TU1_TValueType *TicksPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Init=(LDD_TDeviceData* (*)(LDD_TUserData *UserDataPtr))&TU1_Init
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_ResetCounter=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SelectCaptureEdge=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, LDD_TimerUnit_TEdge Edge))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SelectInputFrequency=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, TU1_TClockList InputFrequency))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SelectOutputAction=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, LDD_TimerUnit_TOutAction CompareAction, LDD_TimerUnit_TOutAction CounterAction))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetEventMask=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TEventMask EventMask))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetOffsetTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, uint8_t ChannelIdx, TU1_TValueType Ticks))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetOperationMode=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, LDD_TDriverOperationMode OperationMode, LDD_TCallback ModeChangeCallback, LDD_TCallbackParam *ModeChangeCallbackParamPtr))0
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetPeriodTicks=(LDD_TError (*)(LDD_TDeviceData *DeviceDataPtr, TU1_TValueType Ticks))0
PE_G_USE_UINTXX_T=
PE_ProductVersion=10.2
PEversion=05.06
PEversionDecimal=1286
ProcessorModule=Cpu
ProcessorName=Cpu
ProjectModule=ProcessorExpert
ProjectName=ProcessorExpert
ProjectStaticFilesGenerationMode=LINKED
ServerDir_PE=\home\karibe\eclipse\ProcessorExpert\
SetHighSpeedMode=
SupportedCPUfamily=
TimeStamp=2014-03-18, 02:40, # CodeGen: 88
Xtal_kHz=4000
Xtal_kHz_real=4000
ivINT_LPTimer=TU1_Interrupt
virtual_ADC0_TotalConversionPrescalerAddr=1073983496
virtual_ADC0_TotalConversionPrescalerReg=ADC0_CFG1

 DEPRECATED GLOBAL SYMBOLS (alphabet order)
-------------------------------------------
ADC0AsynchroClockAddr=null
ADC0AsynchroClockReg=null
ADC0BusClockAddr=null
ADC0BusClockReg=null
ADC0ClkSelAddr=null
ADC0ClkSelReg=null
ActiveConfigIdentifier=null
ActiveConfiguration=null
CPUDB_BUS_FREQ_HZ_MAX=null
CPUDB_CPU_MASTER=null
CPUDB_CW_MCU_ID=null
CPUDB_CW_MCU_NAME=null
CPUDB_LQFP32=null
CPUDB_MKL05Z32xxx4=null
CPUDB_MKL05Z4=null
CPUDB_PACKAGE=null
CPUDB_PLL_INPUT_FREQ_HZ_MAX=null
CPUDB_PLL_INPUT_FREQ_HZ_MIN=null
CPUDB_PLL_OUTPUT_FREQ_HZ_MAX=null
CPUDB_PLL_OUTPUT_FREQ_HZ_MIN=null
CPUDB_ProgramFlashBlockCount=null
CPUDB_ProgramFlashEraseUnitSize=null
CPUDB_ProgramFlashSize=null
CPUDB_ProgramFlashWriteUnitSize=null
CPUDB_SYSTEM_FREQ_HZ_MAX=null
CPU_DB_version=null
CPUendian=null
CPUfamily=null
CPUproducer=null
CPUrunSpeedModeNum=null
CPUsubFamily=null
CPUtype=null
CPUvariant=null
ClientDir_Binary=null
ClientDir_Code=null
ClientDir_PE=null
ClientDir_Project=null
CommentBrackets=null
Compiler=null
CompilerID=null
DirRel_Binary=null
DirRel_BinaryToEvents=null
DirRel_Code=null
DirRel_Docs=null
DirRel_EventToBinary=null
DirRel_Events=null
DirRel_ProjectSettings=null
DirRel_StaticCode=null
EclipseProjectName=null
InterruptTableType=null
Language=null
Not_for_MPC512x=null
OnChipEEPROM=null
OnChipFLASH=null
OnChipRAM=null
PE_CFG_PEX_DRV=null
PE_DEVELOPMENT=null
PE_ECLIPSE=null
PE_GENERATING=null
PE_G_CPUCFG_AutoIncludeIO_Map=null
PE_G_CPUCFG_EntryPointFunctionName=null
PE_G_CPUCFG_EntryPointFunctionReturn=null
PE_G_CPUCFG_EntryPointFunctionReturnType=null
PE_G_CPUCFG_GenerateLinkerFile=null
PE_G_CPUCFG_GenerateMainModule=null
PE_G_CPUCFG_InitIntVectorTableSym=null
PE_G_CPUCFG_ManageInterruptVectorTable=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_GPIOB_PDDR=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_GPIOB_PDOR=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_LPTMR0_CMR=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_LPTMR0_CSR=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_LPTMR0_PSR=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_NVIC_IPR7=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_NVIC_ISER=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR0=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR1=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR10=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR2=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR3=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR4=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR5=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR6=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR7=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR8=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_PORTB_PCR9=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SIM_SCGC5=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SYST_CSR=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SYST_CVR=null
PE_G_CPU_Doxygen_RegInitValue_And_Mask_SYST_RVR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_GPIOB_PDDR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_GPIOB_PDOR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_LPTMR0_CMR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_LPTMR0_CSR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_LPTMR0_PSR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_NVIC_IPR7=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_NVIC_ISER=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR0=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR1=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR10=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR2=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR3=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR4=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR5=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR6=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR7=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR8=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_PORTB_PCR9=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SIM_SCGC5=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SYST_CSR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SYST_CVR=null
PE_G_CPU_Doxygen_RegInitValue_Or_Mask_SYST_RVR=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR0=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR1=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR10=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR2=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR3=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR4=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR5=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR6=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR7=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR8=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set0_PORTB_PCR9=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR0=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR1=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR10=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR2=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR3=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR4=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR5=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR6=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR7=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR8=null
PE_G_CRI_BitsIO_LDD_INIT_Bits1_set1_PORTB_PCR9=null
PE_G_CRI_CPUINIT_set0_SCB_SHPR3=null
PE_G_CRI_CPUINIT_set1_SCB_SHPR3=null
PE_G_Doxygen_Support=null
PE_G_EBGN_SysTickBeanName=null
PE_G_GenBitMask=null
PE_G_IOMapRegBitGrpPrefix=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CFG1=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CFG2=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP0=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP1=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP2=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP3=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CLP4=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CLPD=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CLPS=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CV1=null
PE_G_IOMapRegBitGrpPrefix_ADC0_CV2=null
PE_G_IOMapRegBitGrpPrefix_ADC0_OFS=null
PE_G_IOMapRegBitGrpPrefix_ADC0_PG=null
PE_G_IOMapRegBitGrpPrefix_ADC0_RA=null
PE_G_IOMapRegBitGrpPrefix_ADC0_RB=null
PE_G_IOMapRegBitGrpPrefix_ADC0_SC1A=null
PE_G_IOMapRegBitGrpPrefix_ADC0_SC1B=null
PE_G_IOMapRegBitGrpPrefix_ADC0_SC2=null
PE_G_IOMapRegBitGrpPrefix_ADC0_SC3=null
PE_G_IOMapRegBitGrpPrefix_BP_COMP0=null
PE_G_IOMapRegBitGrpPrefix_BP_COMP1=null
PE_G_IOMapRegBitGrpPrefix_CMP0_CR0=null
PE_G_IOMapRegBitGrpPrefix_CMP0_CR1=null
PE_G_IOMapRegBitGrpPrefix_CMP0_DACCR=null
PE_G_IOMapRegBitGrpPrefix_CMP0_FPR=null
PE_G_IOMapRegBitGrpPrefix_CMP0_MUXCR=null
PE_G_IOMapRegBitGrpPrefix_CMP0_SCR=null
PE_G_IOMapRegBitGrpPrefix_DAC0_C0=null
PE_G_IOMapRegBitGrpPrefix_DAC0_C1=null
PE_G_IOMapRegBitGrpPrefix_DAC0_C2=null
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT0H=null
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT0L=null
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT1H=null
PE_G_IOMapRegBitGrpPrefix_DAC0_DAT1L=null
PE_G_IOMapRegBitGrpPrefix_DAC0_SR=null
PE_G_IOMapRegBitGrpPrefix_DCRDR=null
PE_G_IOMapRegBitGrpPrefix_DCRSR=null
PE_G_IOMapRegBitGrpPrefix_DEMCR=null
PE_G_IOMapRegBitGrpPrefix_DHCSR_Read=null
PE_G_IOMapRegBitGrpPrefix_DHCSR_Write=null
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG0=null
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG1=null
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG2=null
PE_G_IOMapRegBitGrpPrefix_DMAMUX0_CHCFG3=null
PE_G_IOMapRegBitGrpPrefix_DMA_DAR0=null
PE_G_IOMapRegBitGrpPrefix_DMA_DAR1=null
PE_G_IOMapRegBitGrpPrefix_DMA_DAR2=null
PE_G_IOMapRegBitGrpPrefix_DMA_DAR3=null
PE_G_IOMapRegBitGrpPrefix_DMA_DCR0=null
PE_G_IOMapRegBitGrpPrefix_DMA_DCR1=null
PE_G_IOMapRegBitGrpPrefix_DMA_DCR2=null
PE_G_IOMapRegBitGrpPrefix_DMA_DCR3=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR0=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR1=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR2=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR3=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR0=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR1=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR2=null
PE_G_IOMapRegBitGrpPrefix_DMA_DSR_BCR3=null
PE_G_IOMapRegBitGrpPrefix_DMA_SAR0=null
PE_G_IOMapRegBitGrpPrefix_DMA_SAR1=null
PE_G_IOMapRegBitGrpPrefix_DMA_SAR2=null
PE_G_IOMapRegBitGrpPrefix_DMA_SAR3=null
PE_G_IOMapRegBitGrpPrefix_DWT_COMP0=null
PE_G_IOMapRegBitGrpPrefix_DWT_COMP1=null
PE_G_IOMapRegBitGrpPrefix_DWT_FUNCTION0=null
PE_G_IOMapRegBitGrpPrefix_DWT_FUNCTION1=null
PE_G_IOMapRegBitGrpPrefix_DWT_MASK0=null
PE_G_IOMapRegBitGrpPrefix_DWT_MASK1=null
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PCOR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PDDR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PDIR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PDOR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PSOR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOA_PTOR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PCOR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PDDR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PDIR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PDOR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PSOR=null
PE_G_IOMapRegBitGrpPrefix_FGPIOB_PTOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOA_PCOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOA_PDDR=null
PE_G_IOMapRegBitGrpPrefix_GPIOA_PDIR=null
PE_G_IOMapRegBitGrpPrefix_GPIOA_PDOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOA_PSOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOA_PTOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOB_PCOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOB_PDDR=null
PE_G_IOMapRegBitGrpPrefix_GPIOB_PDIR=null
PE_G_IOMapRegBitGrpPrefix_GPIOB_PDOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOB_PSOR=null
PE_G_IOMapRegBitGrpPrefix_GPIOB_PTOR=null
PE_G_IOMapRegBitGrpPrefix_I2C0_A1=null
PE_G_IOMapRegBitGrpPrefix_I2C0_A2=null
PE_G_IOMapRegBitGrpPrefix_I2C0_C1=null
PE_G_IOMapRegBitGrpPrefix_I2C0_C2=null
PE_G_IOMapRegBitGrpPrefix_I2C0_D=null
PE_G_IOMapRegBitGrpPrefix_I2C0_F=null
PE_G_IOMapRegBitGrpPrefix_I2C0_FLT=null
PE_G_IOMapRegBitGrpPrefix_I2C0_RA=null
PE_G_IOMapRegBitGrpPrefix_I2C0_S=null
PE_G_IOMapRegBitGrpPrefix_I2C0_SLTH=null
PE_G_IOMapRegBitGrpPrefix_I2C0_SLTL=null
PE_G_IOMapRegBitGrpPrefix_I2C0_SMB=null
PE_G_IOMapRegBitGrpPrefix_LPTMR0_CMR=null
PE_G_IOMapRegBitGrpPrefix_LPTMR0_CNR=null
PE_G_IOMapRegBitGrpPrefix_LPTMR0_CSR=null
PE_G_IOMapRegBitGrpPrefix_LPTMR0_PSR=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMP0=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMP1=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID0=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID1=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID2=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_COMPID3=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_FCT0=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_FCT1=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_MASK0=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_MASK1=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID0=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID1=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID2=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID3=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID4=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID5=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID6=null
PE_G_IOMapRegBitGrpPrefix_MTBDWT_PERIPHID7=null
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID0=null
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID1=null
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID2=null
PE_G_IOMapRegBitGrpPrefix_MTB_COMPID3=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID0=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID1=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID2=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID3=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID4=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID5=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID6=null
PE_G_IOMapRegBitGrpPrefix_MTB_PERIPHID7=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR0=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR1=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR2=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR3=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR4=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR5=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR6=null
PE_G_IOMapRegBitGrpPrefix_NVIC_IPR7=null
PE_G_IOMapRegBitGrpPrefix_OSC0_CR=null
PE_G_IOMapRegBitGrpPrefix_PIT_CVAL0=null
PE_G_IOMapRegBitGrpPrefix_PIT_CVAL1=null
PE_G_IOMapRegBitGrpPrefix_PIT_LDVAL0=null
PE_G_IOMapRegBitGrpPrefix_PIT_LDVAL1=null
PE_G_IOMapRegBitGrpPrefix_PIT_TCTRL0=null
PE_G_IOMapRegBitGrpPrefix_PIT_TCTRL1=null
PE_G_IOMapRegBitGrpPrefix_PIT_TFLG0=null
PE_G_IOMapRegBitGrpPrefix_PIT_TFLG1=null
PE_G_IOMapRegBitGrpPrefix_PORTA_GPCHR=null
PE_G_IOMapRegBitGrpPrefix_PORTA_GPCLR=null
PE_G_IOMapRegBitGrpPrefix_PORTA_ISFR=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR0=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR1=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR10=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR11=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR12=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR13=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR14=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR15=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR16=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR17=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR18=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR19=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR2=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR20=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR21=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR22=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR23=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR24=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR25=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR26=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR27=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR28=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR29=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR3=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR30=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR31=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR4=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR5=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR6=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR7=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR8=null
PE_G_IOMapRegBitGrpPrefix_PORTA_PCR9=null
PE_G_IOMapRegBitGrpPrefix_PORTB_GPCHR=null
PE_G_IOMapRegBitGrpPrefix_PORTB_GPCLR=null
PE_G_IOMapRegBitGrpPrefix_PORTB_ISFR=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR0=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR1=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR10=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR11=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR12=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR13=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR14=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR15=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR16=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR17=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR18=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR19=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR2=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR20=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR21=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR22=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR23=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR24=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR25=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR26=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR27=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR28=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR29=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR3=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR30=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR31=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR4=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR5=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR6=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR7=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR8=null
PE_G_IOMapRegBitGrpPrefix_PORTB_PCR9=null
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID0=null
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID1=null
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID2=null
PE_G_IOMapRegBitGrpPrefix_ROM_COMPID3=null
PE_G_IOMapRegBitGrpPrefix_ROM_ENTRY0=null
PE_G_IOMapRegBitGrpPrefix_ROM_ENTRY1=null
PE_G_IOMapRegBitGrpPrefix_ROM_ENTRY2=null
PE_G_IOMapRegBitGrpPrefix_SPI0_BR=null
PE_G_IOMapRegBitGrpPrefix_SPI0_C1=null
PE_G_IOMapRegBitGrpPrefix_SPI0_C2=null
PE_G_IOMapRegBitGrpPrefix_SPI0_D=null
PE_G_IOMapRegBitGrpPrefix_SPI0_M=null
PE_G_IOMapRegBitGrpPrefix_SPI0_S=null
PE_G_IOMapRegBitGrpPrefix_SYST_CALIB=null
PE_G_IOMapRegBitGrpPrefix_SYST_CSR=null
PE_G_IOMapRegBitGrpPrefix_SYST_CVR=null
PE_G_IOMapRegBitGrpPrefix_SYST_RVR=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C0SC=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C0V=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C1SC=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C1V=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C2SC=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C2V=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C3SC=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C3V=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C4SC=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C4V=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C5SC=null
PE_G_IOMapRegBitGrpPrefix_TPM0_C5V=null
PE_G_IOMapRegBitGrpPrefix_TPM0_CNT=null
PE_G_IOMapRegBitGrpPrefix_TPM0_CONF=null
PE_G_IOMapRegBitGrpPrefix_TPM0_MOD=null
PE_G_IOMapRegBitGrpPrefix_TPM0_SC=null
PE_G_IOMapRegBitGrpPrefix_TPM0_STATUS=null
PE_G_IOMapRegBitGrpPrefix_TPM1_C0SC=null
PE_G_IOMapRegBitGrpPrefix_TPM1_C0V=null
PE_G_IOMapRegBitGrpPrefix_TPM1_C1SC=null
PE_G_IOMapRegBitGrpPrefix_TPM1_C1V=null
PE_G_IOMapRegBitGrpPrefix_TPM1_CNT=null
PE_G_IOMapRegBitGrpPrefix_TPM1_CONF=null
PE_G_IOMapRegBitGrpPrefix_TPM1_MOD=null
PE_G_IOMapRegBitGrpPrefix_TPM1_SC=null
PE_G_IOMapRegBitGrpPrefix_TPM1_STATUS=null
PE_G_IOMapRegBitGrpPrefix_TSI0_DATA=null
PE_G_IOMapRegBitGrpPrefix_TSI0_GENCS=null
PE_G_IOMapRegBitGrpPrefix_TSI0_TSHD=null
PE_G_MisraCnfBackParams_0=null
PE_G_MisraCnfParams_0=null
PE_G_MisraRuleList_0=null
PE_G_MisraStackIdx=null
PE_G_NO_SETREGMACROS=null
PE_G_RTOSAdap_regCompIndex=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_ClrBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_GetBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_GetVal=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_Init=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_NegBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_PutBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_PutVal=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodEnabled_SetBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_ClrBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_ConnectPin=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_Deinit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetDir=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetRawBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetRawVal=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_GetVal=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_Init=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_NegBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_PutBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_PutVal=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetBit=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetDir=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetInput=null
PE_G_RTOSAdap_regCompInstance_Bits1_methodPtr_SetOutput=null
PE_G_RTOSAdap_regCompInstance_TU1_eventEnabled_OnCounterRestart=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel0=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel1=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel2=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel3=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel4=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel5=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel6=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnChannel7=null
PE_G_RTOSAdap_regCompInstance_TU1_eventPtr_OnCounterRestart=null
PE_G_RTOSAdap_regCompInstance_TU1_methodEnabled_Disable=null
PE_G_RTOSAdap_regCompInstance_TU1_methodEnabled_Enable=null
PE_G_RTOSAdap_regCompInstance_TU1_methodEnabled_Init=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_ConnectPin=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Deinit=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Disable=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Enable=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetCaptureValue=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetCounterValue=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetDriverState=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetEventMask=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetEventStatus=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetInputFrequency=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetInputFrequencyReal=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetOffsetTicks=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_GetPeriodTicks=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_Init=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_ResetCounter=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SelectCaptureEdge=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SelectInputFrequency=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SelectOutputAction=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetEventMask=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetOffsetTicks=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetOperationMode=null
PE_G_RTOSAdap_regCompInstance_TU1_methodPtr_SetPeriodTicks=null
PE_G_USE_UINTXX_T=null
PE_ProductVersion=null
PEversion=null
PEversionDecimal=null
ProcessorModule=null
ProcessorName=null
ProjectModule=null
ProjectName=null
ProjectStaticFilesGenerationMode=null
ServerDir_PE=null
SetHighSpeedMode=null
SupportedCPUfamily=null
TimeStamp=null
Xtal_kHz=null
Xtal_kHz_real=null
ivINT_LPTimer=null
virtual_ADC0_TotalConversionPrescalerAddr=null
virtual_ADC0_TotalConversionPrescalerReg=null

 GLOBAL LISTS (alphabet order)
-------------------------------------------
ADC0AsynchroClock=[1]
ADC0AsynchroClock_Setting=[ADC0Async_FullPower_HighSpeed]
ADC0BusClock=[1]
ADC0BusClock_Setting=[1]
ADC0ClkSel=[1]
ADC0ClkSel_Setting=[ADC0BusClock]
COPClkSelect=[1]
COPClkSelect_Setting=[COPBusClock]
ERCLK32KSel=[1]
ERCLK32KSel_Setting=[LPO_1kHzSrc]
EventModuleList=[Events]
I2C0_LoTimeoutClkSel=[1]
I2C0_LoTimeoutClkSel_Setting=[I2C0_LoTimeout_BusClkDiv64]
IRCLKSel=[1]
IRCLKSel_Setting=[IRC_32kHz]
IncludeSharedModules=[PE_Types|PE_Error|PE_Const|IO_Map]
InstructionClock=[undef]
LPTMR0_ClockSelect=[1]
LPTMR0_ClockSelect_Setting=[IRCLK]
MCGOUTSel=[1]
MCGOUTSel_Setting=[MCGFLLCLK]
MCG_FLL_MFactor=[640]
MCG_FLL_MFactor_Setting=[640]
MCG_FLL_RCLKSel=[1]
MCG_FLL_RCLKSel_Setting=[IRC_32kHz]
MCG_FRDIV=[1]
MCG_FRDIV_Setting=[1]
ModuleList=[Bits1|WAIT1|SysTick|TI1|TU1]
OUTDIV1Presc=[1]
OUTDIV1Presc_Setting=[1]
OUTDIV4Presc=[1]
OUTDIV4Presc_Setting=[1]
PE_G_CPU_DoxyGenModules=[Bits1|SysTick]
PE_G_CPU_Doxygen_RegsTouchedByPeriph_LPTMR0=[SIM_SCGC5|LPTMR0_CSR|LPTMR0_CMR|LPTMR0_PSR|NVIC_IPR7|NVIC_ISER]
PE_G_CPU_Doxygen_RegsTouchedByPeriph_PTB=[GPIOB_PDDR|GPIOB_PDOR|PORTB_PCR0|PORTB_PCR1|PORTB_PCR2|PORTB_PCR3|PORTB_PCR4|PORTB_PCR5|PORTB_PCR6|PORTB_PCR7|PORTB_PCR8|PORTB_PCR9|PORTB_PCR10]
PE_G_CPU_Doxygen_RegsTouchedByPeriph_SysTick=[SYST_CSR|SYST_RVR|SYST_CVR]
PE_G_CRI_BitsIO_LDD_INIT_Bits1_RegList32=[PORTB_PCR0|PORTB_PCR1|PORTB_PCR2|PORTB_PCR3|PORTB_PCR4|PORTB_PCR5|PORTB_PCR6|PORTB_PCR7|PORTB_PCR8|PORTB_PCR9|PORTB_PCR10]
PE_G_CRI_BitsIO_LDD_INIT_Bits1_inited=[PORTB_PCR0|PORTB_PCR1|PORTB_PCR2|PORTB_PCR3|PORTB_PCR4|PORTB_PCR5|PORTB_PCR6|PORTB_PCR7|PORTB_PCR8|PORTB_PCR9|PORTB_PCR10]
PE_G_CRI_CPUINIT_RegList32=[SCB_SHPR3]
PE_G_RTOSAdap_regCompInstanceAllocatedDevices=[PTB|LPTMR0]
PE_G_RTOSAdap_regCompInstanceDeviceBaseAddrs=[1074786368|1074003968]
PE_G_RTOSAdap_regCompInstanceIds=[0|1]
PE_G_RTOSAdap_regCompInstanceNames=[Bits1|TU1]
PE_G_RTOSAdap_regCompInstanceSharedComponentName=[Bits1|TU1]
PE_G_RTOSAdap_regCompInstanceTypes=[BitsIO_LDD|TimerUnit_LDD]
PE_G_RTOSAdap_regCompInstance_Bits1_methods=[Init|Deinit|GetDir|SetDir|SetInput|SetOutput|GetVal|PutVal|GetBit|PutBit|SetBit|ClrBit|NegBit|ConnectPin|GetRawVal|GetRawBit]
PE_G_RTOSAdap_regCompInstance_TU1_events=[OnCounterRestart|OnChannel0|OnChannel1|OnChannel2|OnChannel3|OnChannel4|OnChannel5|OnChannel6|OnChannel7]
PE_G_RTOSAdap_regCompInstance_TU1_methods=[Init|Deinit|Enable|Disable|SetEventMask|GetEventMask|GetEventStatus|SelectInputFrequency|GetInputFrequencyReal|GetInputFrequency|SetPeriodTicks|GetPeriodTicks|ResetCounter|GetCounterValue|SetOffsetTicks|GetOffsetTicks|GetCaptureValue|SelectOutputAction|SelectCaptureEdge|ConnectPin|SetOperationMode|GetDriverState]
PE_G_TU_TU1_LinkedBy=[TI1]
PE_G_TU_TU1_LinkedChannel=[LPTMR0_CMR]
PE_G_TU_TU1_Sharing=[true]
PE_G_TU_TU1_TmgCounterInitPrescaler=[128]
PE_G_TU_TU1_Tmg_PeriodInitPeriod_real=[0.05859375]
SPI0_BaudRatePrescDiv=[1]
SPI0_BaudRatePrescDiv_Setting=[1]
SharedModules=[Kinetis\PE_Types.drv|Kinetis\PE_Error.drv|Kinetis\PE_Const.drv|Kinetis\IO_Map.drv]
SpeedModeList=[SpeedMode0]
SpeedModeNames=[SpeedMode0|SpeedMode1|SpeedMode2|SpeedMode3|SpeedMode4|SpeedMode5|SpeedMode6|SpeedMode7]
SystemPrescaler=[1]
SystemPrescaler_Setting=[1]
TPMClk=[1]
TPMClk_Setting=[MCGFLLCLK]
UART0_ClkSel=[1]
UART0_ClkSel_Setting=[IRCLK]
UART0_Divider=[4]
UART0_Divider_Setting=[4]
virtual_ADC0_TotalConversionPrescaler=[1]
virtual_ADC0_TotalConversionPrescaler_Setting=[1]

{{DEVELOPMENT}} --------(((DEBUGINFO)))--------.{{DEVELOPMENT}} 

