{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1652612384266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1652612384267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 15 18:59:44 2022 " "Processing started: Sun May 15 18:59:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1652612384267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1652612384267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 333 -c 333 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off 333 -c 333 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1652612384267 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1652612385274 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "tb_FinalCPU.v(120) " "Verilog HDL information at tb_FinalCPU.v(120): always construct contains both blocking and non-blocking assignments" {  } { { "tb_FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/tb_FinalCPU.v" 120 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1652612385388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_finalcpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_finalcpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FinalCPU " "Found entity 1: tb_FinalCPU" {  } { { "tb_FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/tb_FinalCPU.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "0.v 1 1 " "Found 1 design units, including 1 entities, in source file 0.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalCPU " "Found entity 1: FinalCPU" {  } { { "0.v" "" { Text "F:/Templates1/Templates/Part_3/0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signext.v 1 1 " "Found 1 design units, including 1 entities, in source file signext.v" { { "Info" "ISGN_ENTITY_NAME" "1 signext " "Found entity 1: signext" {  } { { "signext.v" "" { Text "F:/Templates1/Templates/Part_3/signext.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.v 1 1 " "Found 1 design units, including 1 entities, in source file rf.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.v" "" { Text "F:/Templates1/Templates/Part_3/RF.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32b " "Found entity 1: mux32b" {  } { { "mux32b.v" "" { Text "F:/Templates1/Templates/Part_3/mux32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux5b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux5b " "Found entity 1: mux5b" {  } { { "mux5B.V" "" { Text "F:/Templates1/Templates/Part_3/mux5B.V" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 M3to1 " "Found entity 1: M3to1" {  } { { "MUX3.v" "" { Text "F:/Templates1/Templates/Part_3/MUX3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_MUX " "Found entity 1: ctrl_MUX" {  } { { "MUX_ctrl.v" "" { Text "F:/Templates1/Templates/Part_3/MUX_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "MEM_WB.v" "" { Text "F:/Templates1/Templates/Part_3/MEM_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "IM.v" "" { Text "F:/Templates1/Templates/Part_3/IM.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "IF_ID.v" "" { Text "F:/Templates1/Templates/Part_3/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "ID_EX.v" "" { Text "F:/Templates1/Templates/Part_3/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazard_dect_u.v 1 1 " "Found 1 design units, including 1 entities, in source file hazard_dect_u.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect " "Found entity 1: detect" {  } { { "hazard_dect_u.v" "" { Text "F:/Templates1/Templates/Part_3/hazard_dect_u.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward.v 1 1 " "Found 1 design units, including 1 entities, in source file forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 foward " "Found entity 1: foward" {  } { { "forward.v" "" { Text "F:/Templates1/Templates/Part_3/forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385446 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "FinalCPU FinalCPU.v(5) " "Verilog HDL error at FinalCPU.v(5): module \"FinalCPU\" cannot be declared more than once" {  } { { "FinalCPU.v" "" { Text "F:/Templates1/Templates/Part_3/FinalCPU.v" 5 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1652612385452 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FinalCPU 0.v(29) " "HDL info at 0.v(29): see declaration for object \"FinalCPU\"" {  } { { "0.v" "" { Text "F:/Templates1/Templates/Part_3/0.v" 29 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1652612385452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalcpu.v 0 0 " "Found 0 design units, including 0 entities, in source file finalcpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "EX_MEM.v" "" { Text "F:/Templates1/Templates/Part_3/EX_MEM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DM " "Found entity 1: DM" {  } { { "DM.v" "" { Text "F:/Templates1/Templates/Part_3/DM.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "F:/Templates1/Templates/Part_3/control.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_ctrl " "Found entity 1: ALU_ctrl" {  } { { "ALU_ctrl.v" "" { Text "F:/Templates1/Templates/Part_3/ALU_ctrl.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "F:/Templates1/Templates/Part_3/ALU.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "F:/Templates1/Templates/Part_3/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1652612385476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1652612385476 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Templates1/Templates/Part_3/output_files/333.map.smsg " "Generated suppressed messages file F:/Templates1/Templates/Part_3/output_files/333.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1652612385534 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1652612385553 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 15 18:59:45 2022 " "Processing ended: Sun May 15 18:59:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1652612385553 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1652612385553 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1652612385553 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1652612385553 ""}
