
build/ARES.elf:     file format elf32-littlearm


Disassembly of section .program_ptr:

00000000 <_text>:
   0:	00000000 	andeq	r0, r0, r0

Disassembly of section .init_fun:

00000004 <init>:
   4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   6:	4b1c      	ldr	r3, [pc, #112]	; (78 <init+0x74>)
   8:	4d1a      	ldr	r5, [pc, #104]	; (74 <init+0x70>)
   a:	447b      	add	r3, pc
   c:	4607      	mov	r7, r0
   e:	681b      	ldr	r3, [r3, #0]
  10:	f8d5 30b8 	ldr.w	r3, [r5, #184]	; 0xb8
  14:	204c      	movs	r0, #76	; 0x4c
  16:	4798      	blx	r3
  18:	4606      	mov	r6, r0
  1a:	b930      	cbnz	r0, 2a <init+0x26>
  1c:	4817      	ldr	r0, [pc, #92]	; (7c <init+0x78>)
  1e:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
  22:	4478      	add	r0, pc
  24:	4798      	blx	r3
  26:	4630      	mov	r0, r6
  28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  2a:	4603      	mov	r3, r0
  2c:	4a14      	ldr	r2, [pc, #80]	; (80 <init+0x7c>)
  2e:	4815      	ldr	r0, [pc, #84]	; (84 <init+0x80>)
  30:	f8d5 40c0 	ldr.w	r4, [r5, #192]	; 0xc0
  34:	447a      	add	r2, pc
  36:	f44f 6180 	mov.w	r1, #1024	; 0x400
  3a:	4478      	add	r0, pc
  3c:	47a0      	blx	r4
  3e:	4604      	mov	r4, r0
  40:	6030      	str	r0, [r6, #0]
  42:	b950      	cbnz	r0, 5a <init+0x56>
  44:	4810      	ldr	r0, [pc, #64]	; (88 <init+0x84>)
  46:	f8d5 30b4 	ldr.w	r3, [r5, #180]	; 0xb4
  4a:	4478      	add	r0, pc
  4c:	4798      	blx	r3
  4e:	4630      	mov	r0, r6
  50:	f8d5 30bc 	ldr.w	r3, [r5, #188]	; 0xbc
  54:	4798      	blx	r3
  56:	4620      	mov	r0, r4
  58:	e7e6      	b.n	28 <init+0x24>
  5a:	4b0c      	ldr	r3, [pc, #48]	; (8c <init+0x88>)
  5c:	490c      	ldr	r1, [pc, #48]	; (90 <init+0x8c>)
  5e:	480d      	ldr	r0, [pc, #52]	; (94 <init+0x90>)
  60:	447b      	add	r3, pc
  62:	e9c7 3600 	strd	r3, r6, [r7]
  66:	4479      	add	r1, pc
  68:	682b      	ldr	r3, [r5, #0]
  6a:	4478      	add	r0, pc
  6c:	4798      	blx	r3
  6e:	2001      	movs	r0, #1
  70:	e7da      	b.n	28 <init+0x24>
  72:	bf00      	nop
  74:	1000f800 	andne	pc, r0, r0, lsl #16
  78:	fffffff2 			; <UNDEFINED> instruction: 0xfffffff2
  7c:	0000008a 	andeq	r0, r0, sl, lsl #1
  80:	0000009d 	muleq	r0, sp, r0
  84:	0000020f 	andeq	r0, r0, pc, lsl #4
  88:	00000090 	muleq	r0, r0, r0
  8c:	000000ad 	andeq	r0, r0, sp, lsr #1
  90:	000000eb 	andeq	r0, r0, fp, ror #1
  94:	00000092 	muleq	r0, r2, r0

Disassembly of section .text:

000000a0 <.text>:
  a0:	6d726554 	cfldr64vs	mvdx6, [r2, #-336]!	; 0xfffffeb0
  a4:	74616e69 	strbtvc	r6, [r1], #-3689	; 0xfffff197
  a8:	000a6465 	andeq	r6, sl, r5, ror #8
  ac:	00000000 	andeq	r0, r0, r0
  b0:	6c696146 	stfvse	f6, [r9], #-280	; 0xfffffee8
  b4:	74206465 	strtvc	r6, [r0], #-1125	; 0xfffffb9b
  b8:	6c61206f 	stclvs	0, cr2, [r1], #-444	; 0xfffffe44
  bc:	61636f6c 	cmnvs	r3, ip, ror #30
  c0:	6d206574 	cfstr32vs	mvfx6, [r0, #-464]!	; 0xfffffe30
  c4:	726f6d65 	rsbvc	r6, pc, #6464	; 0x1940
  c8:	6f662079 	svcvs	0x00662079
  cc:	61642072 	smcvs	16898	; 0x4202
  d0:	0a2e6174 	beq	b986a8 <thd+0xb9845c>
  d4:	44485400 	strbmi	r5, [r8], #-1024	; 0xfffffc00
  d8:	49414d20 	stmdbmi	r1, {r5, r8, sl, fp, lr}^
  dc:	6146004e 	cmpvs	r6, lr, asr #32
  e0:	64656c69 	strbtvs	r6, [r5], #-3177	; 0xfffff397
  e4:	206f7420 	rsbcs	r7, pc, r0, lsr #8
  e8:	77617073 			; <UNDEFINED> instruction: 0x77617073
  ec:	4854206e 	ldmdami	r4, {r1, r2, r3, r5, r6, sp}^
  f0:	414d2044 	cmpmi	sp, r4, asr #32
  f4:	74204e49 	strtvc	r4, [r0], #-3657	; 0xfffff1b7
  f8:	61657268 	cmnvs	r5, r8, ror #4
  fc:	000a2e64 	andeq	r2, sl, r4, ror #28
 100:	2d747865 	ldclcs	8, cr7, [r4, #-404]!	; 0xfffffe6c
 104:	2d637261 	sfmcs	f7, 2, [r3, #-388]!	; 0xfffffe7c
 108:	75626564 	strbvc	r6, [r2, #-1380]!	; 0xfffffa9c
 10c:	Address 0x000000000000010c is out of bounds.


Disassembly of section .text.stop:

00000110 <stop>:
 110:	b570      	push	{r4, r5, r6, lr}
 112:	4c0e      	ldr	r4, [pc, #56]	; (14c <stop+0x3c>)
 114:	4605      	mov	r5, r0
 116:	f8d4 3320 	ldr.w	r3, [r4, #800]	; 0x320
 11a:	2000      	movs	r0, #0
 11c:	4798      	blx	r3
 11e:	f8d4 3254 	ldr.w	r3, [r4, #596]	; 0x254
 122:	2000      	movs	r0, #0
 124:	4798      	blx	r3
 126:	f8d4 32dc 	ldr.w	r3, [r4, #732]	; 0x2dc
 12a:	4798      	blx	r3
 12c:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 130:	6828      	ldr	r0, [r5, #0]
 132:	4798      	blx	r3
 134:	4806      	ldr	r0, [pc, #24]	; (150 <stop+0x40>)
 136:	f8d4 30b4 	ldr.w	r3, [r4, #180]	; 0xb4
 13a:	4478      	add	r0, pc
 13c:	4798      	blx	r3
 13e:	f8d4 30bc 	ldr.w	r3, [r4, #188]	; 0xbc
 142:	4628      	mov	r0, r5
 144:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 148:	4718      	bx	r3
 14a:	bf00      	nop
 14c:	1000f800 	andne	pc, r0, r0, lsl #16
 150:	ffffff62 			; <UNDEFINED> instruction: 0xffffff62

Disassembly of section .text.ext_arc_debug:

00000154 <ext_arc_debug>:
 154:	2901      	cmp	r1, #1
 156:	b570      	push	{r4, r5, r6, lr}
 158:	4605      	mov	r5, r0
 15a:	4c23      	ldr	r4, [pc, #140]	; (1e8 <ext_arc_debug+0x94>)
 15c:	d141      	bne.n	1e2 <ext_arc_debug+0x8e>
 15e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 160:	6800      	ldr	r0, [r0, #0]
 162:	4798      	blx	r3
 164:	2800      	cmp	r0, #0
 166:	d03c      	beq.n	1e2 <ext_arc_debug+0x8e>
 168:	6e63      	ldr	r3, [r4, #100]	; 0x64
 16a:	6828      	ldr	r0, [r5, #0]
 16c:	6ce6      	ldr	r6, [r4, #76]	; 0x4c
 16e:	4798      	blx	r3
 170:	4605      	mov	r5, r0
 172:	481f      	ldr	r0, [pc, #124]	; (1f0 <ext_arc_debug+0x9c>)
 174:	f8d4 30cc 	ldr.w	r3, [r4, #204]	; 0xcc
 178:	4478      	add	r0, pc
 17a:	4798      	blx	r3
 17c:	6803      	ldr	r3, [r0, #0]
 17e:	1e68      	subs	r0, r5, #1
 180:	280a      	cmp	r0, #10
 182:	d82b      	bhi.n	1dc <ext_arc_debug+0x88>
 184:	e8df f000 	tbb	[pc, r0]
 188:	120f0c06 	andne	r0, pc, #1536	; 0x600
 18c:	1e1b1815 	mrcne	8, 0, r1, cr11, cr5, {0}
 190:	00272421 	eoreq	r2, r7, r1, lsr #8
 194:	ed93 0a02 	vldr	s0, [r3, #8]
 198:	4633      	mov	r3, r6
 19a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 19e:	4718      	bx	r3
 1a0:	ed93 0a05 	vldr	s0, [r3, #20]
 1a4:	e7f8      	b.n	198 <ext_arc_debug+0x44>
 1a6:	ed93 0a06 	vldr	s0, [r3, #24]
 1aa:	e7f5      	b.n	198 <ext_arc_debug+0x44>
 1ac:	ed93 0a07 	vldr	s0, [r3, #28]
 1b0:	e7f2      	b.n	198 <ext_arc_debug+0x44>
 1b2:	ed93 0a08 	vldr	s0, [r3, #32]
 1b6:	e7ef      	b.n	198 <ext_arc_debug+0x44>
 1b8:	ed93 0a09 	vldr	s0, [r3, #36]	; 0x24
 1bc:	e7ec      	b.n	198 <ext_arc_debug+0x44>
 1be:	ed93 0a0a 	vldr	s0, [r3, #40]	; 0x28
 1c2:	e7e9      	b.n	198 <ext_arc_debug+0x44>
 1c4:	ed93 0a0e 	vldr	s0, [r3, #56]	; 0x38
 1c8:	e7e6      	b.n	198 <ext_arc_debug+0x44>
 1ca:	ed93 0a0f 	vldr	s0, [r3, #60]	; 0x3c
 1ce:	e7e3      	b.n	198 <ext_arc_debug+0x44>
 1d0:	ed93 0a0b 	vldr	s0, [r3, #44]	; 0x2c
 1d4:	e7e0      	b.n	198 <ext_arc_debug+0x44>
 1d6:	ed93 0a0d 	vldr	s0, [r3, #52]	; 0x34
 1da:	e7dd      	b.n	198 <ext_arc_debug+0x44>
 1dc:	ed9f 0a03 	vldr	s0, [pc, #12]	; 1ec <ext_arc_debug+0x98>
 1e0:	e7da      	b.n	198 <ext_arc_debug+0x44>
 1e2:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 1e6:	bd70      	pop	{r4, r5, r6, pc}
 1e8:	1000f800 	andne	pc, r0, r0, lsl #16
 1ec:	00000000 	andeq	r0, r0, r0
 1f0:	fffffe84 			; <UNDEFINED> instruction: 0xfffffe84

Disassembly of section .text.update_velocity_and_speed_in_x:

000001f4 <update_velocity_and_speed_in_x>:
 1f4:	ed90 7a08 	vldr	s14, [r0, #32]
 1f8:	eddf 6a11 	vldr	s13, [pc, #68]	; 240 <update_velocity_and_speed_in_x+0x4c>
 1fc:	edd0 7a0b 	vldr	s15, [r0, #44]	; 0x2c
 200:	ed90 6a03 	vldr	s12, [r0, #12]
 204:	ee67 6a26 	vmul.f32	s13, s14, s13
 208:	eeb0 7ac7 	vabs.f32	s14, s14
 20c:	eee6 7a86 	vfma.f32	s15, s13, s12
 210:	eddf 6a0c 	vldr	s13, [pc, #48]	; 244 <update_velocity_and_speed_in_x+0x50>
 214:	eeb4 7ae6 	vcmpe.f32	s14, s13
 218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 21c:	bf44      	itt	mi
 21e:	ed9f 7a0a 	vldrmi	s14, [pc, #40]	; 248 <update_velocity_and_speed_in_x+0x54>
 222:	ee67 7a87 	vmulmi.f32	s15, s15, s14
 226:	edc0 7a0b 	vstr	s15, [r0, #44]	; 0x2c
 22a:	edd0 7a0b 	vldr	s15, [r0, #44]	; 0x2c
 22e:	eeb0 7ae7 	vabs.f32	s14, s15
 232:	ee77 7aa7 	vadd.f32	s15, s15, s15
 236:	ed80 7a0e 	vstr	s14, [r0, #56]	; 0x38
 23a:	edc0 7a0b 	vstr	s15, [r0, #44]	; 0x2c
 23e:	4770      	bx	lr
 240:	411cf5c3 	tstmi	ip, r3, asr #11	; <UNPREDICTABLE>
 244:	3a83126f 	bcc	fe0c4c08 <thd+0xfe0c49bc>
 248:	3f666666 	svccc	0x00666666

Disassembly of section .text.thd:

0000024c <thd>:
 24c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 24e:	4d18      	ldr	r5, [pc, #96]	; (2b0 <thd+0x64>)
 250:	4604      	mov	r4, r0
 252:	462e      	mov	r6, r5
 254:	f100 0714 	add.w	r7, r0, #20
 258:	f8d5 30c8 	ldr.w	r3, [r5, #200]	; 0xc8
 25c:	4798      	blx	r3
 25e:	b100      	cbz	r0, 262 <thd+0x16>
 260:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 262:	f8d5 30ac 	ldr.w	r3, [r5, #172]	; 0xac
 266:	4798      	blx	r3
 268:	edd4 7a04 	vldr	s15, [r4, #16]
 26c:	ed84 0a02 	vstr	s0, [r4, #8]
 270:	eef5 7a40 	vcmp.f32	s15, #0.0
 274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 278:	bf08      	it	eq
 27a:	ed84 0a04 	vstreq	s0, [r4, #16]
 27e:	edd4 7a04 	vldr	s15, [r4, #16]
 282:	f8d6 328c 	ldr.w	r3, [r6, #652]	; 0x28c
 286:	ed84 0a04 	vstr	s0, [r4, #16]
 28a:	ee70 7a67 	vsub.f32	s15, s0, s15
 28e:	4638      	mov	r0, r7
 290:	edc4 7a03 	vstr	s15, [r4, #12]
 294:	4798      	blx	r3
 296:	f8d6 3288 	ldr.w	r3, [r6, #648]	; 0x288
 29a:	f104 0020 	add.w	r0, r4, #32
 29e:	4798      	blx	r3
 2a0:	4620      	mov	r0, r4
 2a2:	f7ff ffa7 	bl	1f4 <update_velocity_and_speed_in_x>
 2a6:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 2aa:	200a      	movs	r0, #10
 2ac:	4798      	blx	r3
 2ae:	e7d3      	b.n	258 <thd+0xc>
 2b0:	1000f800 	andne	pc, r0, r0, lsl #16

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <thd+0x10d0ad8>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	206d7241 	rsbcs	r7, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2073726f 	rsbscs	r7, r3, pc, ror #4
  2c:	30322d37 	eorscc	r2, r2, r7, lsr sp
  30:	712d3831 			; <UNDEFINED> instruction: 0x712d3831
  34:	70752d32 	rsbsvc	r2, r5, r2, lsr sp
  38:	65746164 	ldrbvs	r6, [r4, #-356]!	; 0xfffffe9c
  3c:	2e372029 	cdpcs	0, 3, cr2, cr7, cr9, {1}
  40:	20312e33 	eorscs	r2, r1, r3, lsr lr
  44:	38313032 	ldmdacc	r1!, {r1, r4, r5, ip, sp}
  48:	32323630 	eorscc	r3, r2, #48, 12	; 0x3000000
  4c:	65722820 	ldrbvs	r2, [r2, #-2080]!	; 0xfffff7e0
  50:	7361656c 	cmnvc	r1, #108, 10	; 0x1b000000
  54:	5b202965 	blpl	80a5f0 <thd+0x80a3a4>
  58:	2f4d5241 	svccs	0x004d5241
  5c:	65626d65 	strbvs	r6, [r2, #-3429]!	; 0xfffff29b
  60:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  64:	622d372d 	eorvs	r3, sp, #11796480	; 0xb40000
  68:	636e6172 	cmnvs	lr, #-2147483620	; 0x8000001c
  6c:	65722068 	ldrbvs	r2, [r2, #-104]!	; 0xffffff98
  70:	69736976 	ldmdbvs	r3!, {r1, r2, r4, r5, r6, r8, fp, sp, lr}^
  74:	32206e6f 	eorcc	r6, r0, #1776	; 0x6f0
  78:	30393136 	eorscc	r3, r9, r6, lsr r1
  7c:	Address 0x000000000000007c is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <.ARM.attributes>:
   0:	00003641 	andeq	r3, r0, r1, asr #12
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	0000002c 	andeq	r0, r0, ip, lsr #32
  10:	726f4305 	rsbvc	r4, pc, #335544320	; 0x14000000
  14:	2d786574 	cfldr64cs	mvdx6, [r8, #-464]!	; 0xfffffe30
  18:	0600344d 	streq	r3, [r0], -sp, asr #8
  1c:	094d070d 	stmdbeq	sp, {r0, r2, r3, r8, r9, sl}^
  20:	12060a02 	andne	r0, r6, #8192	; 0x2000
  24:	15011404 	strne	r1, [r1, #-1028]	; 0xfffffbfc
  28:	18031701 	stmdane	r3, {r0, r8, r9, sl, ip}
  2c:	1b011a01 	blne	46838 <thd+0x465ec>
  30:	1e011c01 	cdpne	12, 0, cr1, cr1, cr1, {0}
  34:	Address 0x0000000000000034 is out of bounds.

