// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        i_1,
        A_1_address0,
        A_1_ce0,
        A_1_q0,
        A_2_address0,
        A_2_ce0,
        A_2_q0,
        A_3_address0,
        A_3_ce0,
        A_3_q0,
        A_4_address0,
        A_4_ce0,
        A_4_q0,
        A_5_address0,
        A_5_ce0,
        A_5_q0,
        A_6_address0,
        A_6_ce0,
        A_6_q0,
        A_7_address0,
        A_7_ce0,
        A_7_q0,
        A_8_address0,
        A_8_ce0,
        A_8_q0,
        A_9_address0,
        A_9_ce0,
        A_9_q0,
        A_10_address0,
        A_10_ce0,
        A_10_q0,
        A_11_address0,
        A_11_ce0,
        A_11_q0,
        A_12_address0,
        A_12_ce0,
        A_12_q0,
        A_13_address0,
        A_13_ce0,
        A_13_q0,
        A_14_address0,
        A_14_ce0,
        A_14_q0,
        A_15_address0,
        A_15_ce0,
        A_15_q0,
        A_16_address0,
        A_16_ce0,
        A_16_q0,
        p_out,
        p_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] i_1;
output  [7:0] A_1_address0;
output   A_1_ce0;
input  [23:0] A_1_q0;
output  [7:0] A_2_address0;
output   A_2_ce0;
input  [23:0] A_2_q0;
output  [7:0] A_3_address0;
output   A_3_ce0;
input  [23:0] A_3_q0;
output  [7:0] A_4_address0;
output   A_4_ce0;
input  [23:0] A_4_q0;
output  [7:0] A_5_address0;
output   A_5_ce0;
input  [23:0] A_5_q0;
output  [7:0] A_6_address0;
output   A_6_ce0;
input  [23:0] A_6_q0;
output  [7:0] A_7_address0;
output   A_7_ce0;
input  [23:0] A_7_q0;
output  [7:0] A_8_address0;
output   A_8_ce0;
input  [23:0] A_8_q0;
output  [7:0] A_9_address0;
output   A_9_ce0;
input  [23:0] A_9_q0;
output  [7:0] A_10_address0;
output   A_10_ce0;
input  [23:0] A_10_q0;
output  [7:0] A_11_address0;
output   A_11_ce0;
input  [23:0] A_11_q0;
output  [7:0] A_12_address0;
output   A_12_ce0;
input  [23:0] A_12_q0;
output  [7:0] A_13_address0;
output   A_13_ce0;
input  [23:0] A_13_q0;
output  [7:0] A_14_address0;
output   A_14_ce0;
input  [23:0] A_14_q0;
output  [7:0] A_15_address0;
output   A_15_ce0;
input  [23:0] A_15_q0;
output  [7:0] A_16_address0;
output   A_16_ce0;
input  [23:0] A_16_q0;
output  [23:0] p_out;
output   p_out_ap_vld;

reg ap_idle;
reg p_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] tmp_fu_338_p3;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1535;
wire   [63:0] zext_ln124_fu_374_p1;
reg   [63:0] zext_ln124_reg_1539;
reg  signed [23:0] A_1_load_reg_1638;
wire    ap_block_pp0_stage0;
reg   [23:0] empty_fu_96;
wire   [23:0] select_ln124_63_fu_1503_p3;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [6:0] j_2_fu_100;
wire   [6:0] add_ln121_fu_379_p2;
reg   [6:0] ap_sig_allocacmp_j;
wire    ap_block_pp0_stage0_01001;
reg    A_1_ce0_local;
reg    A_2_ce0_local;
reg    A_3_ce0_local;
reg    A_4_ce0_local;
reg    A_5_ce0_local;
reg    A_6_ce0_local;
reg    A_7_ce0_local;
reg    A_8_ce0_local;
reg    A_9_ce0_local;
reg    A_10_ce0_local;
reg    A_11_ce0_local;
reg    A_12_ce0_local;
reg    A_13_ce0_local;
reg    A_14_ce0_local;
reg    A_15_ce0_local;
reg    A_16_ce0_local;
wire   [5:0] tmp_790_fu_356_p4;
wire   [1:0] lshr_ln3_fu_346_p4;
wire   [7:0] tmp_361_fu_366_p3;
wire  signed [23:0] sext_ln124_fu_393_p0;
wire  signed [23:0] add_ln124_fu_400_p1;
wire  signed [24:0] sext_ln124_1_fu_397_p1;
wire  signed [24:0] sext_ln124_fu_393_p1;
wire   [24:0] add_ln124_1_fu_405_p2;
wire   [23:0] add_ln124_fu_400_p2;
wire   [0:0] tmp_791_fu_411_p3;
wire   [0:0] tmp_792_fu_419_p3;
wire   [0:0] xor_ln124_fu_427_p2;
wire   [0:0] and_ln124_fu_433_p2;
wire   [0:0] xor_ln124_1_fu_439_p2;
wire   [23:0] select_ln124_fu_445_p3;
wire  signed [23:0] select_ln124_1_fu_453_p3;
wire  signed [23:0] sext_ln124_3_fu_465_p0;
wire  signed [23:0] add_ln124_2_fu_469_p0;
wire  signed [24:0] sext_ln124_2_fu_461_p1;
wire  signed [24:0] sext_ln124_3_fu_465_p1;
wire   [24:0] add_ln124_3_fu_475_p2;
wire   [23:0] add_ln124_2_fu_469_p2;
wire   [0:0] tmp_793_fu_481_p3;
wire   [0:0] tmp_794_fu_489_p3;
wire   [0:0] xor_ln124_2_fu_497_p2;
wire   [0:0] and_ln124_1_fu_503_p2;
wire   [0:0] xor_ln124_3_fu_509_p2;
wire   [23:0] select_ln124_2_fu_515_p3;
wire  signed [23:0] select_ln124_3_fu_523_p3;
wire  signed [23:0] sext_ln124_5_fu_535_p0;
wire  signed [23:0] add_ln124_4_fu_539_p0;
wire  signed [24:0] sext_ln124_4_fu_531_p1;
wire  signed [24:0] sext_ln124_5_fu_535_p1;
wire   [24:0] add_ln124_5_fu_545_p2;
wire   [23:0] add_ln124_4_fu_539_p2;
wire   [0:0] tmp_795_fu_551_p3;
wire   [0:0] tmp_796_fu_559_p3;
wire   [0:0] xor_ln124_4_fu_567_p2;
wire   [0:0] and_ln124_2_fu_573_p2;
wire   [0:0] xor_ln124_5_fu_579_p2;
wire   [23:0] select_ln124_4_fu_585_p3;
wire  signed [23:0] select_ln124_5_fu_593_p3;
wire  signed [23:0] sext_ln124_7_fu_605_p0;
wire  signed [23:0] add_ln124_6_fu_609_p0;
wire  signed [24:0] sext_ln124_6_fu_601_p1;
wire  signed [24:0] sext_ln124_7_fu_605_p1;
wire   [24:0] add_ln124_7_fu_615_p2;
wire   [23:0] add_ln124_6_fu_609_p2;
wire   [0:0] tmp_797_fu_621_p3;
wire   [0:0] tmp_798_fu_629_p3;
wire   [0:0] xor_ln124_6_fu_637_p2;
wire   [0:0] and_ln124_3_fu_643_p2;
wire   [0:0] xor_ln124_7_fu_649_p2;
wire   [23:0] select_ln124_6_fu_655_p3;
wire  signed [23:0] select_ln124_7_fu_663_p3;
wire  signed [23:0] sext_ln124_9_fu_675_p0;
wire  signed [23:0] add_ln124_8_fu_679_p0;
wire  signed [24:0] sext_ln124_8_fu_671_p1;
wire  signed [24:0] sext_ln124_9_fu_675_p1;
wire   [24:0] add_ln124_9_fu_685_p2;
wire   [23:0] add_ln124_8_fu_679_p2;
wire   [0:0] tmp_799_fu_691_p3;
wire   [0:0] tmp_800_fu_699_p3;
wire   [0:0] xor_ln124_8_fu_707_p2;
wire   [0:0] and_ln124_4_fu_713_p2;
wire   [0:0] xor_ln124_9_fu_719_p2;
wire   [23:0] select_ln124_8_fu_725_p3;
wire  signed [23:0] select_ln124_9_fu_733_p3;
wire  signed [23:0] sext_ln124_11_fu_745_p0;
wire  signed [23:0] add_ln124_10_fu_749_p0;
wire  signed [24:0] sext_ln124_10_fu_741_p1;
wire  signed [24:0] sext_ln124_11_fu_745_p1;
wire   [24:0] add_ln124_11_fu_755_p2;
wire   [23:0] add_ln124_10_fu_749_p2;
wire   [0:0] tmp_801_fu_761_p3;
wire   [0:0] tmp_802_fu_769_p3;
wire   [0:0] xor_ln124_10_fu_777_p2;
wire   [0:0] and_ln124_5_fu_783_p2;
wire   [0:0] xor_ln124_11_fu_789_p2;
wire   [23:0] select_ln124_10_fu_795_p3;
wire  signed [23:0] select_ln124_11_fu_803_p3;
wire  signed [23:0] sext_ln124_13_fu_815_p0;
wire  signed [23:0] add_ln124_12_fu_819_p0;
wire  signed [24:0] sext_ln124_12_fu_811_p1;
wire  signed [24:0] sext_ln124_13_fu_815_p1;
wire   [24:0] add_ln124_13_fu_825_p2;
wire   [23:0] add_ln124_12_fu_819_p2;
wire   [0:0] tmp_803_fu_831_p3;
wire   [0:0] tmp_804_fu_839_p3;
wire   [0:0] xor_ln124_12_fu_847_p2;
wire   [0:0] and_ln124_6_fu_853_p2;
wire   [0:0] xor_ln124_13_fu_859_p2;
wire   [23:0] select_ln124_12_fu_865_p3;
wire  signed [23:0] select_ln124_13_fu_873_p3;
wire  signed [23:0] sext_ln124_15_fu_885_p0;
wire  signed [23:0] add_ln124_14_fu_889_p0;
wire  signed [24:0] sext_ln124_14_fu_881_p1;
wire  signed [24:0] sext_ln124_15_fu_885_p1;
wire   [24:0] add_ln124_15_fu_895_p2;
wire   [23:0] add_ln124_14_fu_889_p2;
wire   [0:0] tmp_805_fu_901_p3;
wire   [0:0] tmp_806_fu_909_p3;
wire   [0:0] xor_ln124_14_fu_917_p2;
wire   [0:0] and_ln124_7_fu_923_p2;
wire   [0:0] xor_ln124_15_fu_929_p2;
wire   [23:0] select_ln124_14_fu_935_p3;
wire  signed [23:0] select_ln124_15_fu_943_p3;
wire  signed [23:0] sext_ln124_17_fu_955_p0;
wire  signed [23:0] add_ln124_16_fu_959_p0;
wire  signed [24:0] sext_ln124_16_fu_951_p1;
wire  signed [24:0] sext_ln124_17_fu_955_p1;
wire   [24:0] add_ln124_17_fu_965_p2;
wire   [23:0] add_ln124_16_fu_959_p2;
wire   [0:0] tmp_807_fu_971_p3;
wire   [0:0] tmp_808_fu_979_p3;
wire   [0:0] xor_ln124_16_fu_987_p2;
wire   [0:0] and_ln124_8_fu_993_p2;
wire   [0:0] xor_ln124_17_fu_999_p2;
wire   [23:0] select_ln124_16_fu_1005_p3;
wire  signed [23:0] select_ln124_17_fu_1013_p3;
wire  signed [23:0] sext_ln124_19_fu_1025_p0;
wire  signed [23:0] add_ln124_18_fu_1029_p0;
wire  signed [24:0] sext_ln124_18_fu_1021_p1;
wire  signed [24:0] sext_ln124_19_fu_1025_p1;
wire   [24:0] add_ln124_19_fu_1035_p2;
wire   [23:0] add_ln124_18_fu_1029_p2;
wire   [0:0] tmp_809_fu_1041_p3;
wire   [0:0] tmp_810_fu_1049_p3;
wire   [0:0] xor_ln124_18_fu_1057_p2;
wire   [0:0] and_ln124_9_fu_1063_p2;
wire   [0:0] xor_ln124_19_fu_1069_p2;
wire   [23:0] select_ln124_18_fu_1075_p3;
wire  signed [23:0] select_ln124_19_fu_1083_p3;
wire  signed [23:0] sext_ln124_21_fu_1095_p0;
wire  signed [23:0] add_ln124_20_fu_1099_p0;
wire  signed [24:0] sext_ln124_20_fu_1091_p1;
wire  signed [24:0] sext_ln124_21_fu_1095_p1;
wire   [24:0] add_ln124_21_fu_1105_p2;
wire   [23:0] add_ln124_20_fu_1099_p2;
wire   [0:0] tmp_811_fu_1111_p3;
wire   [0:0] tmp_812_fu_1119_p3;
wire   [0:0] xor_ln124_20_fu_1127_p2;
wire   [0:0] and_ln124_10_fu_1133_p2;
wire   [0:0] xor_ln124_21_fu_1139_p2;
wire   [23:0] select_ln124_20_fu_1145_p3;
wire  signed [23:0] select_ln124_21_fu_1153_p3;
wire  signed [23:0] sext_ln124_23_fu_1165_p0;
wire  signed [23:0] add_ln124_22_fu_1169_p0;
wire  signed [24:0] sext_ln124_22_fu_1161_p1;
wire  signed [24:0] sext_ln124_23_fu_1165_p1;
wire   [24:0] add_ln124_23_fu_1175_p2;
wire   [23:0] add_ln124_22_fu_1169_p2;
wire   [0:0] tmp_813_fu_1181_p3;
wire   [0:0] tmp_814_fu_1189_p3;
wire   [0:0] xor_ln124_22_fu_1197_p2;
wire   [0:0] and_ln124_11_fu_1203_p2;
wire   [0:0] xor_ln124_23_fu_1209_p2;
wire   [23:0] select_ln124_22_fu_1215_p3;
wire  signed [23:0] select_ln124_23_fu_1223_p3;
wire  signed [23:0] sext_ln124_25_fu_1235_p0;
wire  signed [23:0] add_ln124_24_fu_1239_p0;
wire  signed [24:0] sext_ln124_24_fu_1231_p1;
wire  signed [24:0] sext_ln124_25_fu_1235_p1;
wire   [24:0] add_ln124_25_fu_1245_p2;
wire   [23:0] add_ln124_24_fu_1239_p2;
wire   [0:0] tmp_815_fu_1251_p3;
wire   [0:0] tmp_816_fu_1259_p3;
wire   [0:0] xor_ln124_24_fu_1267_p2;
wire   [0:0] and_ln124_12_fu_1273_p2;
wire   [0:0] xor_ln124_25_fu_1279_p2;
wire   [23:0] select_ln124_24_fu_1285_p3;
wire  signed [23:0] select_ln124_25_fu_1293_p3;
wire  signed [23:0] sext_ln124_27_fu_1305_p0;
wire  signed [23:0] add_ln124_26_fu_1309_p0;
wire  signed [24:0] sext_ln124_26_fu_1301_p1;
wire  signed [24:0] sext_ln124_27_fu_1305_p1;
wire   [24:0] add_ln124_27_fu_1315_p2;
wire   [23:0] add_ln124_26_fu_1309_p2;
wire   [0:0] tmp_817_fu_1321_p3;
wire   [0:0] tmp_818_fu_1329_p3;
wire   [0:0] xor_ln124_26_fu_1337_p2;
wire   [0:0] and_ln124_13_fu_1343_p2;
wire   [0:0] xor_ln124_27_fu_1349_p2;
wire   [23:0] select_ln124_26_fu_1355_p3;
wire  signed [23:0] select_ln124_27_fu_1363_p3;
wire  signed [23:0] sext_ln124_29_fu_1375_p0;
wire  signed [23:0] add_ln124_28_fu_1379_p0;
wire  signed [24:0] sext_ln124_28_fu_1371_p1;
wire  signed [24:0] sext_ln124_29_fu_1375_p1;
wire   [24:0] add_ln124_29_fu_1385_p2;
wire   [23:0] add_ln124_28_fu_1379_p2;
wire   [0:0] tmp_819_fu_1391_p3;
wire   [0:0] tmp_820_fu_1399_p3;
wire   [0:0] xor_ln124_28_fu_1407_p2;
wire   [0:0] and_ln124_14_fu_1413_p2;
wire   [0:0] xor_ln124_29_fu_1419_p2;
wire   [23:0] select_ln124_28_fu_1425_p3;
wire  signed [23:0] select_ln124_29_fu_1433_p3;
wire  signed [23:0] sext_ln124_31_fu_1445_p0;
wire  signed [23:0] add_ln124_30_fu_1449_p0;
wire  signed [24:0] sext_ln124_30_fu_1441_p1;
wire  signed [24:0] sext_ln124_31_fu_1445_p1;
wire   [24:0] add_ln124_31_fu_1455_p2;
wire   [23:0] add_ln124_30_fu_1449_p2;
wire   [0:0] tmp_821_fu_1461_p3;
wire   [0:0] tmp_822_fu_1469_p3;
wire   [0:0] xor_ln124_30_fu_1477_p2;
wire   [0:0] and_ln124_15_fu_1483_p2;
wire   [0:0] xor_ln124_31_fu_1489_p2;
wire   [23:0] select_ln124_30_fu_1495_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 empty_fu_96 = 24'd0;
#0 j_2_fu_100 = 7'd0;
#0 ap_done_reg = 1'b0;
end

top_kernel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            empty_fu_96 <= 24'd0;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            empty_fu_96 <= select_ln124_63_fu_1503_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((tmp_fu_338_p3 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_2_fu_100 <= add_ln121_fu_379_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_2_fu_100 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_load_reg_1638 <= A_1_q0;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        tmp_reg_1535 <= ap_sig_allocacmp_j[32'd6];
        zext_ln124_reg_1539[7 : 0] <= zext_ln124_fu_374_p1[7 : 0];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_10_ce0_local = 1'b1;
    end else begin
        A_10_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_11_ce0_local = 1'b1;
    end else begin
        A_11_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_12_ce0_local = 1'b1;
    end else begin
        A_12_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_13_ce0_local = 1'b1;
    end else begin
        A_13_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_14_ce0_local = 1'b1;
    end else begin
        A_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_15_ce0_local = 1'b1;
    end else begin
        A_15_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_16_ce0_local = 1'b1;
    end else begin
        A_16_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_1_ce0_local = 1'b1;
    end else begin
        A_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_2_ce0_local = 1'b1;
    end else begin
        A_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_3_ce0_local = 1'b1;
    end else begin
        A_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_4_ce0_local = 1'b1;
    end else begin
        A_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_5_ce0_local = 1'b1;
    end else begin
        A_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_6_ce0_local = 1'b1;
    end else begin
        A_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_7_ce0_local = 1'b1;
    end else begin
        A_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_8_ce0_local = 1'b1;
    end else begin
        A_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        A_9_ce0_local = 1'b1;
    end else begin
        A_9_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_fu_338_p3 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j = 7'd0;
    end else begin
        ap_sig_allocacmp_j = j_2_fu_100;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_reg_1535 == 1'd1))) begin
        p_out_ap_vld = 1'b1;
    end else begin
        p_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_10_address0 = zext_ln124_reg_1539;

assign A_10_ce0 = A_10_ce0_local;

assign A_11_address0 = zext_ln124_reg_1539;

assign A_11_ce0 = A_11_ce0_local;

assign A_12_address0 = zext_ln124_reg_1539;

assign A_12_ce0 = A_12_ce0_local;

assign A_13_address0 = zext_ln124_reg_1539;

assign A_13_ce0 = A_13_ce0_local;

assign A_14_address0 = zext_ln124_reg_1539;

assign A_14_ce0 = A_14_ce0_local;

assign A_15_address0 = zext_ln124_reg_1539;

assign A_15_ce0 = A_15_ce0_local;

assign A_16_address0 = zext_ln124_reg_1539;

assign A_16_ce0 = A_16_ce0_local;

assign A_1_address0 = zext_ln124_fu_374_p1;

assign A_1_ce0 = A_1_ce0_local;

assign A_2_address0 = zext_ln124_reg_1539;

assign A_2_ce0 = A_2_ce0_local;

assign A_3_address0 = zext_ln124_reg_1539;

assign A_3_ce0 = A_3_ce0_local;

assign A_4_address0 = zext_ln124_reg_1539;

assign A_4_ce0 = A_4_ce0_local;

assign A_5_address0 = zext_ln124_reg_1539;

assign A_5_ce0 = A_5_ce0_local;

assign A_6_address0 = zext_ln124_reg_1539;

assign A_6_ce0 = A_6_ce0_local;

assign A_7_address0 = zext_ln124_reg_1539;

assign A_7_ce0 = A_7_ce0_local;

assign A_8_address0 = zext_ln124_reg_1539;

assign A_8_ce0 = A_8_ce0_local;

assign A_9_address0 = zext_ln124_reg_1539;

assign A_9_ce0 = A_9_ce0_local;

assign add_ln121_fu_379_p2 = (ap_sig_allocacmp_j + 7'd16);

assign add_ln124_10_fu_749_p0 = A_6_q0;

assign add_ln124_10_fu_749_p2 = ($signed(add_ln124_10_fu_749_p0) + $signed(select_ln124_9_fu_733_p3));

assign add_ln124_11_fu_755_p2 = ($signed(sext_ln124_10_fu_741_p1) + $signed(sext_ln124_11_fu_745_p1));

assign add_ln124_12_fu_819_p0 = A_7_q0;

assign add_ln124_12_fu_819_p2 = ($signed(add_ln124_12_fu_819_p0) + $signed(select_ln124_11_fu_803_p3));

assign add_ln124_13_fu_825_p2 = ($signed(sext_ln124_12_fu_811_p1) + $signed(sext_ln124_13_fu_815_p1));

assign add_ln124_14_fu_889_p0 = A_8_q0;

assign add_ln124_14_fu_889_p2 = ($signed(add_ln124_14_fu_889_p0) + $signed(select_ln124_13_fu_873_p3));

assign add_ln124_15_fu_895_p2 = ($signed(sext_ln124_14_fu_881_p1) + $signed(sext_ln124_15_fu_885_p1));

assign add_ln124_16_fu_959_p0 = A_9_q0;

assign add_ln124_16_fu_959_p2 = ($signed(add_ln124_16_fu_959_p0) + $signed(select_ln124_15_fu_943_p3));

assign add_ln124_17_fu_965_p2 = ($signed(sext_ln124_16_fu_951_p1) + $signed(sext_ln124_17_fu_955_p1));

assign add_ln124_18_fu_1029_p0 = A_10_q0;

assign add_ln124_18_fu_1029_p2 = ($signed(add_ln124_18_fu_1029_p0) + $signed(select_ln124_17_fu_1013_p3));

assign add_ln124_19_fu_1035_p2 = ($signed(sext_ln124_18_fu_1021_p1) + $signed(sext_ln124_19_fu_1025_p1));

assign add_ln124_1_fu_405_p2 = ($signed(sext_ln124_1_fu_397_p1) + $signed(sext_ln124_fu_393_p1));

assign add_ln124_20_fu_1099_p0 = A_11_q0;

assign add_ln124_20_fu_1099_p2 = ($signed(add_ln124_20_fu_1099_p0) + $signed(select_ln124_19_fu_1083_p3));

assign add_ln124_21_fu_1105_p2 = ($signed(sext_ln124_20_fu_1091_p1) + $signed(sext_ln124_21_fu_1095_p1));

assign add_ln124_22_fu_1169_p0 = A_12_q0;

assign add_ln124_22_fu_1169_p2 = ($signed(add_ln124_22_fu_1169_p0) + $signed(select_ln124_21_fu_1153_p3));

assign add_ln124_23_fu_1175_p2 = ($signed(sext_ln124_22_fu_1161_p1) + $signed(sext_ln124_23_fu_1165_p1));

assign add_ln124_24_fu_1239_p0 = A_13_q0;

assign add_ln124_24_fu_1239_p2 = ($signed(add_ln124_24_fu_1239_p0) + $signed(select_ln124_23_fu_1223_p3));

assign add_ln124_25_fu_1245_p2 = ($signed(sext_ln124_24_fu_1231_p1) + $signed(sext_ln124_25_fu_1235_p1));

assign add_ln124_26_fu_1309_p0 = A_14_q0;

assign add_ln124_26_fu_1309_p2 = ($signed(add_ln124_26_fu_1309_p0) + $signed(select_ln124_25_fu_1293_p3));

assign add_ln124_27_fu_1315_p2 = ($signed(sext_ln124_26_fu_1301_p1) + $signed(sext_ln124_27_fu_1305_p1));

assign add_ln124_28_fu_1379_p0 = A_15_q0;

assign add_ln124_28_fu_1379_p2 = ($signed(add_ln124_28_fu_1379_p0) + $signed(select_ln124_27_fu_1363_p3));

assign add_ln124_29_fu_1385_p2 = ($signed(sext_ln124_28_fu_1371_p1) + $signed(sext_ln124_29_fu_1375_p1));

assign add_ln124_2_fu_469_p0 = A_2_q0;

assign add_ln124_2_fu_469_p2 = ($signed(add_ln124_2_fu_469_p0) + $signed(select_ln124_1_fu_453_p3));

assign add_ln124_30_fu_1449_p0 = A_16_q0;

assign add_ln124_30_fu_1449_p2 = ($signed(add_ln124_30_fu_1449_p0) + $signed(select_ln124_29_fu_1433_p3));

assign add_ln124_31_fu_1455_p2 = ($signed(sext_ln124_30_fu_1441_p1) + $signed(sext_ln124_31_fu_1445_p1));

assign add_ln124_3_fu_475_p2 = ($signed(sext_ln124_2_fu_461_p1) + $signed(sext_ln124_3_fu_465_p1));

assign add_ln124_4_fu_539_p0 = A_3_q0;

assign add_ln124_4_fu_539_p2 = ($signed(add_ln124_4_fu_539_p0) + $signed(select_ln124_3_fu_523_p3));

assign add_ln124_5_fu_545_p2 = ($signed(sext_ln124_4_fu_531_p1) + $signed(sext_ln124_5_fu_535_p1));

assign add_ln124_6_fu_609_p0 = A_4_q0;

assign add_ln124_6_fu_609_p2 = ($signed(add_ln124_6_fu_609_p0) + $signed(select_ln124_5_fu_593_p3));

assign add_ln124_7_fu_615_p2 = ($signed(sext_ln124_6_fu_601_p1) + $signed(sext_ln124_7_fu_605_p1));

assign add_ln124_8_fu_679_p0 = A_5_q0;

assign add_ln124_8_fu_679_p2 = ($signed(add_ln124_8_fu_679_p0) + $signed(select_ln124_7_fu_663_p3));

assign add_ln124_9_fu_685_p2 = ($signed(sext_ln124_8_fu_671_p1) + $signed(sext_ln124_9_fu_675_p1));

assign add_ln124_fu_400_p1 = empty_fu_96;

assign add_ln124_fu_400_p2 = ($signed(A_1_load_reg_1638) + $signed(add_ln124_fu_400_p1));

assign and_ln124_10_fu_1133_p2 = (xor_ln124_20_fu_1127_p2 & tmp_812_fu_1119_p3);

assign and_ln124_11_fu_1203_p2 = (xor_ln124_22_fu_1197_p2 & tmp_814_fu_1189_p3);

assign and_ln124_12_fu_1273_p2 = (xor_ln124_24_fu_1267_p2 & tmp_816_fu_1259_p3);

assign and_ln124_13_fu_1343_p2 = (xor_ln124_26_fu_1337_p2 & tmp_818_fu_1329_p3);

assign and_ln124_14_fu_1413_p2 = (xor_ln124_28_fu_1407_p2 & tmp_820_fu_1399_p3);

assign and_ln124_15_fu_1483_p2 = (xor_ln124_30_fu_1477_p2 & tmp_822_fu_1469_p3);

assign and_ln124_1_fu_503_p2 = (xor_ln124_2_fu_497_p2 & tmp_794_fu_489_p3);

assign and_ln124_2_fu_573_p2 = (xor_ln124_4_fu_567_p2 & tmp_796_fu_559_p3);

assign and_ln124_3_fu_643_p2 = (xor_ln124_6_fu_637_p2 & tmp_798_fu_629_p3);

assign and_ln124_4_fu_713_p2 = (xor_ln124_8_fu_707_p2 & tmp_800_fu_699_p3);

assign and_ln124_5_fu_783_p2 = (xor_ln124_10_fu_777_p2 & tmp_802_fu_769_p3);

assign and_ln124_6_fu_853_p2 = (xor_ln124_12_fu_847_p2 & tmp_804_fu_839_p3);

assign and_ln124_7_fu_923_p2 = (xor_ln124_14_fu_917_p2 & tmp_806_fu_909_p3);

assign and_ln124_8_fu_993_p2 = (xor_ln124_16_fu_987_p2 & tmp_808_fu_979_p3);

assign and_ln124_9_fu_1063_p2 = (xor_ln124_18_fu_1057_p2 & tmp_810_fu_1049_p3);

assign and_ln124_fu_433_p2 = (xor_ln124_fu_427_p2 & tmp_792_fu_419_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign lshr_ln3_fu_346_p4 = {{ap_sig_allocacmp_j[5:4]}};

assign p_out = empty_fu_96;

assign select_ln124_10_fu_795_p3 = ((and_ln124_5_fu_783_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_11_fu_803_p3 = ((xor_ln124_11_fu_789_p2[0:0] == 1'b1) ? select_ln124_10_fu_795_p3 : add_ln124_10_fu_749_p2);

assign select_ln124_12_fu_865_p3 = ((and_ln124_6_fu_853_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_13_fu_873_p3 = ((xor_ln124_13_fu_859_p2[0:0] == 1'b1) ? select_ln124_12_fu_865_p3 : add_ln124_12_fu_819_p2);

assign select_ln124_14_fu_935_p3 = ((and_ln124_7_fu_923_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_15_fu_943_p3 = ((xor_ln124_15_fu_929_p2[0:0] == 1'b1) ? select_ln124_14_fu_935_p3 : add_ln124_14_fu_889_p2);

assign select_ln124_16_fu_1005_p3 = ((and_ln124_8_fu_993_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_17_fu_1013_p3 = ((xor_ln124_17_fu_999_p2[0:0] == 1'b1) ? select_ln124_16_fu_1005_p3 : add_ln124_16_fu_959_p2);

assign select_ln124_18_fu_1075_p3 = ((and_ln124_9_fu_1063_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_19_fu_1083_p3 = ((xor_ln124_19_fu_1069_p2[0:0] == 1'b1) ? select_ln124_18_fu_1075_p3 : add_ln124_18_fu_1029_p2);

assign select_ln124_1_fu_453_p3 = ((xor_ln124_1_fu_439_p2[0:0] == 1'b1) ? select_ln124_fu_445_p3 : add_ln124_fu_400_p2);

assign select_ln124_20_fu_1145_p3 = ((and_ln124_10_fu_1133_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_21_fu_1153_p3 = ((xor_ln124_21_fu_1139_p2[0:0] == 1'b1) ? select_ln124_20_fu_1145_p3 : add_ln124_20_fu_1099_p2);

assign select_ln124_22_fu_1215_p3 = ((and_ln124_11_fu_1203_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_23_fu_1223_p3 = ((xor_ln124_23_fu_1209_p2[0:0] == 1'b1) ? select_ln124_22_fu_1215_p3 : add_ln124_22_fu_1169_p2);

assign select_ln124_24_fu_1285_p3 = ((and_ln124_12_fu_1273_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_25_fu_1293_p3 = ((xor_ln124_25_fu_1279_p2[0:0] == 1'b1) ? select_ln124_24_fu_1285_p3 : add_ln124_24_fu_1239_p2);

assign select_ln124_26_fu_1355_p3 = ((and_ln124_13_fu_1343_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_27_fu_1363_p3 = ((xor_ln124_27_fu_1349_p2[0:0] == 1'b1) ? select_ln124_26_fu_1355_p3 : add_ln124_26_fu_1309_p2);

assign select_ln124_28_fu_1425_p3 = ((and_ln124_14_fu_1413_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_29_fu_1433_p3 = ((xor_ln124_29_fu_1419_p2[0:0] == 1'b1) ? select_ln124_28_fu_1425_p3 : add_ln124_28_fu_1379_p2);

assign select_ln124_2_fu_515_p3 = ((and_ln124_1_fu_503_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_30_fu_1495_p3 = ((and_ln124_15_fu_1483_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_3_fu_523_p3 = ((xor_ln124_3_fu_509_p2[0:0] == 1'b1) ? select_ln124_2_fu_515_p3 : add_ln124_2_fu_469_p2);

assign select_ln124_4_fu_585_p3 = ((and_ln124_2_fu_573_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_5_fu_593_p3 = ((xor_ln124_5_fu_579_p2[0:0] == 1'b1) ? select_ln124_4_fu_585_p3 : add_ln124_4_fu_539_p2);

assign select_ln124_63_fu_1503_p3 = ((xor_ln124_31_fu_1489_p2[0:0] == 1'b1) ? select_ln124_30_fu_1495_p3 : add_ln124_30_fu_1449_p2);

assign select_ln124_6_fu_655_p3 = ((and_ln124_3_fu_643_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_7_fu_663_p3 = ((xor_ln124_7_fu_649_p2[0:0] == 1'b1) ? select_ln124_6_fu_655_p3 : add_ln124_6_fu_609_p2);

assign select_ln124_8_fu_725_p3 = ((and_ln124_4_fu_713_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign select_ln124_9_fu_733_p3 = ((xor_ln124_9_fu_719_p2[0:0] == 1'b1) ? select_ln124_8_fu_725_p3 : add_ln124_8_fu_679_p2);

assign select_ln124_fu_445_p3 = ((and_ln124_fu_433_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln124_10_fu_741_p1 = select_ln124_9_fu_733_p3;

assign sext_ln124_11_fu_745_p0 = A_6_q0;

assign sext_ln124_11_fu_745_p1 = sext_ln124_11_fu_745_p0;

assign sext_ln124_12_fu_811_p1 = select_ln124_11_fu_803_p3;

assign sext_ln124_13_fu_815_p0 = A_7_q0;

assign sext_ln124_13_fu_815_p1 = sext_ln124_13_fu_815_p0;

assign sext_ln124_14_fu_881_p1 = select_ln124_13_fu_873_p3;

assign sext_ln124_15_fu_885_p0 = A_8_q0;

assign sext_ln124_15_fu_885_p1 = sext_ln124_15_fu_885_p0;

assign sext_ln124_16_fu_951_p1 = select_ln124_15_fu_943_p3;

assign sext_ln124_17_fu_955_p0 = A_9_q0;

assign sext_ln124_17_fu_955_p1 = sext_ln124_17_fu_955_p0;

assign sext_ln124_18_fu_1021_p1 = select_ln124_17_fu_1013_p3;

assign sext_ln124_19_fu_1025_p0 = A_10_q0;

assign sext_ln124_19_fu_1025_p1 = sext_ln124_19_fu_1025_p0;

assign sext_ln124_1_fu_397_p1 = A_1_load_reg_1638;

assign sext_ln124_20_fu_1091_p1 = select_ln124_19_fu_1083_p3;

assign sext_ln124_21_fu_1095_p0 = A_11_q0;

assign sext_ln124_21_fu_1095_p1 = sext_ln124_21_fu_1095_p0;

assign sext_ln124_22_fu_1161_p1 = select_ln124_21_fu_1153_p3;

assign sext_ln124_23_fu_1165_p0 = A_12_q0;

assign sext_ln124_23_fu_1165_p1 = sext_ln124_23_fu_1165_p0;

assign sext_ln124_24_fu_1231_p1 = select_ln124_23_fu_1223_p3;

assign sext_ln124_25_fu_1235_p0 = A_13_q0;

assign sext_ln124_25_fu_1235_p1 = sext_ln124_25_fu_1235_p0;

assign sext_ln124_26_fu_1301_p1 = select_ln124_25_fu_1293_p3;

assign sext_ln124_27_fu_1305_p0 = A_14_q0;

assign sext_ln124_27_fu_1305_p1 = sext_ln124_27_fu_1305_p0;

assign sext_ln124_28_fu_1371_p1 = select_ln124_27_fu_1363_p3;

assign sext_ln124_29_fu_1375_p0 = A_15_q0;

assign sext_ln124_29_fu_1375_p1 = sext_ln124_29_fu_1375_p0;

assign sext_ln124_2_fu_461_p1 = select_ln124_1_fu_453_p3;

assign sext_ln124_30_fu_1441_p1 = select_ln124_29_fu_1433_p3;

assign sext_ln124_31_fu_1445_p0 = A_16_q0;

assign sext_ln124_31_fu_1445_p1 = sext_ln124_31_fu_1445_p0;

assign sext_ln124_3_fu_465_p0 = A_2_q0;

assign sext_ln124_3_fu_465_p1 = sext_ln124_3_fu_465_p0;

assign sext_ln124_4_fu_531_p1 = select_ln124_3_fu_523_p3;

assign sext_ln124_5_fu_535_p0 = A_3_q0;

assign sext_ln124_5_fu_535_p1 = sext_ln124_5_fu_535_p0;

assign sext_ln124_6_fu_601_p1 = select_ln124_5_fu_593_p3;

assign sext_ln124_7_fu_605_p0 = A_4_q0;

assign sext_ln124_7_fu_605_p1 = sext_ln124_7_fu_605_p0;

assign sext_ln124_8_fu_671_p1 = select_ln124_7_fu_663_p3;

assign sext_ln124_9_fu_675_p0 = A_5_q0;

assign sext_ln124_9_fu_675_p1 = sext_ln124_9_fu_675_p0;

assign sext_ln124_fu_393_p0 = empty_fu_96;

assign sext_ln124_fu_393_p1 = sext_ln124_fu_393_p0;

assign tmp_361_fu_366_p3 = {{tmp_790_fu_356_p4}, {lshr_ln3_fu_346_p4}};

assign tmp_790_fu_356_p4 = {{i_1[7:2]}};

assign tmp_791_fu_411_p3 = add_ln124_1_fu_405_p2[32'd24];

assign tmp_792_fu_419_p3 = add_ln124_fu_400_p2[32'd23];

assign tmp_793_fu_481_p3 = add_ln124_3_fu_475_p2[32'd24];

assign tmp_794_fu_489_p3 = add_ln124_2_fu_469_p2[32'd23];

assign tmp_795_fu_551_p3 = add_ln124_5_fu_545_p2[32'd24];

assign tmp_796_fu_559_p3 = add_ln124_4_fu_539_p2[32'd23];

assign tmp_797_fu_621_p3 = add_ln124_7_fu_615_p2[32'd24];

assign tmp_798_fu_629_p3 = add_ln124_6_fu_609_p2[32'd23];

assign tmp_799_fu_691_p3 = add_ln124_9_fu_685_p2[32'd24];

assign tmp_800_fu_699_p3 = add_ln124_8_fu_679_p2[32'd23];

assign tmp_801_fu_761_p3 = add_ln124_11_fu_755_p2[32'd24];

assign tmp_802_fu_769_p3 = add_ln124_10_fu_749_p2[32'd23];

assign tmp_803_fu_831_p3 = add_ln124_13_fu_825_p2[32'd24];

assign tmp_804_fu_839_p3 = add_ln124_12_fu_819_p2[32'd23];

assign tmp_805_fu_901_p3 = add_ln124_15_fu_895_p2[32'd24];

assign tmp_806_fu_909_p3 = add_ln124_14_fu_889_p2[32'd23];

assign tmp_807_fu_971_p3 = add_ln124_17_fu_965_p2[32'd24];

assign tmp_808_fu_979_p3 = add_ln124_16_fu_959_p2[32'd23];

assign tmp_809_fu_1041_p3 = add_ln124_19_fu_1035_p2[32'd24];

assign tmp_810_fu_1049_p3 = add_ln124_18_fu_1029_p2[32'd23];

assign tmp_811_fu_1111_p3 = add_ln124_21_fu_1105_p2[32'd24];

assign tmp_812_fu_1119_p3 = add_ln124_20_fu_1099_p2[32'd23];

assign tmp_813_fu_1181_p3 = add_ln124_23_fu_1175_p2[32'd24];

assign tmp_814_fu_1189_p3 = add_ln124_22_fu_1169_p2[32'd23];

assign tmp_815_fu_1251_p3 = add_ln124_25_fu_1245_p2[32'd24];

assign tmp_816_fu_1259_p3 = add_ln124_24_fu_1239_p2[32'd23];

assign tmp_817_fu_1321_p3 = add_ln124_27_fu_1315_p2[32'd24];

assign tmp_818_fu_1329_p3 = add_ln124_26_fu_1309_p2[32'd23];

assign tmp_819_fu_1391_p3 = add_ln124_29_fu_1385_p2[32'd24];

assign tmp_820_fu_1399_p3 = add_ln124_28_fu_1379_p2[32'd23];

assign tmp_821_fu_1461_p3 = add_ln124_31_fu_1455_p2[32'd24];

assign tmp_822_fu_1469_p3 = add_ln124_30_fu_1449_p2[32'd23];

assign tmp_fu_338_p3 = ap_sig_allocacmp_j[32'd6];

assign xor_ln124_10_fu_777_p2 = (tmp_801_fu_761_p3 ^ 1'd1);

assign xor_ln124_11_fu_789_p2 = (tmp_802_fu_769_p3 ^ tmp_801_fu_761_p3);

assign xor_ln124_12_fu_847_p2 = (tmp_803_fu_831_p3 ^ 1'd1);

assign xor_ln124_13_fu_859_p2 = (tmp_804_fu_839_p3 ^ tmp_803_fu_831_p3);

assign xor_ln124_14_fu_917_p2 = (tmp_805_fu_901_p3 ^ 1'd1);

assign xor_ln124_15_fu_929_p2 = (tmp_806_fu_909_p3 ^ tmp_805_fu_901_p3);

assign xor_ln124_16_fu_987_p2 = (tmp_807_fu_971_p3 ^ 1'd1);

assign xor_ln124_17_fu_999_p2 = (tmp_808_fu_979_p3 ^ tmp_807_fu_971_p3);

assign xor_ln124_18_fu_1057_p2 = (tmp_809_fu_1041_p3 ^ 1'd1);

assign xor_ln124_19_fu_1069_p2 = (tmp_810_fu_1049_p3 ^ tmp_809_fu_1041_p3);

assign xor_ln124_1_fu_439_p2 = (tmp_792_fu_419_p3 ^ tmp_791_fu_411_p3);

assign xor_ln124_20_fu_1127_p2 = (tmp_811_fu_1111_p3 ^ 1'd1);

assign xor_ln124_21_fu_1139_p2 = (tmp_812_fu_1119_p3 ^ tmp_811_fu_1111_p3);

assign xor_ln124_22_fu_1197_p2 = (tmp_813_fu_1181_p3 ^ 1'd1);

assign xor_ln124_23_fu_1209_p2 = (tmp_814_fu_1189_p3 ^ tmp_813_fu_1181_p3);

assign xor_ln124_24_fu_1267_p2 = (tmp_815_fu_1251_p3 ^ 1'd1);

assign xor_ln124_25_fu_1279_p2 = (tmp_816_fu_1259_p3 ^ tmp_815_fu_1251_p3);

assign xor_ln124_26_fu_1337_p2 = (tmp_817_fu_1321_p3 ^ 1'd1);

assign xor_ln124_27_fu_1349_p2 = (tmp_818_fu_1329_p3 ^ tmp_817_fu_1321_p3);

assign xor_ln124_28_fu_1407_p2 = (tmp_819_fu_1391_p3 ^ 1'd1);

assign xor_ln124_29_fu_1419_p2 = (tmp_820_fu_1399_p3 ^ tmp_819_fu_1391_p3);

assign xor_ln124_2_fu_497_p2 = (tmp_793_fu_481_p3 ^ 1'd1);

assign xor_ln124_30_fu_1477_p2 = (tmp_821_fu_1461_p3 ^ 1'd1);

assign xor_ln124_31_fu_1489_p2 = (tmp_822_fu_1469_p3 ^ tmp_821_fu_1461_p3);

assign xor_ln124_3_fu_509_p2 = (tmp_794_fu_489_p3 ^ tmp_793_fu_481_p3);

assign xor_ln124_4_fu_567_p2 = (tmp_795_fu_551_p3 ^ 1'd1);

assign xor_ln124_5_fu_579_p2 = (tmp_796_fu_559_p3 ^ tmp_795_fu_551_p3);

assign xor_ln124_6_fu_637_p2 = (tmp_797_fu_621_p3 ^ 1'd1);

assign xor_ln124_7_fu_649_p2 = (tmp_798_fu_629_p3 ^ tmp_797_fu_621_p3);

assign xor_ln124_8_fu_707_p2 = (tmp_799_fu_691_p3 ^ 1'd1);

assign xor_ln124_9_fu_719_p2 = (tmp_800_fu_699_p3 ^ tmp_799_fu_691_p3);

assign xor_ln124_fu_427_p2 = (tmp_791_fu_411_p3 ^ 1'd1);

assign zext_ln124_fu_374_p1 = tmp_361_fu_366_p3;

always @ (posedge ap_clk) begin
    zext_ln124_reg_1539[63:8] <= 56'b00000000000000000000000000000000000000000000000000000000;
end

endmodule //top_kernel_top_kernel_Pipeline_VITIS_LOOP_121_5
