#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: heat3dla_8_16_opt_compute_units.h
#include "heat3dla_8_16_opt_compute_units.h"

struct h3_0_h3_0_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-96, 224], [-7, 133], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 7
  // 0, 23, 3125, 3146, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 20> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 21> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 3101> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3145() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3146() {
		return f6;
	}

	inline hw_uint<32>  peek_3147() {
		return f8;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f10;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-95, 209], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-86, 218], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-85, 219], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-84, 220], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-83, 221], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-82, 222], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-97, 223], [-6, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 7
  // 0, 23, 3125, 3147, 3148, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 20> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 3101> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3148() {
		return f8;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f10;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-94, 210], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-93, 211], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-92, 212], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-91, 213], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-90, 214], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-89, 215], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-88, 216], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_h3_0_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-87, 217], [-7, 134], [-6, 37]}
	// Capacity: 6272
	// # of read delays: 6
  // 0, 23, 3125, 3147, 3169, 6271
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 22> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3101> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 21> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 21> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3101> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_22() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_23() {
		return f2;
	}

	inline hw_uint<32>  peek_3124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3125() {
		return f4;
	}

	inline hw_uint<32>  peek_3146() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3147() {
		return f6;
	}

	inline hw_uint<32>  peek_3168() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3169() {
		return f8;
	}

	inline hw_uint<32>  peek_6270() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6271() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 21
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 21 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3101
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3101 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_0_cache {
  // # of banks: 16
  h3_0_h3_0_update_0_write0_merged_banks_7_cache h3_0_h3_0_update_0_write0_merged_banks_7;
  h3_0_h3_0_update_0_write1_merged_banks_7_cache h3_0_h3_0_update_0_write1_merged_banks_7;
  h3_0_h3_0_update_0_write10_merged_banks_7_cache h3_0_h3_0_update_0_write10_merged_banks_7;
  h3_0_h3_0_update_0_write11_merged_banks_7_cache h3_0_h3_0_update_0_write11_merged_banks_7;
  h3_0_h3_0_update_0_write12_merged_banks_7_cache h3_0_h3_0_update_0_write12_merged_banks_7;
  h3_0_h3_0_update_0_write13_merged_banks_7_cache h3_0_h3_0_update_0_write13_merged_banks_7;
  h3_0_h3_0_update_0_write14_merged_banks_7_cache h3_0_h3_0_update_0_write14_merged_banks_7;
  h3_0_h3_0_update_0_write15_merged_banks_7_cache h3_0_h3_0_update_0_write15_merged_banks_7;
  h3_0_h3_0_update_0_write2_merged_banks_7_cache h3_0_h3_0_update_0_write2_merged_banks_7;
  h3_0_h3_0_update_0_write3_merged_banks_7_cache h3_0_h3_0_update_0_write3_merged_banks_7;
  h3_0_h3_0_update_0_write4_merged_banks_7_cache h3_0_h3_0_update_0_write4_merged_banks_7;
  h3_0_h3_0_update_0_write5_merged_banks_7_cache h3_0_h3_0_update_0_write5_merged_banks_7;
  h3_0_h3_0_update_0_write6_merged_banks_7_cache h3_0_h3_0_update_0_write6_merged_banks_7;
  h3_0_h3_0_update_0_write7_merged_banks_7_cache h3_0_h3_0_update_0_write7_merged_banks_7;
  h3_0_h3_0_update_0_write8_merged_banks_7_cache h3_0_h3_0_update_0_write8_merged_banks_7;
  h3_0_h3_0_update_0_write9_merged_banks_7_cache h3_0_h3_0_update_0_write9_merged_banks_7;
};



inline void h3_0_h3_0_update_0_write0_write(hw_uint<32> & h3_0_h3_0_update_0_write0, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.push(h3_0_h3_0_update_0_write0);
}

inline void h3_0_h3_0_update_0_write1_write(hw_uint<32> & h3_0_h3_0_update_0_write1, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.push(h3_0_h3_0_update_0_write1);
}

inline void h3_0_h3_0_update_0_write10_write(hw_uint<32> & h3_0_h3_0_update_0_write10, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.push(h3_0_h3_0_update_0_write10);
}

inline void h3_0_h3_0_update_0_write11_write(hw_uint<32> & h3_0_h3_0_update_0_write11, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.push(h3_0_h3_0_update_0_write11);
}

inline void h3_0_h3_0_update_0_write12_write(hw_uint<32> & h3_0_h3_0_update_0_write12, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.push(h3_0_h3_0_update_0_write12);
}

inline void h3_0_h3_0_update_0_write13_write(hw_uint<32> & h3_0_h3_0_update_0_write13, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.push(h3_0_h3_0_update_0_write13);
}

inline void h3_0_h3_0_update_0_write14_write(hw_uint<32> & h3_0_h3_0_update_0_write14, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.push(h3_0_h3_0_update_0_write14);
}

inline void h3_0_h3_0_update_0_write15_write(hw_uint<32> & h3_0_h3_0_update_0_write15, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.push(h3_0_h3_0_update_0_write15);
}

inline void h3_0_h3_0_update_0_write2_write(hw_uint<32> & h3_0_h3_0_update_0_write2, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.push(h3_0_h3_0_update_0_write2);
}

inline void h3_0_h3_0_update_0_write3_write(hw_uint<32> & h3_0_h3_0_update_0_write3, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.push(h3_0_h3_0_update_0_write3);
}

inline void h3_0_h3_0_update_0_write4_write(hw_uint<32> & h3_0_h3_0_update_0_write4, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.push(h3_0_h3_0_update_0_write4);
}

inline void h3_0_h3_0_update_0_write5_write(hw_uint<32> & h3_0_h3_0_update_0_write5, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.push(h3_0_h3_0_update_0_write5);
}

inline void h3_0_h3_0_update_0_write6_write(hw_uint<32> & h3_0_h3_0_update_0_write6, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.push(h3_0_h3_0_update_0_write6);
}

inline void h3_0_h3_0_update_0_write7_write(hw_uint<32> & h3_0_h3_0_update_0_write7, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.push(h3_0_h3_0_update_0_write7);
}

inline void h3_0_h3_0_update_0_write8_write(hw_uint<32> & h3_0_h3_0_update_0_write8, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.push(h3_0_h3_0_update_0_write8);
}

inline void h3_0_h3_0_update_0_write9_write(hw_uint<32> & h3_0_h3_0_update_0_write9, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.push(h3_0_h3_0_update_0_write9);
}

inline hw_uint<32>  h3_1_rd0_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd0 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[-1 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_3148();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd1_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd1 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd10_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd10 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd100_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd100 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd101_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd101 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd102_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd102 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd103_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd103 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd104_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd104 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd105_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd105 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd106_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd106 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd107_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd107 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd108_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd108 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd109_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd109 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd11_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd11 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd110_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd110 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[15 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write15 = h3_0.h3_0_h3_0_update_0_write15_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_1_rd111_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd111 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_3146();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd12_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd12 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd13_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd13 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd14_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd14 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd15_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd15 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd16_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd16 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd17_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd17 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd18_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd18 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd19_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd19 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd2_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd2 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd20_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd20 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd21_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd21 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[2 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write2 = h3_0.h3_0_h3_0_update_0_write2_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_1_rd22_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd22 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd23_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd23 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd24_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd24 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd25_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd25 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd26_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd26 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd27_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd27 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd28_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd28 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[3 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write3 = h3_0.h3_0_h3_0_update_0_write3_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_1_rd29_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd29 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd3_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd3 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd30_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd30 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd31_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd31 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd32_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd32 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd33_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd33 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd34_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd34 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd35_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd35 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[4 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write4 = h3_0.h3_0_h3_0_update_0_write4_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_1_rd36_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd36 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd37_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd37 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd38_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd38 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd39_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd39 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd4_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd4 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd40_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd40 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd41_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd41 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd42_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd42 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[5 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write5 = h3_0.h3_0_h3_0_update_0_write5_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_1_rd43_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd43 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd44_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd44 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd45_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd45 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd46_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd46 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd47_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd47 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd48_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd48 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd49_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd49 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[6 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write6 = h3_0.h3_0_h3_0_update_0_write6_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_1_rd5_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd5 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd50_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd50 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd51_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd51 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd52_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd52 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd53_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd53 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd54_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd54 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd55_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd55 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd56_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd56 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[7 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write7 = h3_0.h3_0_h3_0_update_0_write7_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_1_rd57_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd57 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd58_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd58 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd59_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd59 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd6_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd6 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd60_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd60 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd61_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd61 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd62_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd62 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd63_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd63 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[8 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write8 = h3_0.h3_0_h3_0_update_0_write8_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_1_rd64_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd64 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd65_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd65 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd66_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd66 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd67_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd67 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd68_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd68 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd69_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd69 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd7_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd7 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write0 = h3_0.h3_0_h3_0_update_0_write0_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_1_rd70_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd70 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[9 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write9 = h3_0.h3_0_h3_0_update_0_write9_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_1_rd71_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd71 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd72_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd72 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd73_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd73 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd74_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd74 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd75_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd75 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd76_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd76 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd77_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd77 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[10 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write10 = h3_0.h3_0_h3_0_update_0_write10_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_1_rd78_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd78 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd79_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd79 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd8_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd8 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd80_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd80 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd81_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd81 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd82_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd82 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd83_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd83 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd84_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd84 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[11 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write11 = h3_0.h3_0_h3_0_update_0_write11_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_1_rd85_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd85 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd86_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd86 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd87_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd87 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd88_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd88 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd89_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd89 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd9_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd9 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[1 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write1 = h3_0.h3_0_h3_0_update_0_write1_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_1_rd90_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd90 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd91_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd91 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[12 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write12 = h3_0.h3_0_h3_0_update_0_write12_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_1_rd92_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd92 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd93_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd93 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, -1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_6271();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd94_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd94 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd95_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd95 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, 1 + d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_23();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd96_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd96 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, 1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_3125();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd97_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd97 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_1_rd98_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd98 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[13 + 16d0, d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write13 = h3_0.h3_0_h3_0_update_0_write13_merged_banks_7.peek_3147();
  return value_h3_0_h3_0_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_1_rd99_select(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_1_rd99 read pattern: { h3_1_update_0[d0, d1, d2] -> h3_0[14 + 16d0, -1 + d1, d2] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Read schedule : { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  // Write schedule: { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  auto value_h3_0_h3_0_update_0_write14 = h3_0.h3_0_h3_0_update_0_write14_merged_banks_7.peek_3169();
  return value_h3_0_h3_0_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_write
//	h3_0_h3_0_update_0_write0
//	h3_0_h3_0_update_0_write1
//	h3_0_h3_0_update_0_write2
//	h3_0_h3_0_update_0_write3
//	h3_0_h3_0_update_0_write4
//	h3_0_h3_0_update_0_write5
//	h3_0_h3_0_update_0_write6
//	h3_0_h3_0_update_0_write7
//	h3_0_h3_0_update_0_write8
//	h3_0_h3_0_update_0_write9
//	h3_0_h3_0_update_0_write10
//	h3_0_h3_0_update_0_write11
//	h3_0_h3_0_update_0_write12
//	h3_0_h3_0_update_0_write13
//	h3_0_h3_0_update_0_write14
//	h3_0_h3_0_update_0_write15
inline void h3_0_h3_0_update_0_write_bundle_write(hw_uint<512>& h3_0_update_0_write, h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_0_h3_0_update_0_write0_res = h3_0_update_0_write.extract<0, 31>();
	h3_0_h3_0_update_0_write0_write(h3_0_h3_0_update_0_write0_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write1_res = h3_0_update_0_write.extract<32, 63>();
	h3_0_h3_0_update_0_write1_write(h3_0_h3_0_update_0_write1_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write2_res = h3_0_update_0_write.extract<64, 95>();
	h3_0_h3_0_update_0_write2_write(h3_0_h3_0_update_0_write2_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write3_res = h3_0_update_0_write.extract<96, 127>();
	h3_0_h3_0_update_0_write3_write(h3_0_h3_0_update_0_write3_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write4_res = h3_0_update_0_write.extract<128, 159>();
	h3_0_h3_0_update_0_write4_write(h3_0_h3_0_update_0_write4_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write5_res = h3_0_update_0_write.extract<160, 191>();
	h3_0_h3_0_update_0_write5_write(h3_0_h3_0_update_0_write5_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write6_res = h3_0_update_0_write.extract<192, 223>();
	h3_0_h3_0_update_0_write6_write(h3_0_h3_0_update_0_write6_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write7_res = h3_0_update_0_write.extract<224, 255>();
	h3_0_h3_0_update_0_write7_write(h3_0_h3_0_update_0_write7_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write8_res = h3_0_update_0_write.extract<256, 287>();
	h3_0_h3_0_update_0_write8_write(h3_0_h3_0_update_0_write8_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write9_res = h3_0_update_0_write.extract<288, 319>();
	h3_0_h3_0_update_0_write9_write(h3_0_h3_0_update_0_write9_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write10_res = h3_0_update_0_write.extract<320, 351>();
	h3_0_h3_0_update_0_write10_write(h3_0_h3_0_update_0_write10_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write11_res = h3_0_update_0_write.extract<352, 383>();
	h3_0_h3_0_update_0_write11_write(h3_0_h3_0_update_0_write11_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write12_res = h3_0_update_0_write.extract<384, 415>();
	h3_0_h3_0_update_0_write12_write(h3_0_h3_0_update_0_write12_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write13_res = h3_0_update_0_write.extract<416, 447>();
	h3_0_h3_0_update_0_write13_write(h3_0_h3_0_update_0_write13_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write14_res = h3_0_update_0_write.extract<448, 479>();
	h3_0_h3_0_update_0_write14_write(h3_0_h3_0_update_0_write14_res, h3_0, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_0_h3_0_update_0_write15_res = h3_0_update_0_write.extract<480, 511>();
	h3_0_h3_0_update_0_write15_write(h3_0_h3_0_update_0_write15_res, h3_0, d0, d1, d2, dynamic_address);
}

// h3_1_update_0_read
//	h3_1_rd0
//	h3_1_rd1
//	h3_1_rd2
//	h3_1_rd3
//	h3_1_rd4
//	h3_1_rd5
//	h3_1_rd6
//	h3_1_rd7
//	h3_1_rd8
//	h3_1_rd9
//	h3_1_rd10
//	h3_1_rd11
//	h3_1_rd12
//	h3_1_rd13
//	h3_1_rd14
//	h3_1_rd15
//	h3_1_rd16
//	h3_1_rd17
//	h3_1_rd18
//	h3_1_rd19
//	h3_1_rd20
//	h3_1_rd21
//	h3_1_rd22
//	h3_1_rd23
//	h3_1_rd24
//	h3_1_rd25
//	h3_1_rd26
//	h3_1_rd27
//	h3_1_rd28
//	h3_1_rd29
//	h3_1_rd30
//	h3_1_rd31
//	h3_1_rd32
//	h3_1_rd33
//	h3_1_rd34
//	h3_1_rd35
//	h3_1_rd36
//	h3_1_rd37
//	h3_1_rd38
//	h3_1_rd39
//	h3_1_rd40
//	h3_1_rd41
//	h3_1_rd42
//	h3_1_rd43
//	h3_1_rd44
//	h3_1_rd45
//	h3_1_rd46
//	h3_1_rd47
//	h3_1_rd48
//	h3_1_rd49
//	h3_1_rd50
//	h3_1_rd51
//	h3_1_rd52
//	h3_1_rd53
//	h3_1_rd54
//	h3_1_rd55
//	h3_1_rd56
//	h3_1_rd57
//	h3_1_rd58
//	h3_1_rd59
//	h3_1_rd60
//	h3_1_rd61
//	h3_1_rd62
//	h3_1_rd63
//	h3_1_rd64
//	h3_1_rd65
//	h3_1_rd66
//	h3_1_rd67
//	h3_1_rd68
//	h3_1_rd69
//	h3_1_rd70
//	h3_1_rd71
//	h3_1_rd72
//	h3_1_rd73
//	h3_1_rd74
//	h3_1_rd75
//	h3_1_rd76
//	h3_1_rd77
//	h3_1_rd78
//	h3_1_rd79
//	h3_1_rd80
//	h3_1_rd81
//	h3_1_rd82
//	h3_1_rd83
//	h3_1_rd84
//	h3_1_rd85
//	h3_1_rd86
//	h3_1_rd87
//	h3_1_rd88
//	h3_1_rd89
//	h3_1_rd90
//	h3_1_rd91
//	h3_1_rd92
//	h3_1_rd93
//	h3_1_rd94
//	h3_1_rd95
//	h3_1_rd96
//	h3_1_rd97
//	h3_1_rd98
//	h3_1_rd99
//	h3_1_rd100
//	h3_1_rd101
//	h3_1_rd102
//	h3_1_rd103
//	h3_1_rd104
//	h3_1_rd105
//	h3_1_rd106
//	h3_1_rd107
//	h3_1_rd108
//	h3_1_rd109
//	h3_1_rd110
//	h3_1_rd111
inline hw_uint<3584> h3_0_h3_1_update_0_read_bundle_read(h3_0_cache& h3_0, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_1_rd0
    // h3_1_rd1
    // h3_1_rd2
    // h3_1_rd3
    // h3_1_rd4
    // h3_1_rd5
    // h3_1_rd6
    // h3_1_rd7
    // h3_1_rd8
    // h3_1_rd9
    // h3_1_rd10
    // h3_1_rd11
    // h3_1_rd12
    // h3_1_rd13
    // h3_1_rd14
    // h3_1_rd15
    // h3_1_rd16
    // h3_1_rd17
    // h3_1_rd18
    // h3_1_rd19
    // h3_1_rd20
    // h3_1_rd21
    // h3_1_rd22
    // h3_1_rd23
    // h3_1_rd24
    // h3_1_rd25
    // h3_1_rd26
    // h3_1_rd27
    // h3_1_rd28
    // h3_1_rd29
    // h3_1_rd30
    // h3_1_rd31
    // h3_1_rd32
    // h3_1_rd33
    // h3_1_rd34
    // h3_1_rd35
    // h3_1_rd36
    // h3_1_rd37
    // h3_1_rd38
    // h3_1_rd39
    // h3_1_rd40
    // h3_1_rd41
    // h3_1_rd42
    // h3_1_rd43
    // h3_1_rd44
    // h3_1_rd45
    // h3_1_rd46
    // h3_1_rd47
    // h3_1_rd48
    // h3_1_rd49
    // h3_1_rd50
    // h3_1_rd51
    // h3_1_rd52
    // h3_1_rd53
    // h3_1_rd54
    // h3_1_rd55
    // h3_1_rd56
    // h3_1_rd57
    // h3_1_rd58
    // h3_1_rd59
    // h3_1_rd60
    // h3_1_rd61
    // h3_1_rd62
    // h3_1_rd63
    // h3_1_rd64
    // h3_1_rd65
    // h3_1_rd66
    // h3_1_rd67
    // h3_1_rd68
    // h3_1_rd69
    // h3_1_rd70
    // h3_1_rd71
    // h3_1_rd72
    // h3_1_rd73
    // h3_1_rd74
    // h3_1_rd75
    // h3_1_rd76
    // h3_1_rd77
    // h3_1_rd78
    // h3_1_rd79
    // h3_1_rd80
    // h3_1_rd81
    // h3_1_rd82
    // h3_1_rd83
    // h3_1_rd84
    // h3_1_rd85
    // h3_1_rd86
    // h3_1_rd87
    // h3_1_rd88
    // h3_1_rd89
    // h3_1_rd90
    // h3_1_rd91
    // h3_1_rd92
    // h3_1_rd93
    // h3_1_rd94
    // h3_1_rd95
    // h3_1_rd96
    // h3_1_rd97
    // h3_1_rd98
    // h3_1_rd99
    // h3_1_rd100
    // h3_1_rd101
    // h3_1_rd102
    // h3_1_rd103
    // h3_1_rd104
    // h3_1_rd105
    // h3_1_rd106
    // h3_1_rd107
    // h3_1_rd108
    // h3_1_rd109
    // h3_1_rd110
    // h3_1_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_1_rd0_res = h3_1_rd0_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_1_rd0_res);
	hw_uint<32>  h3_1_rd1_res = h3_1_rd1_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_1_rd1_res);
	hw_uint<32>  h3_1_rd2_res = h3_1_rd2_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_1_rd2_res);
	hw_uint<32>  h3_1_rd3_res = h3_1_rd3_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_1_rd3_res);
	hw_uint<32>  h3_1_rd4_res = h3_1_rd4_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_1_rd4_res);
	hw_uint<32>  h3_1_rd5_res = h3_1_rd5_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_1_rd5_res);
	hw_uint<32>  h3_1_rd6_res = h3_1_rd6_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_1_rd6_res);
	hw_uint<32>  h3_1_rd7_res = h3_1_rd7_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_1_rd7_res);
	hw_uint<32>  h3_1_rd8_res = h3_1_rd8_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_1_rd8_res);
	hw_uint<32>  h3_1_rd9_res = h3_1_rd9_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_1_rd9_res);
	hw_uint<32>  h3_1_rd10_res = h3_1_rd10_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_1_rd10_res);
	hw_uint<32>  h3_1_rd11_res = h3_1_rd11_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_1_rd11_res);
	hw_uint<32>  h3_1_rd12_res = h3_1_rd12_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_1_rd12_res);
	hw_uint<32>  h3_1_rd13_res = h3_1_rd13_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_1_rd13_res);
	hw_uint<32>  h3_1_rd14_res = h3_1_rd14_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_1_rd14_res);
	hw_uint<32>  h3_1_rd15_res = h3_1_rd15_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_1_rd15_res);
	hw_uint<32>  h3_1_rd16_res = h3_1_rd16_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_1_rd16_res);
	hw_uint<32>  h3_1_rd17_res = h3_1_rd17_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_1_rd17_res);
	hw_uint<32>  h3_1_rd18_res = h3_1_rd18_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_1_rd18_res);
	hw_uint<32>  h3_1_rd19_res = h3_1_rd19_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_1_rd19_res);
	hw_uint<32>  h3_1_rd20_res = h3_1_rd20_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_1_rd20_res);
	hw_uint<32>  h3_1_rd21_res = h3_1_rd21_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_1_rd21_res);
	hw_uint<32>  h3_1_rd22_res = h3_1_rd22_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_1_rd22_res);
	hw_uint<32>  h3_1_rd23_res = h3_1_rd23_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_1_rd23_res);
	hw_uint<32>  h3_1_rd24_res = h3_1_rd24_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_1_rd24_res);
	hw_uint<32>  h3_1_rd25_res = h3_1_rd25_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_1_rd25_res);
	hw_uint<32>  h3_1_rd26_res = h3_1_rd26_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_1_rd26_res);
	hw_uint<32>  h3_1_rd27_res = h3_1_rd27_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_1_rd27_res);
	hw_uint<32>  h3_1_rd28_res = h3_1_rd28_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_1_rd28_res);
	hw_uint<32>  h3_1_rd29_res = h3_1_rd29_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_1_rd29_res);
	hw_uint<32>  h3_1_rd30_res = h3_1_rd30_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_1_rd30_res);
	hw_uint<32>  h3_1_rd31_res = h3_1_rd31_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_1_rd31_res);
	hw_uint<32>  h3_1_rd32_res = h3_1_rd32_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_1_rd32_res);
	hw_uint<32>  h3_1_rd33_res = h3_1_rd33_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_1_rd33_res);
	hw_uint<32>  h3_1_rd34_res = h3_1_rd34_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_1_rd34_res);
	hw_uint<32>  h3_1_rd35_res = h3_1_rd35_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_1_rd35_res);
	hw_uint<32>  h3_1_rd36_res = h3_1_rd36_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_1_rd36_res);
	hw_uint<32>  h3_1_rd37_res = h3_1_rd37_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_1_rd37_res);
	hw_uint<32>  h3_1_rd38_res = h3_1_rd38_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_1_rd38_res);
	hw_uint<32>  h3_1_rd39_res = h3_1_rd39_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_1_rd39_res);
	hw_uint<32>  h3_1_rd40_res = h3_1_rd40_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_1_rd40_res);
	hw_uint<32>  h3_1_rd41_res = h3_1_rd41_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_1_rd41_res);
	hw_uint<32>  h3_1_rd42_res = h3_1_rd42_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_1_rd42_res);
	hw_uint<32>  h3_1_rd43_res = h3_1_rd43_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_1_rd43_res);
	hw_uint<32>  h3_1_rd44_res = h3_1_rd44_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_1_rd44_res);
	hw_uint<32>  h3_1_rd45_res = h3_1_rd45_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_1_rd45_res);
	hw_uint<32>  h3_1_rd46_res = h3_1_rd46_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_1_rd46_res);
	hw_uint<32>  h3_1_rd47_res = h3_1_rd47_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_1_rd47_res);
	hw_uint<32>  h3_1_rd48_res = h3_1_rd48_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_1_rd48_res);
	hw_uint<32>  h3_1_rd49_res = h3_1_rd49_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_1_rd49_res);
	hw_uint<32>  h3_1_rd50_res = h3_1_rd50_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_1_rd50_res);
	hw_uint<32>  h3_1_rd51_res = h3_1_rd51_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_1_rd51_res);
	hw_uint<32>  h3_1_rd52_res = h3_1_rd52_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_1_rd52_res);
	hw_uint<32>  h3_1_rd53_res = h3_1_rd53_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_1_rd53_res);
	hw_uint<32>  h3_1_rd54_res = h3_1_rd54_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_1_rd54_res);
	hw_uint<32>  h3_1_rd55_res = h3_1_rd55_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_1_rd55_res);
	hw_uint<32>  h3_1_rd56_res = h3_1_rd56_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_1_rd56_res);
	hw_uint<32>  h3_1_rd57_res = h3_1_rd57_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_1_rd57_res);
	hw_uint<32>  h3_1_rd58_res = h3_1_rd58_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_1_rd58_res);
	hw_uint<32>  h3_1_rd59_res = h3_1_rd59_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_1_rd59_res);
	hw_uint<32>  h3_1_rd60_res = h3_1_rd60_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_1_rd60_res);
	hw_uint<32>  h3_1_rd61_res = h3_1_rd61_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_1_rd61_res);
	hw_uint<32>  h3_1_rd62_res = h3_1_rd62_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_1_rd62_res);
	hw_uint<32>  h3_1_rd63_res = h3_1_rd63_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_1_rd63_res);
	hw_uint<32>  h3_1_rd64_res = h3_1_rd64_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_1_rd64_res);
	hw_uint<32>  h3_1_rd65_res = h3_1_rd65_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_1_rd65_res);
	hw_uint<32>  h3_1_rd66_res = h3_1_rd66_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_1_rd66_res);
	hw_uint<32>  h3_1_rd67_res = h3_1_rd67_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_1_rd67_res);
	hw_uint<32>  h3_1_rd68_res = h3_1_rd68_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_1_rd68_res);
	hw_uint<32>  h3_1_rd69_res = h3_1_rd69_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_1_rd69_res);
	hw_uint<32>  h3_1_rd70_res = h3_1_rd70_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_1_rd70_res);
	hw_uint<32>  h3_1_rd71_res = h3_1_rd71_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_1_rd71_res);
	hw_uint<32>  h3_1_rd72_res = h3_1_rd72_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_1_rd72_res);
	hw_uint<32>  h3_1_rd73_res = h3_1_rd73_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_1_rd73_res);
	hw_uint<32>  h3_1_rd74_res = h3_1_rd74_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_1_rd74_res);
	hw_uint<32>  h3_1_rd75_res = h3_1_rd75_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_1_rd75_res);
	hw_uint<32>  h3_1_rd76_res = h3_1_rd76_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_1_rd76_res);
	hw_uint<32>  h3_1_rd77_res = h3_1_rd77_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_1_rd77_res);
	hw_uint<32>  h3_1_rd78_res = h3_1_rd78_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_1_rd78_res);
	hw_uint<32>  h3_1_rd79_res = h3_1_rd79_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_1_rd79_res);
	hw_uint<32>  h3_1_rd80_res = h3_1_rd80_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_1_rd80_res);
	hw_uint<32>  h3_1_rd81_res = h3_1_rd81_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_1_rd81_res);
	hw_uint<32>  h3_1_rd82_res = h3_1_rd82_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_1_rd82_res);
	hw_uint<32>  h3_1_rd83_res = h3_1_rd83_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_1_rd83_res);
	hw_uint<32>  h3_1_rd84_res = h3_1_rd84_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_1_rd84_res);
	hw_uint<32>  h3_1_rd85_res = h3_1_rd85_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_1_rd85_res);
	hw_uint<32>  h3_1_rd86_res = h3_1_rd86_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_1_rd86_res);
	hw_uint<32>  h3_1_rd87_res = h3_1_rd87_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_1_rd87_res);
	hw_uint<32>  h3_1_rd88_res = h3_1_rd88_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_1_rd88_res);
	hw_uint<32>  h3_1_rd89_res = h3_1_rd89_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_1_rd89_res);
	hw_uint<32>  h3_1_rd90_res = h3_1_rd90_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_1_rd90_res);
	hw_uint<32>  h3_1_rd91_res = h3_1_rd91_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_1_rd91_res);
	hw_uint<32>  h3_1_rd92_res = h3_1_rd92_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_1_rd92_res);
	hw_uint<32>  h3_1_rd93_res = h3_1_rd93_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_1_rd93_res);
	hw_uint<32>  h3_1_rd94_res = h3_1_rd94_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_1_rd94_res);
	hw_uint<32>  h3_1_rd95_res = h3_1_rd95_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_1_rd95_res);
	hw_uint<32>  h3_1_rd96_res = h3_1_rd96_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_1_rd96_res);
	hw_uint<32>  h3_1_rd97_res = h3_1_rd97_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_1_rd97_res);
	hw_uint<32>  h3_1_rd98_res = h3_1_rd98_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_1_rd98_res);
	hw_uint<32>  h3_1_rd99_res = h3_1_rd99_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_1_rd99_res);
	hw_uint<32>  h3_1_rd100_res = h3_1_rd100_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_1_rd100_res);
	hw_uint<32>  h3_1_rd101_res = h3_1_rd101_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_1_rd101_res);
	hw_uint<32>  h3_1_rd102_res = h3_1_rd102_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_1_rd102_res);
	hw_uint<32>  h3_1_rd103_res = h3_1_rd103_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_1_rd103_res);
	hw_uint<32>  h3_1_rd104_res = h3_1_rd104_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_1_rd104_res);
	hw_uint<32>  h3_1_rd105_res = h3_1_rd105_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_1_rd105_res);
	hw_uint<32>  h3_1_rd106_res = h3_1_rd106_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_1_rd106_res);
	hw_uint<32>  h3_1_rd107_res = h3_1_rd107_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_1_rd107_res);
	hw_uint<32>  h3_1_rd108_res = h3_1_rd108_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_1_rd108_res);
	hw_uint<32>  h3_1_rd109_res = h3_1_rd109_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_1_rd109_res);
	hw_uint<32>  h3_1_rd110_res = h3_1_rd110_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_1_rd110_res);
	hw_uint<32>  h3_1_rd111_res = h3_1_rd111_select(h3_0, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_1_rd111_res);
	return result;
}

struct h3_1_h3_1_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-80, 208], [-6, 132], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 7
  // 0, 21, 2801, 2820, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 18> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 19> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 2779> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2819() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2820() {
		return f6;
	}

	inline hw_uint<32>  peek_2821() {
		return f8;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f10;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-79, 193], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-70, 202], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-69, 203], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-68, 204], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-67, 205], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-66, 206], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-81, 207], [-5, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 7
  // 0, 21, 2801, 2821, 2822, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 18> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 2779> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2822() {
		return f8;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f10;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-78, 194], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-77, 195], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-76, 196], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-75, 197], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-74, 198], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-73, 199], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-72, 200], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_h3_1_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-71, 201], [-6, 133], [-5, 36]}
	// Capacity: 5622
	// # of read delays: 6
  // 0, 21, 2801, 2821, 2841, 5621
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 20> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2779> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 19> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 19> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2779> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_20() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_21() {
		return f2;
	}

	inline hw_uint<32>  peek_2800() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2801() {
		return f4;
	}

	inline hw_uint<32>  peek_2820() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2821() {
		return f6;
	}

	inline hw_uint<32>  peek_2840() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2841() {
		return f8;
	}

	inline hw_uint<32>  peek_5620() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_5621() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 19
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 19 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2779
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2779 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 20
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 20 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_1_cache {
  // # of banks: 16
  h3_1_h3_1_update_0_write0_merged_banks_7_cache h3_1_h3_1_update_0_write0_merged_banks_7;
  h3_1_h3_1_update_0_write1_merged_banks_7_cache h3_1_h3_1_update_0_write1_merged_banks_7;
  h3_1_h3_1_update_0_write10_merged_banks_7_cache h3_1_h3_1_update_0_write10_merged_banks_7;
  h3_1_h3_1_update_0_write11_merged_banks_7_cache h3_1_h3_1_update_0_write11_merged_banks_7;
  h3_1_h3_1_update_0_write12_merged_banks_7_cache h3_1_h3_1_update_0_write12_merged_banks_7;
  h3_1_h3_1_update_0_write13_merged_banks_7_cache h3_1_h3_1_update_0_write13_merged_banks_7;
  h3_1_h3_1_update_0_write14_merged_banks_7_cache h3_1_h3_1_update_0_write14_merged_banks_7;
  h3_1_h3_1_update_0_write15_merged_banks_7_cache h3_1_h3_1_update_0_write15_merged_banks_7;
  h3_1_h3_1_update_0_write2_merged_banks_7_cache h3_1_h3_1_update_0_write2_merged_banks_7;
  h3_1_h3_1_update_0_write3_merged_banks_7_cache h3_1_h3_1_update_0_write3_merged_banks_7;
  h3_1_h3_1_update_0_write4_merged_banks_7_cache h3_1_h3_1_update_0_write4_merged_banks_7;
  h3_1_h3_1_update_0_write5_merged_banks_7_cache h3_1_h3_1_update_0_write5_merged_banks_7;
  h3_1_h3_1_update_0_write6_merged_banks_7_cache h3_1_h3_1_update_0_write6_merged_banks_7;
  h3_1_h3_1_update_0_write7_merged_banks_7_cache h3_1_h3_1_update_0_write7_merged_banks_7;
  h3_1_h3_1_update_0_write8_merged_banks_7_cache h3_1_h3_1_update_0_write8_merged_banks_7;
  h3_1_h3_1_update_0_write9_merged_banks_7_cache h3_1_h3_1_update_0_write9_merged_banks_7;
};



inline void h3_1_h3_1_update_0_write0_write(hw_uint<32> & h3_1_h3_1_update_0_write0, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.push(h3_1_h3_1_update_0_write0);
}

inline void h3_1_h3_1_update_0_write1_write(hw_uint<32> & h3_1_h3_1_update_0_write1, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.push(h3_1_h3_1_update_0_write1);
}

inline void h3_1_h3_1_update_0_write10_write(hw_uint<32> & h3_1_h3_1_update_0_write10, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.push(h3_1_h3_1_update_0_write10);
}

inline void h3_1_h3_1_update_0_write11_write(hw_uint<32> & h3_1_h3_1_update_0_write11, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.push(h3_1_h3_1_update_0_write11);
}

inline void h3_1_h3_1_update_0_write12_write(hw_uint<32> & h3_1_h3_1_update_0_write12, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.push(h3_1_h3_1_update_0_write12);
}

inline void h3_1_h3_1_update_0_write13_write(hw_uint<32> & h3_1_h3_1_update_0_write13, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.push(h3_1_h3_1_update_0_write13);
}

inline void h3_1_h3_1_update_0_write14_write(hw_uint<32> & h3_1_h3_1_update_0_write14, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.push(h3_1_h3_1_update_0_write14);
}

inline void h3_1_h3_1_update_0_write15_write(hw_uint<32> & h3_1_h3_1_update_0_write15, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.push(h3_1_h3_1_update_0_write15);
}

inline void h3_1_h3_1_update_0_write2_write(hw_uint<32> & h3_1_h3_1_update_0_write2, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.push(h3_1_h3_1_update_0_write2);
}

inline void h3_1_h3_1_update_0_write3_write(hw_uint<32> & h3_1_h3_1_update_0_write3, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.push(h3_1_h3_1_update_0_write3);
}

inline void h3_1_h3_1_update_0_write4_write(hw_uint<32> & h3_1_h3_1_update_0_write4, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.push(h3_1_h3_1_update_0_write4);
}

inline void h3_1_h3_1_update_0_write5_write(hw_uint<32> & h3_1_h3_1_update_0_write5, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.push(h3_1_h3_1_update_0_write5);
}

inline void h3_1_h3_1_update_0_write6_write(hw_uint<32> & h3_1_h3_1_update_0_write6, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.push(h3_1_h3_1_update_0_write6);
}

inline void h3_1_h3_1_update_0_write7_write(hw_uint<32> & h3_1_h3_1_update_0_write7, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.push(h3_1_h3_1_update_0_write7);
}

inline void h3_1_h3_1_update_0_write8_write(hw_uint<32> & h3_1_h3_1_update_0_write8, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.push(h3_1_h3_1_update_0_write8);
}

inline void h3_1_h3_1_update_0_write9_write(hw_uint<32> & h3_1_h3_1_update_0_write9, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.push(h3_1_h3_1_update_0_write9);
}

inline hw_uint<32>  h3_2_rd0_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd0 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[-1 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_2822();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd1_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd1 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd10_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd10 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd100_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd100 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd101_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd101 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd102_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd102 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd103_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd103 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd104_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd104 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd105_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd105 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd106_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd106 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd107_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd107 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd108_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd108 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd109_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd109 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd11_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd11 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd110_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd110 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[15 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write15 = h3_1.h3_1_h3_1_update_0_write15_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_2_rd111_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd111 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_2820();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd12_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd12 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd13_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd13 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd14_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd14 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd15_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd15 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd16_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd16 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd17_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd17 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd18_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd18 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd19_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd19 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd2_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd2 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd20_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd20 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd21_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd21 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[2 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write2 = h3_1.h3_1_h3_1_update_0_write2_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_2_rd22_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd22 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd23_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd23 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd24_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd24 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd25_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd25 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd26_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd26 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd27_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd27 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd28_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd28 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[3 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write3 = h3_1.h3_1_h3_1_update_0_write3_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_2_rd29_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd29 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd3_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd3 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd30_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd30 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd31_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd31 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd32_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd32 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd33_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd33 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd34_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd34 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd35_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd35 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[4 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write4 = h3_1.h3_1_h3_1_update_0_write4_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_2_rd36_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd36 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd37_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd37 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd38_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd38 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd39_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd39 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd4_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd4 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd40_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd40 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd41_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd41 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd42_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd42 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[5 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write5 = h3_1.h3_1_h3_1_update_0_write5_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_2_rd43_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd43 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd44_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd44 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd45_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd45 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd46_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd46 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd47_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd47 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd48_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd48 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd49_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd49 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[6 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write6 = h3_1.h3_1_h3_1_update_0_write6_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_2_rd5_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd5 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd50_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd50 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd51_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd51 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd52_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd52 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd53_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd53 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd54_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd54 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd55_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd55 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd56_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd56 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[7 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write7 = h3_1.h3_1_h3_1_update_0_write7_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_2_rd57_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd57 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd58_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd58 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd59_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd59 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd6_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd6 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd60_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd60 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd61_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd61 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd62_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd62 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd63_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd63 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[8 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write8 = h3_1.h3_1_h3_1_update_0_write8_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_2_rd64_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd64 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd65_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd65 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd66_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd66 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd67_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd67 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd68_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd68 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd69_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd69 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd7_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd7 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write0 = h3_1.h3_1_h3_1_update_0_write0_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_2_rd70_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd70 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[9 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write9 = h3_1.h3_1_h3_1_update_0_write9_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_2_rd71_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd71 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd72_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd72 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd73_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd73 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd74_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd74 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd75_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd75 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd76_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd76 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd77_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd77 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[10 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write10 = h3_1.h3_1_h3_1_update_0_write10_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_2_rd78_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd78 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd79_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd79 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd8_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd8 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd80_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd80 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd81_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd81 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd82_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd82 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd83_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd83 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd84_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd84 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[11 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write11 = h3_1.h3_1_h3_1_update_0_write11_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_2_rd85_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd85 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd86_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd86 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd87_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd87 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd88_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd88 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd89_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd89 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd9_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd9 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[1 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write1 = h3_1.h3_1_h3_1_update_0_write1_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_2_rd90_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd90 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd91_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd91 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[12 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write12 = h3_1.h3_1_h3_1_update_0_write12_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_2_rd92_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd92 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd93_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd93 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, -1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_5621();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd94_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd94 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd95_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd95 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, 1 + d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_21();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd96_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd96 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, 1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_2801();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd97_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd97 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_2_rd98_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd98 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[13 + 16d0, d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write13 = h3_1.h3_1_h3_1_update_0_write13_merged_banks_7.peek_2821();
  return value_h3_1_h3_1_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_2_rd99_select(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_2_rd99 read pattern: { h3_2_update_0[d0, d1, d2] -> h3_1[14 + 16d0, -1 + d1, d2] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Read schedule : { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  // Write schedule: { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
  auto value_h3_1_h3_1_update_0_write14 = h3_1.h3_1_h3_1_update_0_write14_merged_banks_7.peek_2841();
  return value_h3_1_h3_1_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_1_update_0_write
//	h3_1_h3_1_update_0_write0
//	h3_1_h3_1_update_0_write1
//	h3_1_h3_1_update_0_write2
//	h3_1_h3_1_update_0_write3
//	h3_1_h3_1_update_0_write4
//	h3_1_h3_1_update_0_write5
//	h3_1_h3_1_update_0_write6
//	h3_1_h3_1_update_0_write7
//	h3_1_h3_1_update_0_write8
//	h3_1_h3_1_update_0_write9
//	h3_1_h3_1_update_0_write10
//	h3_1_h3_1_update_0_write11
//	h3_1_h3_1_update_0_write12
//	h3_1_h3_1_update_0_write13
//	h3_1_h3_1_update_0_write14
//	h3_1_h3_1_update_0_write15
inline void h3_1_h3_1_update_0_write_bundle_write(hw_uint<512>& h3_1_update_0_write, h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_1_h3_1_update_0_write0_res = h3_1_update_0_write.extract<0, 31>();
	h3_1_h3_1_update_0_write0_write(h3_1_h3_1_update_0_write0_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write1_res = h3_1_update_0_write.extract<32, 63>();
	h3_1_h3_1_update_0_write1_write(h3_1_h3_1_update_0_write1_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write2_res = h3_1_update_0_write.extract<64, 95>();
	h3_1_h3_1_update_0_write2_write(h3_1_h3_1_update_0_write2_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write3_res = h3_1_update_0_write.extract<96, 127>();
	h3_1_h3_1_update_0_write3_write(h3_1_h3_1_update_0_write3_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write4_res = h3_1_update_0_write.extract<128, 159>();
	h3_1_h3_1_update_0_write4_write(h3_1_h3_1_update_0_write4_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write5_res = h3_1_update_0_write.extract<160, 191>();
	h3_1_h3_1_update_0_write5_write(h3_1_h3_1_update_0_write5_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write6_res = h3_1_update_0_write.extract<192, 223>();
	h3_1_h3_1_update_0_write6_write(h3_1_h3_1_update_0_write6_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write7_res = h3_1_update_0_write.extract<224, 255>();
	h3_1_h3_1_update_0_write7_write(h3_1_h3_1_update_0_write7_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write8_res = h3_1_update_0_write.extract<256, 287>();
	h3_1_h3_1_update_0_write8_write(h3_1_h3_1_update_0_write8_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write9_res = h3_1_update_0_write.extract<288, 319>();
	h3_1_h3_1_update_0_write9_write(h3_1_h3_1_update_0_write9_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write10_res = h3_1_update_0_write.extract<320, 351>();
	h3_1_h3_1_update_0_write10_write(h3_1_h3_1_update_0_write10_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write11_res = h3_1_update_0_write.extract<352, 383>();
	h3_1_h3_1_update_0_write11_write(h3_1_h3_1_update_0_write11_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write12_res = h3_1_update_0_write.extract<384, 415>();
	h3_1_h3_1_update_0_write12_write(h3_1_h3_1_update_0_write12_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write13_res = h3_1_update_0_write.extract<416, 447>();
	h3_1_h3_1_update_0_write13_write(h3_1_h3_1_update_0_write13_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write14_res = h3_1_update_0_write.extract<448, 479>();
	h3_1_h3_1_update_0_write14_write(h3_1_h3_1_update_0_write14_res, h3_1, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_1_h3_1_update_0_write15_res = h3_1_update_0_write.extract<480, 511>();
	h3_1_h3_1_update_0_write15_write(h3_1_h3_1_update_0_write15_res, h3_1, d0, d1, d2, dynamic_address);
}

// h3_2_update_0_read
//	h3_2_rd0
//	h3_2_rd1
//	h3_2_rd2
//	h3_2_rd3
//	h3_2_rd4
//	h3_2_rd5
//	h3_2_rd6
//	h3_2_rd7
//	h3_2_rd8
//	h3_2_rd9
//	h3_2_rd10
//	h3_2_rd11
//	h3_2_rd12
//	h3_2_rd13
//	h3_2_rd14
//	h3_2_rd15
//	h3_2_rd16
//	h3_2_rd17
//	h3_2_rd18
//	h3_2_rd19
//	h3_2_rd20
//	h3_2_rd21
//	h3_2_rd22
//	h3_2_rd23
//	h3_2_rd24
//	h3_2_rd25
//	h3_2_rd26
//	h3_2_rd27
//	h3_2_rd28
//	h3_2_rd29
//	h3_2_rd30
//	h3_2_rd31
//	h3_2_rd32
//	h3_2_rd33
//	h3_2_rd34
//	h3_2_rd35
//	h3_2_rd36
//	h3_2_rd37
//	h3_2_rd38
//	h3_2_rd39
//	h3_2_rd40
//	h3_2_rd41
//	h3_2_rd42
//	h3_2_rd43
//	h3_2_rd44
//	h3_2_rd45
//	h3_2_rd46
//	h3_2_rd47
//	h3_2_rd48
//	h3_2_rd49
//	h3_2_rd50
//	h3_2_rd51
//	h3_2_rd52
//	h3_2_rd53
//	h3_2_rd54
//	h3_2_rd55
//	h3_2_rd56
//	h3_2_rd57
//	h3_2_rd58
//	h3_2_rd59
//	h3_2_rd60
//	h3_2_rd61
//	h3_2_rd62
//	h3_2_rd63
//	h3_2_rd64
//	h3_2_rd65
//	h3_2_rd66
//	h3_2_rd67
//	h3_2_rd68
//	h3_2_rd69
//	h3_2_rd70
//	h3_2_rd71
//	h3_2_rd72
//	h3_2_rd73
//	h3_2_rd74
//	h3_2_rd75
//	h3_2_rd76
//	h3_2_rd77
//	h3_2_rd78
//	h3_2_rd79
//	h3_2_rd80
//	h3_2_rd81
//	h3_2_rd82
//	h3_2_rd83
//	h3_2_rd84
//	h3_2_rd85
//	h3_2_rd86
//	h3_2_rd87
//	h3_2_rd88
//	h3_2_rd89
//	h3_2_rd90
//	h3_2_rd91
//	h3_2_rd92
//	h3_2_rd93
//	h3_2_rd94
//	h3_2_rd95
//	h3_2_rd96
//	h3_2_rd97
//	h3_2_rd98
//	h3_2_rd99
//	h3_2_rd100
//	h3_2_rd101
//	h3_2_rd102
//	h3_2_rd103
//	h3_2_rd104
//	h3_2_rd105
//	h3_2_rd106
//	h3_2_rd107
//	h3_2_rd108
//	h3_2_rd109
//	h3_2_rd110
//	h3_2_rd111
inline hw_uint<3584> h3_1_h3_2_update_0_read_bundle_read(h3_1_cache& h3_1, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_2_rd0
    // h3_2_rd1
    // h3_2_rd2
    // h3_2_rd3
    // h3_2_rd4
    // h3_2_rd5
    // h3_2_rd6
    // h3_2_rd7
    // h3_2_rd8
    // h3_2_rd9
    // h3_2_rd10
    // h3_2_rd11
    // h3_2_rd12
    // h3_2_rd13
    // h3_2_rd14
    // h3_2_rd15
    // h3_2_rd16
    // h3_2_rd17
    // h3_2_rd18
    // h3_2_rd19
    // h3_2_rd20
    // h3_2_rd21
    // h3_2_rd22
    // h3_2_rd23
    // h3_2_rd24
    // h3_2_rd25
    // h3_2_rd26
    // h3_2_rd27
    // h3_2_rd28
    // h3_2_rd29
    // h3_2_rd30
    // h3_2_rd31
    // h3_2_rd32
    // h3_2_rd33
    // h3_2_rd34
    // h3_2_rd35
    // h3_2_rd36
    // h3_2_rd37
    // h3_2_rd38
    // h3_2_rd39
    // h3_2_rd40
    // h3_2_rd41
    // h3_2_rd42
    // h3_2_rd43
    // h3_2_rd44
    // h3_2_rd45
    // h3_2_rd46
    // h3_2_rd47
    // h3_2_rd48
    // h3_2_rd49
    // h3_2_rd50
    // h3_2_rd51
    // h3_2_rd52
    // h3_2_rd53
    // h3_2_rd54
    // h3_2_rd55
    // h3_2_rd56
    // h3_2_rd57
    // h3_2_rd58
    // h3_2_rd59
    // h3_2_rd60
    // h3_2_rd61
    // h3_2_rd62
    // h3_2_rd63
    // h3_2_rd64
    // h3_2_rd65
    // h3_2_rd66
    // h3_2_rd67
    // h3_2_rd68
    // h3_2_rd69
    // h3_2_rd70
    // h3_2_rd71
    // h3_2_rd72
    // h3_2_rd73
    // h3_2_rd74
    // h3_2_rd75
    // h3_2_rd76
    // h3_2_rd77
    // h3_2_rd78
    // h3_2_rd79
    // h3_2_rd80
    // h3_2_rd81
    // h3_2_rd82
    // h3_2_rd83
    // h3_2_rd84
    // h3_2_rd85
    // h3_2_rd86
    // h3_2_rd87
    // h3_2_rd88
    // h3_2_rd89
    // h3_2_rd90
    // h3_2_rd91
    // h3_2_rd92
    // h3_2_rd93
    // h3_2_rd94
    // h3_2_rd95
    // h3_2_rd96
    // h3_2_rd97
    // h3_2_rd98
    // h3_2_rd99
    // h3_2_rd100
    // h3_2_rd101
    // h3_2_rd102
    // h3_2_rd103
    // h3_2_rd104
    // h3_2_rd105
    // h3_2_rd106
    // h3_2_rd107
    // h3_2_rd108
    // h3_2_rd109
    // h3_2_rd110
    // h3_2_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_2_rd0_res = h3_2_rd0_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_2_rd0_res);
	hw_uint<32>  h3_2_rd1_res = h3_2_rd1_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_2_rd1_res);
	hw_uint<32>  h3_2_rd2_res = h3_2_rd2_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_2_rd2_res);
	hw_uint<32>  h3_2_rd3_res = h3_2_rd3_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_2_rd3_res);
	hw_uint<32>  h3_2_rd4_res = h3_2_rd4_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_2_rd4_res);
	hw_uint<32>  h3_2_rd5_res = h3_2_rd5_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_2_rd5_res);
	hw_uint<32>  h3_2_rd6_res = h3_2_rd6_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_2_rd6_res);
	hw_uint<32>  h3_2_rd7_res = h3_2_rd7_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_2_rd7_res);
	hw_uint<32>  h3_2_rd8_res = h3_2_rd8_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_2_rd8_res);
	hw_uint<32>  h3_2_rd9_res = h3_2_rd9_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_2_rd9_res);
	hw_uint<32>  h3_2_rd10_res = h3_2_rd10_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_2_rd10_res);
	hw_uint<32>  h3_2_rd11_res = h3_2_rd11_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_2_rd11_res);
	hw_uint<32>  h3_2_rd12_res = h3_2_rd12_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_2_rd12_res);
	hw_uint<32>  h3_2_rd13_res = h3_2_rd13_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_2_rd13_res);
	hw_uint<32>  h3_2_rd14_res = h3_2_rd14_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_2_rd14_res);
	hw_uint<32>  h3_2_rd15_res = h3_2_rd15_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_2_rd15_res);
	hw_uint<32>  h3_2_rd16_res = h3_2_rd16_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_2_rd16_res);
	hw_uint<32>  h3_2_rd17_res = h3_2_rd17_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_2_rd17_res);
	hw_uint<32>  h3_2_rd18_res = h3_2_rd18_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_2_rd18_res);
	hw_uint<32>  h3_2_rd19_res = h3_2_rd19_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_2_rd19_res);
	hw_uint<32>  h3_2_rd20_res = h3_2_rd20_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_2_rd20_res);
	hw_uint<32>  h3_2_rd21_res = h3_2_rd21_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_2_rd21_res);
	hw_uint<32>  h3_2_rd22_res = h3_2_rd22_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_2_rd22_res);
	hw_uint<32>  h3_2_rd23_res = h3_2_rd23_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_2_rd23_res);
	hw_uint<32>  h3_2_rd24_res = h3_2_rd24_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_2_rd24_res);
	hw_uint<32>  h3_2_rd25_res = h3_2_rd25_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_2_rd25_res);
	hw_uint<32>  h3_2_rd26_res = h3_2_rd26_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_2_rd26_res);
	hw_uint<32>  h3_2_rd27_res = h3_2_rd27_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_2_rd27_res);
	hw_uint<32>  h3_2_rd28_res = h3_2_rd28_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_2_rd28_res);
	hw_uint<32>  h3_2_rd29_res = h3_2_rd29_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_2_rd29_res);
	hw_uint<32>  h3_2_rd30_res = h3_2_rd30_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_2_rd30_res);
	hw_uint<32>  h3_2_rd31_res = h3_2_rd31_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_2_rd31_res);
	hw_uint<32>  h3_2_rd32_res = h3_2_rd32_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_2_rd32_res);
	hw_uint<32>  h3_2_rd33_res = h3_2_rd33_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_2_rd33_res);
	hw_uint<32>  h3_2_rd34_res = h3_2_rd34_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_2_rd34_res);
	hw_uint<32>  h3_2_rd35_res = h3_2_rd35_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_2_rd35_res);
	hw_uint<32>  h3_2_rd36_res = h3_2_rd36_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_2_rd36_res);
	hw_uint<32>  h3_2_rd37_res = h3_2_rd37_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_2_rd37_res);
	hw_uint<32>  h3_2_rd38_res = h3_2_rd38_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_2_rd38_res);
	hw_uint<32>  h3_2_rd39_res = h3_2_rd39_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_2_rd39_res);
	hw_uint<32>  h3_2_rd40_res = h3_2_rd40_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_2_rd40_res);
	hw_uint<32>  h3_2_rd41_res = h3_2_rd41_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_2_rd41_res);
	hw_uint<32>  h3_2_rd42_res = h3_2_rd42_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_2_rd42_res);
	hw_uint<32>  h3_2_rd43_res = h3_2_rd43_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_2_rd43_res);
	hw_uint<32>  h3_2_rd44_res = h3_2_rd44_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_2_rd44_res);
	hw_uint<32>  h3_2_rd45_res = h3_2_rd45_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_2_rd45_res);
	hw_uint<32>  h3_2_rd46_res = h3_2_rd46_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_2_rd46_res);
	hw_uint<32>  h3_2_rd47_res = h3_2_rd47_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_2_rd47_res);
	hw_uint<32>  h3_2_rd48_res = h3_2_rd48_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_2_rd48_res);
	hw_uint<32>  h3_2_rd49_res = h3_2_rd49_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_2_rd49_res);
	hw_uint<32>  h3_2_rd50_res = h3_2_rd50_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_2_rd50_res);
	hw_uint<32>  h3_2_rd51_res = h3_2_rd51_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_2_rd51_res);
	hw_uint<32>  h3_2_rd52_res = h3_2_rd52_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_2_rd52_res);
	hw_uint<32>  h3_2_rd53_res = h3_2_rd53_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_2_rd53_res);
	hw_uint<32>  h3_2_rd54_res = h3_2_rd54_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_2_rd54_res);
	hw_uint<32>  h3_2_rd55_res = h3_2_rd55_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_2_rd55_res);
	hw_uint<32>  h3_2_rd56_res = h3_2_rd56_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_2_rd56_res);
	hw_uint<32>  h3_2_rd57_res = h3_2_rd57_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_2_rd57_res);
	hw_uint<32>  h3_2_rd58_res = h3_2_rd58_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_2_rd58_res);
	hw_uint<32>  h3_2_rd59_res = h3_2_rd59_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_2_rd59_res);
	hw_uint<32>  h3_2_rd60_res = h3_2_rd60_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_2_rd60_res);
	hw_uint<32>  h3_2_rd61_res = h3_2_rd61_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_2_rd61_res);
	hw_uint<32>  h3_2_rd62_res = h3_2_rd62_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_2_rd62_res);
	hw_uint<32>  h3_2_rd63_res = h3_2_rd63_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_2_rd63_res);
	hw_uint<32>  h3_2_rd64_res = h3_2_rd64_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_2_rd64_res);
	hw_uint<32>  h3_2_rd65_res = h3_2_rd65_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_2_rd65_res);
	hw_uint<32>  h3_2_rd66_res = h3_2_rd66_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_2_rd66_res);
	hw_uint<32>  h3_2_rd67_res = h3_2_rd67_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_2_rd67_res);
	hw_uint<32>  h3_2_rd68_res = h3_2_rd68_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_2_rd68_res);
	hw_uint<32>  h3_2_rd69_res = h3_2_rd69_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_2_rd69_res);
	hw_uint<32>  h3_2_rd70_res = h3_2_rd70_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_2_rd70_res);
	hw_uint<32>  h3_2_rd71_res = h3_2_rd71_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_2_rd71_res);
	hw_uint<32>  h3_2_rd72_res = h3_2_rd72_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_2_rd72_res);
	hw_uint<32>  h3_2_rd73_res = h3_2_rd73_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_2_rd73_res);
	hw_uint<32>  h3_2_rd74_res = h3_2_rd74_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_2_rd74_res);
	hw_uint<32>  h3_2_rd75_res = h3_2_rd75_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_2_rd75_res);
	hw_uint<32>  h3_2_rd76_res = h3_2_rd76_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_2_rd76_res);
	hw_uint<32>  h3_2_rd77_res = h3_2_rd77_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_2_rd77_res);
	hw_uint<32>  h3_2_rd78_res = h3_2_rd78_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_2_rd78_res);
	hw_uint<32>  h3_2_rd79_res = h3_2_rd79_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_2_rd79_res);
	hw_uint<32>  h3_2_rd80_res = h3_2_rd80_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_2_rd80_res);
	hw_uint<32>  h3_2_rd81_res = h3_2_rd81_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_2_rd81_res);
	hw_uint<32>  h3_2_rd82_res = h3_2_rd82_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_2_rd82_res);
	hw_uint<32>  h3_2_rd83_res = h3_2_rd83_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_2_rd83_res);
	hw_uint<32>  h3_2_rd84_res = h3_2_rd84_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_2_rd84_res);
	hw_uint<32>  h3_2_rd85_res = h3_2_rd85_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_2_rd85_res);
	hw_uint<32>  h3_2_rd86_res = h3_2_rd86_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_2_rd86_res);
	hw_uint<32>  h3_2_rd87_res = h3_2_rd87_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_2_rd87_res);
	hw_uint<32>  h3_2_rd88_res = h3_2_rd88_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_2_rd88_res);
	hw_uint<32>  h3_2_rd89_res = h3_2_rd89_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_2_rd89_res);
	hw_uint<32>  h3_2_rd90_res = h3_2_rd90_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_2_rd90_res);
	hw_uint<32>  h3_2_rd91_res = h3_2_rd91_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_2_rd91_res);
	hw_uint<32>  h3_2_rd92_res = h3_2_rd92_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_2_rd92_res);
	hw_uint<32>  h3_2_rd93_res = h3_2_rd93_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_2_rd93_res);
	hw_uint<32>  h3_2_rd94_res = h3_2_rd94_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_2_rd94_res);
	hw_uint<32>  h3_2_rd95_res = h3_2_rd95_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_2_rd95_res);
	hw_uint<32>  h3_2_rd96_res = h3_2_rd96_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_2_rd96_res);
	hw_uint<32>  h3_2_rd97_res = h3_2_rd97_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_2_rd97_res);
	hw_uint<32>  h3_2_rd98_res = h3_2_rd98_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_2_rd98_res);
	hw_uint<32>  h3_2_rd99_res = h3_2_rd99_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_2_rd99_res);
	hw_uint<32>  h3_2_rd100_res = h3_2_rd100_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_2_rd100_res);
	hw_uint<32>  h3_2_rd101_res = h3_2_rd101_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_2_rd101_res);
	hw_uint<32>  h3_2_rd102_res = h3_2_rd102_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_2_rd102_res);
	hw_uint<32>  h3_2_rd103_res = h3_2_rd103_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_2_rd103_res);
	hw_uint<32>  h3_2_rd104_res = h3_2_rd104_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_2_rd104_res);
	hw_uint<32>  h3_2_rd105_res = h3_2_rd105_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_2_rd105_res);
	hw_uint<32>  h3_2_rd106_res = h3_2_rd106_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_2_rd106_res);
	hw_uint<32>  h3_2_rd107_res = h3_2_rd107_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_2_rd107_res);
	hw_uint<32>  h3_2_rd108_res = h3_2_rd108_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_2_rd108_res);
	hw_uint<32>  h3_2_rd109_res = h3_2_rd109_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_2_rd109_res);
	hw_uint<32>  h3_2_rd110_res = h3_2_rd110_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_2_rd110_res);
	hw_uint<32>  h3_2_rd111_res = h3_2_rd111_select(h3_1, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_2_rd111_res);
	return result;
}

struct h3_2_h3_2_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-64, 192], [-5, 131], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 7
  // 0, 19, 2485, 2502, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 16> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 17> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 2465> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2501() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2502() {
		return f6;
	}

	inline hw_uint<32>  peek_2503() {
		return f8;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f10;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-63, 177], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-54, 186], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-53, 187], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-52, 188], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-51, 189], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-50, 190], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-65, 191], [-4, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 7
  // 0, 19, 2485, 2503, 2504, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 16> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 2465> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2504() {
		return f8;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f10;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-62, 178], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-61, 179], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-60, 180], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-59, 181], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-58, 182], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-57, 183], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-56, 184], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_h3_2_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-55, 185], [-5, 132], [-4, 35]}
	// Capacity: 4988
	// # of read delays: 6
  // 0, 19, 2485, 2503, 2521, 4987
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 18> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2465> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 17> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 17> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2465> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_18() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_19() {
		return f2;
	}

	inline hw_uint<32>  peek_2484() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2485() {
		return f4;
	}

	inline hw_uint<32>  peek_2502() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2503() {
		return f6;
	}

	inline hw_uint<32>  peek_2520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2521() {
		return f8;
	}

	inline hw_uint<32>  peek_4986() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4987() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 17
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 17 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2465
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2465 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 18
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 18 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_2_cache {
  // # of banks: 16
  h3_2_h3_2_update_0_write0_merged_banks_7_cache h3_2_h3_2_update_0_write0_merged_banks_7;
  h3_2_h3_2_update_0_write1_merged_banks_7_cache h3_2_h3_2_update_0_write1_merged_banks_7;
  h3_2_h3_2_update_0_write10_merged_banks_7_cache h3_2_h3_2_update_0_write10_merged_banks_7;
  h3_2_h3_2_update_0_write11_merged_banks_7_cache h3_2_h3_2_update_0_write11_merged_banks_7;
  h3_2_h3_2_update_0_write12_merged_banks_7_cache h3_2_h3_2_update_0_write12_merged_banks_7;
  h3_2_h3_2_update_0_write13_merged_banks_7_cache h3_2_h3_2_update_0_write13_merged_banks_7;
  h3_2_h3_2_update_0_write14_merged_banks_7_cache h3_2_h3_2_update_0_write14_merged_banks_7;
  h3_2_h3_2_update_0_write15_merged_banks_7_cache h3_2_h3_2_update_0_write15_merged_banks_7;
  h3_2_h3_2_update_0_write2_merged_banks_7_cache h3_2_h3_2_update_0_write2_merged_banks_7;
  h3_2_h3_2_update_0_write3_merged_banks_7_cache h3_2_h3_2_update_0_write3_merged_banks_7;
  h3_2_h3_2_update_0_write4_merged_banks_7_cache h3_2_h3_2_update_0_write4_merged_banks_7;
  h3_2_h3_2_update_0_write5_merged_banks_7_cache h3_2_h3_2_update_0_write5_merged_banks_7;
  h3_2_h3_2_update_0_write6_merged_banks_7_cache h3_2_h3_2_update_0_write6_merged_banks_7;
  h3_2_h3_2_update_0_write7_merged_banks_7_cache h3_2_h3_2_update_0_write7_merged_banks_7;
  h3_2_h3_2_update_0_write8_merged_banks_7_cache h3_2_h3_2_update_0_write8_merged_banks_7;
  h3_2_h3_2_update_0_write9_merged_banks_7_cache h3_2_h3_2_update_0_write9_merged_banks_7;
};



inline void h3_2_h3_2_update_0_write0_write(hw_uint<32> & h3_2_h3_2_update_0_write0, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.push(h3_2_h3_2_update_0_write0);
}

inline void h3_2_h3_2_update_0_write1_write(hw_uint<32> & h3_2_h3_2_update_0_write1, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.push(h3_2_h3_2_update_0_write1);
}

inline void h3_2_h3_2_update_0_write10_write(hw_uint<32> & h3_2_h3_2_update_0_write10, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.push(h3_2_h3_2_update_0_write10);
}

inline void h3_2_h3_2_update_0_write11_write(hw_uint<32> & h3_2_h3_2_update_0_write11, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.push(h3_2_h3_2_update_0_write11);
}

inline void h3_2_h3_2_update_0_write12_write(hw_uint<32> & h3_2_h3_2_update_0_write12, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.push(h3_2_h3_2_update_0_write12);
}

inline void h3_2_h3_2_update_0_write13_write(hw_uint<32> & h3_2_h3_2_update_0_write13, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.push(h3_2_h3_2_update_0_write13);
}

inline void h3_2_h3_2_update_0_write14_write(hw_uint<32> & h3_2_h3_2_update_0_write14, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.push(h3_2_h3_2_update_0_write14);
}

inline void h3_2_h3_2_update_0_write15_write(hw_uint<32> & h3_2_h3_2_update_0_write15, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.push(h3_2_h3_2_update_0_write15);
}

inline void h3_2_h3_2_update_0_write2_write(hw_uint<32> & h3_2_h3_2_update_0_write2, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.push(h3_2_h3_2_update_0_write2);
}

inline void h3_2_h3_2_update_0_write3_write(hw_uint<32> & h3_2_h3_2_update_0_write3, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.push(h3_2_h3_2_update_0_write3);
}

inline void h3_2_h3_2_update_0_write4_write(hw_uint<32> & h3_2_h3_2_update_0_write4, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.push(h3_2_h3_2_update_0_write4);
}

inline void h3_2_h3_2_update_0_write5_write(hw_uint<32> & h3_2_h3_2_update_0_write5, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.push(h3_2_h3_2_update_0_write5);
}

inline void h3_2_h3_2_update_0_write6_write(hw_uint<32> & h3_2_h3_2_update_0_write6, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.push(h3_2_h3_2_update_0_write6);
}

inline void h3_2_h3_2_update_0_write7_write(hw_uint<32> & h3_2_h3_2_update_0_write7, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.push(h3_2_h3_2_update_0_write7);
}

inline void h3_2_h3_2_update_0_write8_write(hw_uint<32> & h3_2_h3_2_update_0_write8, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.push(h3_2_h3_2_update_0_write8);
}

inline void h3_2_h3_2_update_0_write9_write(hw_uint<32> & h3_2_h3_2_update_0_write9, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.push(h3_2_h3_2_update_0_write9);
}

inline hw_uint<32>  h3_3_rd0_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd0 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[-1 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_2504();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd1_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd1 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd10_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd10 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd100_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd100 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd101_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd101 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd102_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd102 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd103_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd103 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd104_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd104 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd105_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd105 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd106_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd106 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd107_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd107 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd108_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd108 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd109_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd109 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd11_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd11 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd110_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd110 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[15 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write15 = h3_2.h3_2_h3_2_update_0_write15_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_3_rd111_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd111 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_2502();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd12_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd12 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd13_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd13 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd14_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd14 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd15_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd15 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd16_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd16 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd17_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd17 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd18_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd18 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd19_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd19 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd2_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd2 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd20_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd20 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd21_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd21 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[2 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write2 = h3_2.h3_2_h3_2_update_0_write2_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_3_rd22_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd22 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd23_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd23 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd24_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd24 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd25_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd25 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd26_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd26 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd27_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd27 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd28_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd28 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[3 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write3 = h3_2.h3_2_h3_2_update_0_write3_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_3_rd29_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd29 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd3_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd3 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd30_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd30 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd31_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd31 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd32_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd32 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd33_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd33 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd34_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd34 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd35_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd35 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[4 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write4 = h3_2.h3_2_h3_2_update_0_write4_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_3_rd36_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd36 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd37_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd37 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd38_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd38 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd39_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd39 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd4_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd4 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd40_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd40 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd41_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd41 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd42_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd42 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[5 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write5 = h3_2.h3_2_h3_2_update_0_write5_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_3_rd43_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd43 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd44_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd44 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd45_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd45 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd46_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd46 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd47_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd47 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd48_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd48 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd49_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd49 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[6 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write6 = h3_2.h3_2_h3_2_update_0_write6_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_3_rd5_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd5 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd50_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd50 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd51_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd51 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd52_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd52 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd53_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd53 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd54_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd54 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd55_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd55 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd56_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd56 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[7 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write7 = h3_2.h3_2_h3_2_update_0_write7_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_3_rd57_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd57 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd58_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd58 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd59_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd59 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd6_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd6 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd60_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd60 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd61_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd61 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd62_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd62 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd63_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd63 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[8 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write8 = h3_2.h3_2_h3_2_update_0_write8_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_3_rd64_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd64 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd65_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd65 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd66_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd66 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd67_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd67 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd68_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd68 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd69_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd69 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd7_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd7 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write0 = h3_2.h3_2_h3_2_update_0_write0_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_3_rd70_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd70 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[9 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write9 = h3_2.h3_2_h3_2_update_0_write9_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_3_rd71_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd71 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd72_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd72 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd73_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd73 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd74_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd74 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd75_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd75 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd76_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd76 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd77_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd77 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[10 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write10 = h3_2.h3_2_h3_2_update_0_write10_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_3_rd78_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd78 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd79_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd79 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd8_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd8 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd80_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd80 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd81_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd81 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd82_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd82 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd83_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd83 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd84_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd84 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[11 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write11 = h3_2.h3_2_h3_2_update_0_write11_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_3_rd85_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd85 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd86_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd86 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd87_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd87 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd88_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd88 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd89_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd89 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd9_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd9 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[1 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write1 = h3_2.h3_2_h3_2_update_0_write1_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_3_rd90_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd90 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd91_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd91 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[12 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write12 = h3_2.h3_2_h3_2_update_0_write12_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_3_rd92_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd92 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd93_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd93 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, -1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_4987();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd94_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd94 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd95_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd95 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, 1 + d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_19();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd96_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd96 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, 1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_2485();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd97_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd97 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_3_rd98_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd98 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[13 + 16d0, d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write13 = h3_2.h3_2_h3_2_update_0_write13_merged_banks_7.peek_2503();
  return value_h3_2_h3_2_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_3_rd99_select(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_3_rd99 read pattern: { h3_3_update_0[d0, d1, d2] -> h3_2[14 + 16d0, -1 + d1, d2] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Read schedule : { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  // Write schedule: { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
  auto value_h3_2_h3_2_update_0_write14 = h3_2.h3_2_h3_2_update_0_write14_merged_banks_7.peek_2521();
  return value_h3_2_h3_2_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_2_update_0_write
//	h3_2_h3_2_update_0_write0
//	h3_2_h3_2_update_0_write1
//	h3_2_h3_2_update_0_write2
//	h3_2_h3_2_update_0_write3
//	h3_2_h3_2_update_0_write4
//	h3_2_h3_2_update_0_write5
//	h3_2_h3_2_update_0_write6
//	h3_2_h3_2_update_0_write7
//	h3_2_h3_2_update_0_write8
//	h3_2_h3_2_update_0_write9
//	h3_2_h3_2_update_0_write10
//	h3_2_h3_2_update_0_write11
//	h3_2_h3_2_update_0_write12
//	h3_2_h3_2_update_0_write13
//	h3_2_h3_2_update_0_write14
//	h3_2_h3_2_update_0_write15
inline void h3_2_h3_2_update_0_write_bundle_write(hw_uint<512>& h3_2_update_0_write, h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_2_h3_2_update_0_write0_res = h3_2_update_0_write.extract<0, 31>();
	h3_2_h3_2_update_0_write0_write(h3_2_h3_2_update_0_write0_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write1_res = h3_2_update_0_write.extract<32, 63>();
	h3_2_h3_2_update_0_write1_write(h3_2_h3_2_update_0_write1_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write2_res = h3_2_update_0_write.extract<64, 95>();
	h3_2_h3_2_update_0_write2_write(h3_2_h3_2_update_0_write2_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write3_res = h3_2_update_0_write.extract<96, 127>();
	h3_2_h3_2_update_0_write3_write(h3_2_h3_2_update_0_write3_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write4_res = h3_2_update_0_write.extract<128, 159>();
	h3_2_h3_2_update_0_write4_write(h3_2_h3_2_update_0_write4_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write5_res = h3_2_update_0_write.extract<160, 191>();
	h3_2_h3_2_update_0_write5_write(h3_2_h3_2_update_0_write5_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write6_res = h3_2_update_0_write.extract<192, 223>();
	h3_2_h3_2_update_0_write6_write(h3_2_h3_2_update_0_write6_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write7_res = h3_2_update_0_write.extract<224, 255>();
	h3_2_h3_2_update_0_write7_write(h3_2_h3_2_update_0_write7_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write8_res = h3_2_update_0_write.extract<256, 287>();
	h3_2_h3_2_update_0_write8_write(h3_2_h3_2_update_0_write8_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write9_res = h3_2_update_0_write.extract<288, 319>();
	h3_2_h3_2_update_0_write9_write(h3_2_h3_2_update_0_write9_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write10_res = h3_2_update_0_write.extract<320, 351>();
	h3_2_h3_2_update_0_write10_write(h3_2_h3_2_update_0_write10_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write11_res = h3_2_update_0_write.extract<352, 383>();
	h3_2_h3_2_update_0_write11_write(h3_2_h3_2_update_0_write11_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write12_res = h3_2_update_0_write.extract<384, 415>();
	h3_2_h3_2_update_0_write12_write(h3_2_h3_2_update_0_write12_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write13_res = h3_2_update_0_write.extract<416, 447>();
	h3_2_h3_2_update_0_write13_write(h3_2_h3_2_update_0_write13_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write14_res = h3_2_update_0_write.extract<448, 479>();
	h3_2_h3_2_update_0_write14_write(h3_2_h3_2_update_0_write14_res, h3_2, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_2_h3_2_update_0_write15_res = h3_2_update_0_write.extract<480, 511>();
	h3_2_h3_2_update_0_write15_write(h3_2_h3_2_update_0_write15_res, h3_2, d0, d1, d2, dynamic_address);
}

// h3_3_update_0_read
//	h3_3_rd0
//	h3_3_rd1
//	h3_3_rd2
//	h3_3_rd3
//	h3_3_rd4
//	h3_3_rd5
//	h3_3_rd6
//	h3_3_rd7
//	h3_3_rd8
//	h3_3_rd9
//	h3_3_rd10
//	h3_3_rd11
//	h3_3_rd12
//	h3_3_rd13
//	h3_3_rd14
//	h3_3_rd15
//	h3_3_rd16
//	h3_3_rd17
//	h3_3_rd18
//	h3_3_rd19
//	h3_3_rd20
//	h3_3_rd21
//	h3_3_rd22
//	h3_3_rd23
//	h3_3_rd24
//	h3_3_rd25
//	h3_3_rd26
//	h3_3_rd27
//	h3_3_rd28
//	h3_3_rd29
//	h3_3_rd30
//	h3_3_rd31
//	h3_3_rd32
//	h3_3_rd33
//	h3_3_rd34
//	h3_3_rd35
//	h3_3_rd36
//	h3_3_rd37
//	h3_3_rd38
//	h3_3_rd39
//	h3_3_rd40
//	h3_3_rd41
//	h3_3_rd42
//	h3_3_rd43
//	h3_3_rd44
//	h3_3_rd45
//	h3_3_rd46
//	h3_3_rd47
//	h3_3_rd48
//	h3_3_rd49
//	h3_3_rd50
//	h3_3_rd51
//	h3_3_rd52
//	h3_3_rd53
//	h3_3_rd54
//	h3_3_rd55
//	h3_3_rd56
//	h3_3_rd57
//	h3_3_rd58
//	h3_3_rd59
//	h3_3_rd60
//	h3_3_rd61
//	h3_3_rd62
//	h3_3_rd63
//	h3_3_rd64
//	h3_3_rd65
//	h3_3_rd66
//	h3_3_rd67
//	h3_3_rd68
//	h3_3_rd69
//	h3_3_rd70
//	h3_3_rd71
//	h3_3_rd72
//	h3_3_rd73
//	h3_3_rd74
//	h3_3_rd75
//	h3_3_rd76
//	h3_3_rd77
//	h3_3_rd78
//	h3_3_rd79
//	h3_3_rd80
//	h3_3_rd81
//	h3_3_rd82
//	h3_3_rd83
//	h3_3_rd84
//	h3_3_rd85
//	h3_3_rd86
//	h3_3_rd87
//	h3_3_rd88
//	h3_3_rd89
//	h3_3_rd90
//	h3_3_rd91
//	h3_3_rd92
//	h3_3_rd93
//	h3_3_rd94
//	h3_3_rd95
//	h3_3_rd96
//	h3_3_rd97
//	h3_3_rd98
//	h3_3_rd99
//	h3_3_rd100
//	h3_3_rd101
//	h3_3_rd102
//	h3_3_rd103
//	h3_3_rd104
//	h3_3_rd105
//	h3_3_rd106
//	h3_3_rd107
//	h3_3_rd108
//	h3_3_rd109
//	h3_3_rd110
//	h3_3_rd111
inline hw_uint<3584> h3_2_h3_3_update_0_read_bundle_read(h3_2_cache& h3_2, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_3_rd0
    // h3_3_rd1
    // h3_3_rd2
    // h3_3_rd3
    // h3_3_rd4
    // h3_3_rd5
    // h3_3_rd6
    // h3_3_rd7
    // h3_3_rd8
    // h3_3_rd9
    // h3_3_rd10
    // h3_3_rd11
    // h3_3_rd12
    // h3_3_rd13
    // h3_3_rd14
    // h3_3_rd15
    // h3_3_rd16
    // h3_3_rd17
    // h3_3_rd18
    // h3_3_rd19
    // h3_3_rd20
    // h3_3_rd21
    // h3_3_rd22
    // h3_3_rd23
    // h3_3_rd24
    // h3_3_rd25
    // h3_3_rd26
    // h3_3_rd27
    // h3_3_rd28
    // h3_3_rd29
    // h3_3_rd30
    // h3_3_rd31
    // h3_3_rd32
    // h3_3_rd33
    // h3_3_rd34
    // h3_3_rd35
    // h3_3_rd36
    // h3_3_rd37
    // h3_3_rd38
    // h3_3_rd39
    // h3_3_rd40
    // h3_3_rd41
    // h3_3_rd42
    // h3_3_rd43
    // h3_3_rd44
    // h3_3_rd45
    // h3_3_rd46
    // h3_3_rd47
    // h3_3_rd48
    // h3_3_rd49
    // h3_3_rd50
    // h3_3_rd51
    // h3_3_rd52
    // h3_3_rd53
    // h3_3_rd54
    // h3_3_rd55
    // h3_3_rd56
    // h3_3_rd57
    // h3_3_rd58
    // h3_3_rd59
    // h3_3_rd60
    // h3_3_rd61
    // h3_3_rd62
    // h3_3_rd63
    // h3_3_rd64
    // h3_3_rd65
    // h3_3_rd66
    // h3_3_rd67
    // h3_3_rd68
    // h3_3_rd69
    // h3_3_rd70
    // h3_3_rd71
    // h3_3_rd72
    // h3_3_rd73
    // h3_3_rd74
    // h3_3_rd75
    // h3_3_rd76
    // h3_3_rd77
    // h3_3_rd78
    // h3_3_rd79
    // h3_3_rd80
    // h3_3_rd81
    // h3_3_rd82
    // h3_3_rd83
    // h3_3_rd84
    // h3_3_rd85
    // h3_3_rd86
    // h3_3_rd87
    // h3_3_rd88
    // h3_3_rd89
    // h3_3_rd90
    // h3_3_rd91
    // h3_3_rd92
    // h3_3_rd93
    // h3_3_rd94
    // h3_3_rd95
    // h3_3_rd96
    // h3_3_rd97
    // h3_3_rd98
    // h3_3_rd99
    // h3_3_rd100
    // h3_3_rd101
    // h3_3_rd102
    // h3_3_rd103
    // h3_3_rd104
    // h3_3_rd105
    // h3_3_rd106
    // h3_3_rd107
    // h3_3_rd108
    // h3_3_rd109
    // h3_3_rd110
    // h3_3_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_3_rd0_res = h3_3_rd0_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_3_rd0_res);
	hw_uint<32>  h3_3_rd1_res = h3_3_rd1_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_3_rd1_res);
	hw_uint<32>  h3_3_rd2_res = h3_3_rd2_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_3_rd2_res);
	hw_uint<32>  h3_3_rd3_res = h3_3_rd3_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_3_rd3_res);
	hw_uint<32>  h3_3_rd4_res = h3_3_rd4_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_3_rd4_res);
	hw_uint<32>  h3_3_rd5_res = h3_3_rd5_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_3_rd5_res);
	hw_uint<32>  h3_3_rd6_res = h3_3_rd6_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_3_rd6_res);
	hw_uint<32>  h3_3_rd7_res = h3_3_rd7_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_3_rd7_res);
	hw_uint<32>  h3_3_rd8_res = h3_3_rd8_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_3_rd8_res);
	hw_uint<32>  h3_3_rd9_res = h3_3_rd9_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_3_rd9_res);
	hw_uint<32>  h3_3_rd10_res = h3_3_rd10_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_3_rd10_res);
	hw_uint<32>  h3_3_rd11_res = h3_3_rd11_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_3_rd11_res);
	hw_uint<32>  h3_3_rd12_res = h3_3_rd12_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_3_rd12_res);
	hw_uint<32>  h3_3_rd13_res = h3_3_rd13_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_3_rd13_res);
	hw_uint<32>  h3_3_rd14_res = h3_3_rd14_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_3_rd14_res);
	hw_uint<32>  h3_3_rd15_res = h3_3_rd15_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_3_rd15_res);
	hw_uint<32>  h3_3_rd16_res = h3_3_rd16_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_3_rd16_res);
	hw_uint<32>  h3_3_rd17_res = h3_3_rd17_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_3_rd17_res);
	hw_uint<32>  h3_3_rd18_res = h3_3_rd18_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_3_rd18_res);
	hw_uint<32>  h3_3_rd19_res = h3_3_rd19_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_3_rd19_res);
	hw_uint<32>  h3_3_rd20_res = h3_3_rd20_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_3_rd20_res);
	hw_uint<32>  h3_3_rd21_res = h3_3_rd21_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_3_rd21_res);
	hw_uint<32>  h3_3_rd22_res = h3_3_rd22_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_3_rd22_res);
	hw_uint<32>  h3_3_rd23_res = h3_3_rd23_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_3_rd23_res);
	hw_uint<32>  h3_3_rd24_res = h3_3_rd24_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_3_rd24_res);
	hw_uint<32>  h3_3_rd25_res = h3_3_rd25_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_3_rd25_res);
	hw_uint<32>  h3_3_rd26_res = h3_3_rd26_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_3_rd26_res);
	hw_uint<32>  h3_3_rd27_res = h3_3_rd27_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_3_rd27_res);
	hw_uint<32>  h3_3_rd28_res = h3_3_rd28_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_3_rd28_res);
	hw_uint<32>  h3_3_rd29_res = h3_3_rd29_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_3_rd29_res);
	hw_uint<32>  h3_3_rd30_res = h3_3_rd30_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_3_rd30_res);
	hw_uint<32>  h3_3_rd31_res = h3_3_rd31_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_3_rd31_res);
	hw_uint<32>  h3_3_rd32_res = h3_3_rd32_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_3_rd32_res);
	hw_uint<32>  h3_3_rd33_res = h3_3_rd33_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_3_rd33_res);
	hw_uint<32>  h3_3_rd34_res = h3_3_rd34_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_3_rd34_res);
	hw_uint<32>  h3_3_rd35_res = h3_3_rd35_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_3_rd35_res);
	hw_uint<32>  h3_3_rd36_res = h3_3_rd36_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_3_rd36_res);
	hw_uint<32>  h3_3_rd37_res = h3_3_rd37_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_3_rd37_res);
	hw_uint<32>  h3_3_rd38_res = h3_3_rd38_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_3_rd38_res);
	hw_uint<32>  h3_3_rd39_res = h3_3_rd39_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_3_rd39_res);
	hw_uint<32>  h3_3_rd40_res = h3_3_rd40_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_3_rd40_res);
	hw_uint<32>  h3_3_rd41_res = h3_3_rd41_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_3_rd41_res);
	hw_uint<32>  h3_3_rd42_res = h3_3_rd42_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_3_rd42_res);
	hw_uint<32>  h3_3_rd43_res = h3_3_rd43_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_3_rd43_res);
	hw_uint<32>  h3_3_rd44_res = h3_3_rd44_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_3_rd44_res);
	hw_uint<32>  h3_3_rd45_res = h3_3_rd45_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_3_rd45_res);
	hw_uint<32>  h3_3_rd46_res = h3_3_rd46_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_3_rd46_res);
	hw_uint<32>  h3_3_rd47_res = h3_3_rd47_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_3_rd47_res);
	hw_uint<32>  h3_3_rd48_res = h3_3_rd48_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_3_rd48_res);
	hw_uint<32>  h3_3_rd49_res = h3_3_rd49_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_3_rd49_res);
	hw_uint<32>  h3_3_rd50_res = h3_3_rd50_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_3_rd50_res);
	hw_uint<32>  h3_3_rd51_res = h3_3_rd51_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_3_rd51_res);
	hw_uint<32>  h3_3_rd52_res = h3_3_rd52_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_3_rd52_res);
	hw_uint<32>  h3_3_rd53_res = h3_3_rd53_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_3_rd53_res);
	hw_uint<32>  h3_3_rd54_res = h3_3_rd54_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_3_rd54_res);
	hw_uint<32>  h3_3_rd55_res = h3_3_rd55_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_3_rd55_res);
	hw_uint<32>  h3_3_rd56_res = h3_3_rd56_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_3_rd56_res);
	hw_uint<32>  h3_3_rd57_res = h3_3_rd57_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_3_rd57_res);
	hw_uint<32>  h3_3_rd58_res = h3_3_rd58_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_3_rd58_res);
	hw_uint<32>  h3_3_rd59_res = h3_3_rd59_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_3_rd59_res);
	hw_uint<32>  h3_3_rd60_res = h3_3_rd60_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_3_rd60_res);
	hw_uint<32>  h3_3_rd61_res = h3_3_rd61_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_3_rd61_res);
	hw_uint<32>  h3_3_rd62_res = h3_3_rd62_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_3_rd62_res);
	hw_uint<32>  h3_3_rd63_res = h3_3_rd63_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_3_rd63_res);
	hw_uint<32>  h3_3_rd64_res = h3_3_rd64_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_3_rd64_res);
	hw_uint<32>  h3_3_rd65_res = h3_3_rd65_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_3_rd65_res);
	hw_uint<32>  h3_3_rd66_res = h3_3_rd66_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_3_rd66_res);
	hw_uint<32>  h3_3_rd67_res = h3_3_rd67_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_3_rd67_res);
	hw_uint<32>  h3_3_rd68_res = h3_3_rd68_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_3_rd68_res);
	hw_uint<32>  h3_3_rd69_res = h3_3_rd69_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_3_rd69_res);
	hw_uint<32>  h3_3_rd70_res = h3_3_rd70_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_3_rd70_res);
	hw_uint<32>  h3_3_rd71_res = h3_3_rd71_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_3_rd71_res);
	hw_uint<32>  h3_3_rd72_res = h3_3_rd72_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_3_rd72_res);
	hw_uint<32>  h3_3_rd73_res = h3_3_rd73_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_3_rd73_res);
	hw_uint<32>  h3_3_rd74_res = h3_3_rd74_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_3_rd74_res);
	hw_uint<32>  h3_3_rd75_res = h3_3_rd75_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_3_rd75_res);
	hw_uint<32>  h3_3_rd76_res = h3_3_rd76_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_3_rd76_res);
	hw_uint<32>  h3_3_rd77_res = h3_3_rd77_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_3_rd77_res);
	hw_uint<32>  h3_3_rd78_res = h3_3_rd78_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_3_rd78_res);
	hw_uint<32>  h3_3_rd79_res = h3_3_rd79_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_3_rd79_res);
	hw_uint<32>  h3_3_rd80_res = h3_3_rd80_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_3_rd80_res);
	hw_uint<32>  h3_3_rd81_res = h3_3_rd81_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_3_rd81_res);
	hw_uint<32>  h3_3_rd82_res = h3_3_rd82_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_3_rd82_res);
	hw_uint<32>  h3_3_rd83_res = h3_3_rd83_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_3_rd83_res);
	hw_uint<32>  h3_3_rd84_res = h3_3_rd84_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_3_rd84_res);
	hw_uint<32>  h3_3_rd85_res = h3_3_rd85_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_3_rd85_res);
	hw_uint<32>  h3_3_rd86_res = h3_3_rd86_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_3_rd86_res);
	hw_uint<32>  h3_3_rd87_res = h3_3_rd87_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_3_rd87_res);
	hw_uint<32>  h3_3_rd88_res = h3_3_rd88_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_3_rd88_res);
	hw_uint<32>  h3_3_rd89_res = h3_3_rd89_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_3_rd89_res);
	hw_uint<32>  h3_3_rd90_res = h3_3_rd90_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_3_rd90_res);
	hw_uint<32>  h3_3_rd91_res = h3_3_rd91_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_3_rd91_res);
	hw_uint<32>  h3_3_rd92_res = h3_3_rd92_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_3_rd92_res);
	hw_uint<32>  h3_3_rd93_res = h3_3_rd93_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_3_rd93_res);
	hw_uint<32>  h3_3_rd94_res = h3_3_rd94_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_3_rd94_res);
	hw_uint<32>  h3_3_rd95_res = h3_3_rd95_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_3_rd95_res);
	hw_uint<32>  h3_3_rd96_res = h3_3_rd96_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_3_rd96_res);
	hw_uint<32>  h3_3_rd97_res = h3_3_rd97_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_3_rd97_res);
	hw_uint<32>  h3_3_rd98_res = h3_3_rd98_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_3_rd98_res);
	hw_uint<32>  h3_3_rd99_res = h3_3_rd99_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_3_rd99_res);
	hw_uint<32>  h3_3_rd100_res = h3_3_rd100_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_3_rd100_res);
	hw_uint<32>  h3_3_rd101_res = h3_3_rd101_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_3_rd101_res);
	hw_uint<32>  h3_3_rd102_res = h3_3_rd102_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_3_rd102_res);
	hw_uint<32>  h3_3_rd103_res = h3_3_rd103_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_3_rd103_res);
	hw_uint<32>  h3_3_rd104_res = h3_3_rd104_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_3_rd104_res);
	hw_uint<32>  h3_3_rd105_res = h3_3_rd105_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_3_rd105_res);
	hw_uint<32>  h3_3_rd106_res = h3_3_rd106_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_3_rd106_res);
	hw_uint<32>  h3_3_rd107_res = h3_3_rd107_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_3_rd107_res);
	hw_uint<32>  h3_3_rd108_res = h3_3_rd108_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_3_rd108_res);
	hw_uint<32>  h3_3_rd109_res = h3_3_rd109_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_3_rd109_res);
	hw_uint<32>  h3_3_rd110_res = h3_3_rd110_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_3_rd110_res);
	hw_uint<32>  h3_3_rd111_res = h3_3_rd111_select(h3_2, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_3_rd111_res);
	return result;
}

struct h3_3_h3_3_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-48, 176], [-4, 130], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 7
  // 0, 17, 2177, 2192, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 14> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 15> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 2159> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2191() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2192() {
		return f6;
	}

	inline hw_uint<32>  peek_2193() {
		return f8;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f10;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-47, 161], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-38, 170], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-37, 171], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-36, 172], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-35, 173], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-34, 174], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-49, 175], [-3, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 7
  // 0, 17, 2177, 2193, 2194, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 14> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 2159> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2194() {
		return f8;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f10;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-46, 162], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-45, 163], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-44, 164], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-43, 165], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-42, 166], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-41, 167], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-40, 168], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_h3_3_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-39, 169], [-4, 131], [-3, 34]}
	// Capacity: 4370
	// # of read delays: 6
  // 0, 17, 2177, 2193, 2209, 4369
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 16> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 2159> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 15> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 15> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 2159> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_16() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_17() {
		return f2;
	}

	inline hw_uint<32>  peek_2176() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_2177() {
		return f4;
	}

	inline hw_uint<32>  peek_2192() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_2193() {
		return f6;
	}

	inline hw_uint<32>  peek_2208() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_2209() {
		return f8;
	}

	inline hw_uint<32>  peek_4368() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_4369() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 15
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 15 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 2159
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 2159 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 16
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 16 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_3_cache {
  // # of banks: 16
  h3_3_h3_3_update_0_write0_merged_banks_7_cache h3_3_h3_3_update_0_write0_merged_banks_7;
  h3_3_h3_3_update_0_write1_merged_banks_7_cache h3_3_h3_3_update_0_write1_merged_banks_7;
  h3_3_h3_3_update_0_write10_merged_banks_7_cache h3_3_h3_3_update_0_write10_merged_banks_7;
  h3_3_h3_3_update_0_write11_merged_banks_7_cache h3_3_h3_3_update_0_write11_merged_banks_7;
  h3_3_h3_3_update_0_write12_merged_banks_7_cache h3_3_h3_3_update_0_write12_merged_banks_7;
  h3_3_h3_3_update_0_write13_merged_banks_7_cache h3_3_h3_3_update_0_write13_merged_banks_7;
  h3_3_h3_3_update_0_write14_merged_banks_7_cache h3_3_h3_3_update_0_write14_merged_banks_7;
  h3_3_h3_3_update_0_write15_merged_banks_7_cache h3_3_h3_3_update_0_write15_merged_banks_7;
  h3_3_h3_3_update_0_write2_merged_banks_7_cache h3_3_h3_3_update_0_write2_merged_banks_7;
  h3_3_h3_3_update_0_write3_merged_banks_7_cache h3_3_h3_3_update_0_write3_merged_banks_7;
  h3_3_h3_3_update_0_write4_merged_banks_7_cache h3_3_h3_3_update_0_write4_merged_banks_7;
  h3_3_h3_3_update_0_write5_merged_banks_7_cache h3_3_h3_3_update_0_write5_merged_banks_7;
  h3_3_h3_3_update_0_write6_merged_banks_7_cache h3_3_h3_3_update_0_write6_merged_banks_7;
  h3_3_h3_3_update_0_write7_merged_banks_7_cache h3_3_h3_3_update_0_write7_merged_banks_7;
  h3_3_h3_3_update_0_write8_merged_banks_7_cache h3_3_h3_3_update_0_write8_merged_banks_7;
  h3_3_h3_3_update_0_write9_merged_banks_7_cache h3_3_h3_3_update_0_write9_merged_banks_7;
};



inline void h3_3_h3_3_update_0_write0_write(hw_uint<32> & h3_3_h3_3_update_0_write0, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.push(h3_3_h3_3_update_0_write0);
}

inline void h3_3_h3_3_update_0_write1_write(hw_uint<32> & h3_3_h3_3_update_0_write1, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.push(h3_3_h3_3_update_0_write1);
}

inline void h3_3_h3_3_update_0_write10_write(hw_uint<32> & h3_3_h3_3_update_0_write10, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.push(h3_3_h3_3_update_0_write10);
}

inline void h3_3_h3_3_update_0_write11_write(hw_uint<32> & h3_3_h3_3_update_0_write11, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.push(h3_3_h3_3_update_0_write11);
}

inline void h3_3_h3_3_update_0_write12_write(hw_uint<32> & h3_3_h3_3_update_0_write12, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.push(h3_3_h3_3_update_0_write12);
}

inline void h3_3_h3_3_update_0_write13_write(hw_uint<32> & h3_3_h3_3_update_0_write13, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.push(h3_3_h3_3_update_0_write13);
}

inline void h3_3_h3_3_update_0_write14_write(hw_uint<32> & h3_3_h3_3_update_0_write14, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.push(h3_3_h3_3_update_0_write14);
}

inline void h3_3_h3_3_update_0_write15_write(hw_uint<32> & h3_3_h3_3_update_0_write15, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.push(h3_3_h3_3_update_0_write15);
}

inline void h3_3_h3_3_update_0_write2_write(hw_uint<32> & h3_3_h3_3_update_0_write2, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.push(h3_3_h3_3_update_0_write2);
}

inline void h3_3_h3_3_update_0_write3_write(hw_uint<32> & h3_3_h3_3_update_0_write3, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.push(h3_3_h3_3_update_0_write3);
}

inline void h3_3_h3_3_update_0_write4_write(hw_uint<32> & h3_3_h3_3_update_0_write4, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.push(h3_3_h3_3_update_0_write4);
}

inline void h3_3_h3_3_update_0_write5_write(hw_uint<32> & h3_3_h3_3_update_0_write5, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.push(h3_3_h3_3_update_0_write5);
}

inline void h3_3_h3_3_update_0_write6_write(hw_uint<32> & h3_3_h3_3_update_0_write6, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.push(h3_3_h3_3_update_0_write6);
}

inline void h3_3_h3_3_update_0_write7_write(hw_uint<32> & h3_3_h3_3_update_0_write7, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.push(h3_3_h3_3_update_0_write7);
}

inline void h3_3_h3_3_update_0_write8_write(hw_uint<32> & h3_3_h3_3_update_0_write8, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.push(h3_3_h3_3_update_0_write8);
}

inline void h3_3_h3_3_update_0_write9_write(hw_uint<32> & h3_3_h3_3_update_0_write9, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.push(h3_3_h3_3_update_0_write9);
}

inline hw_uint<32>  h3_4_rd0_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd0 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[-1 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_2194();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd1_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd1 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd10_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd10 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd100_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd100 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd101_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd101 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd102_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd102 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd103_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd103 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd104_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd104 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd105_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd105 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd106_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd106 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd107_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd107 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd108_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd108 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd109_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd109 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd11_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd11 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd110_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd110 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[15 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write15 = h3_3.h3_3_h3_3_update_0_write15_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_4_rd111_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd111 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_2192();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd12_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd12 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd13_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd13 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd14_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd14 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd15_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd15 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd16_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd16 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd17_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd17 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd18_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd18 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd19_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd19 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd2_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd2 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd20_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd20 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd21_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd21 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[2 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write2 = h3_3.h3_3_h3_3_update_0_write2_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_4_rd22_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd22 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd23_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd23 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd24_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd24 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd25_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd25 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd26_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd26 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd27_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd27 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd28_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd28 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[3 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write3 = h3_3.h3_3_h3_3_update_0_write3_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_4_rd29_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd29 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd3_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd3 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd30_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd30 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd31_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd31 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd32_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd32 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd33_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd33 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd34_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd34 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd35_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd35 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[4 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write4 = h3_3.h3_3_h3_3_update_0_write4_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_4_rd36_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd36 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd37_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd37 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd38_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd38 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd39_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd39 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd4_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd4 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd40_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd40 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd41_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd41 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd42_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd42 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[5 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write5 = h3_3.h3_3_h3_3_update_0_write5_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_4_rd43_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd43 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd44_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd44 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd45_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd45 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd46_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd46 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd47_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd47 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd48_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd48 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd49_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd49 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[6 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write6 = h3_3.h3_3_h3_3_update_0_write6_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_4_rd5_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd5 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd50_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd50 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd51_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd51 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd52_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd52 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd53_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd53 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd54_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd54 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd55_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd55 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd56_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd56 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[7 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write7 = h3_3.h3_3_h3_3_update_0_write7_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_4_rd57_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd57 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd58_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd58 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd59_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd59 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd6_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd6 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd60_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd60 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd61_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd61 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd62_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd62 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd63_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd63 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[8 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write8 = h3_3.h3_3_h3_3_update_0_write8_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_4_rd64_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd64 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd65_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd65 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd66_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd66 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd67_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd67 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd68_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd68 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd69_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd69 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd7_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd7 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write0 = h3_3.h3_3_h3_3_update_0_write0_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_4_rd70_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd70 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[9 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write9 = h3_3.h3_3_h3_3_update_0_write9_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_4_rd71_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd71 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd72_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd72 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd73_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd73 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd74_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd74 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd75_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd75 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd76_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd76 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd77_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd77 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[10 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write10 = h3_3.h3_3_h3_3_update_0_write10_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_4_rd78_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd78 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd79_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd79 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd8_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd8 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd80_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd80 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd81_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd81 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd82_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd82 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd83_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd83 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd84_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd84 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[11 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write11 = h3_3.h3_3_h3_3_update_0_write11_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_4_rd85_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd85 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd86_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd86 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd87_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd87 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd88_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd88 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd89_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd89 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd9_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd9 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[1 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write1 = h3_3.h3_3_h3_3_update_0_write1_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_4_rd90_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd90 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd91_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd91 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[12 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write12 = h3_3.h3_3_h3_3_update_0_write12_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_4_rd92_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd92 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd93_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd93 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, -1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_4369();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd94_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd94 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd95_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd95 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, 1 + d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_17();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd96_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd96 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, 1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_2177();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd97_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd97 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_4_rd98_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd98 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[13 + 16d0, d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write13 = h3_3.h3_3_h3_3_update_0_write13_merged_banks_7.peek_2193();
  return value_h3_3_h3_3_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_4_rd99_select(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_4_rd99 read pattern: { h3_4_update_0[d0, d1, d2] -> h3_3[14 + 16d0, -1 + d1, d2] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Read schedule : { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  // Write schedule: { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
  auto value_h3_3_h3_3_update_0_write14 = h3_3.h3_3_h3_3_update_0_write14_merged_banks_7.peek_2209();
  return value_h3_3_h3_3_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_3_update_0_write
//	h3_3_h3_3_update_0_write0
//	h3_3_h3_3_update_0_write1
//	h3_3_h3_3_update_0_write2
//	h3_3_h3_3_update_0_write3
//	h3_3_h3_3_update_0_write4
//	h3_3_h3_3_update_0_write5
//	h3_3_h3_3_update_0_write6
//	h3_3_h3_3_update_0_write7
//	h3_3_h3_3_update_0_write8
//	h3_3_h3_3_update_0_write9
//	h3_3_h3_3_update_0_write10
//	h3_3_h3_3_update_0_write11
//	h3_3_h3_3_update_0_write12
//	h3_3_h3_3_update_0_write13
//	h3_3_h3_3_update_0_write14
//	h3_3_h3_3_update_0_write15
inline void h3_3_h3_3_update_0_write_bundle_write(hw_uint<512>& h3_3_update_0_write, h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_3_h3_3_update_0_write0_res = h3_3_update_0_write.extract<0, 31>();
	h3_3_h3_3_update_0_write0_write(h3_3_h3_3_update_0_write0_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write1_res = h3_3_update_0_write.extract<32, 63>();
	h3_3_h3_3_update_0_write1_write(h3_3_h3_3_update_0_write1_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write2_res = h3_3_update_0_write.extract<64, 95>();
	h3_3_h3_3_update_0_write2_write(h3_3_h3_3_update_0_write2_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write3_res = h3_3_update_0_write.extract<96, 127>();
	h3_3_h3_3_update_0_write3_write(h3_3_h3_3_update_0_write3_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write4_res = h3_3_update_0_write.extract<128, 159>();
	h3_3_h3_3_update_0_write4_write(h3_3_h3_3_update_0_write4_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write5_res = h3_3_update_0_write.extract<160, 191>();
	h3_3_h3_3_update_0_write5_write(h3_3_h3_3_update_0_write5_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write6_res = h3_3_update_0_write.extract<192, 223>();
	h3_3_h3_3_update_0_write6_write(h3_3_h3_3_update_0_write6_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write7_res = h3_3_update_0_write.extract<224, 255>();
	h3_3_h3_3_update_0_write7_write(h3_3_h3_3_update_0_write7_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write8_res = h3_3_update_0_write.extract<256, 287>();
	h3_3_h3_3_update_0_write8_write(h3_3_h3_3_update_0_write8_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write9_res = h3_3_update_0_write.extract<288, 319>();
	h3_3_h3_3_update_0_write9_write(h3_3_h3_3_update_0_write9_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write10_res = h3_3_update_0_write.extract<320, 351>();
	h3_3_h3_3_update_0_write10_write(h3_3_h3_3_update_0_write10_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write11_res = h3_3_update_0_write.extract<352, 383>();
	h3_3_h3_3_update_0_write11_write(h3_3_h3_3_update_0_write11_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write12_res = h3_3_update_0_write.extract<384, 415>();
	h3_3_h3_3_update_0_write12_write(h3_3_h3_3_update_0_write12_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write13_res = h3_3_update_0_write.extract<416, 447>();
	h3_3_h3_3_update_0_write13_write(h3_3_h3_3_update_0_write13_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write14_res = h3_3_update_0_write.extract<448, 479>();
	h3_3_h3_3_update_0_write14_write(h3_3_h3_3_update_0_write14_res, h3_3, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_3_h3_3_update_0_write15_res = h3_3_update_0_write.extract<480, 511>();
	h3_3_h3_3_update_0_write15_write(h3_3_h3_3_update_0_write15_res, h3_3, d0, d1, d2, dynamic_address);
}

// h3_4_update_0_read
//	h3_4_rd0
//	h3_4_rd1
//	h3_4_rd2
//	h3_4_rd3
//	h3_4_rd4
//	h3_4_rd5
//	h3_4_rd6
//	h3_4_rd7
//	h3_4_rd8
//	h3_4_rd9
//	h3_4_rd10
//	h3_4_rd11
//	h3_4_rd12
//	h3_4_rd13
//	h3_4_rd14
//	h3_4_rd15
//	h3_4_rd16
//	h3_4_rd17
//	h3_4_rd18
//	h3_4_rd19
//	h3_4_rd20
//	h3_4_rd21
//	h3_4_rd22
//	h3_4_rd23
//	h3_4_rd24
//	h3_4_rd25
//	h3_4_rd26
//	h3_4_rd27
//	h3_4_rd28
//	h3_4_rd29
//	h3_4_rd30
//	h3_4_rd31
//	h3_4_rd32
//	h3_4_rd33
//	h3_4_rd34
//	h3_4_rd35
//	h3_4_rd36
//	h3_4_rd37
//	h3_4_rd38
//	h3_4_rd39
//	h3_4_rd40
//	h3_4_rd41
//	h3_4_rd42
//	h3_4_rd43
//	h3_4_rd44
//	h3_4_rd45
//	h3_4_rd46
//	h3_4_rd47
//	h3_4_rd48
//	h3_4_rd49
//	h3_4_rd50
//	h3_4_rd51
//	h3_4_rd52
//	h3_4_rd53
//	h3_4_rd54
//	h3_4_rd55
//	h3_4_rd56
//	h3_4_rd57
//	h3_4_rd58
//	h3_4_rd59
//	h3_4_rd60
//	h3_4_rd61
//	h3_4_rd62
//	h3_4_rd63
//	h3_4_rd64
//	h3_4_rd65
//	h3_4_rd66
//	h3_4_rd67
//	h3_4_rd68
//	h3_4_rd69
//	h3_4_rd70
//	h3_4_rd71
//	h3_4_rd72
//	h3_4_rd73
//	h3_4_rd74
//	h3_4_rd75
//	h3_4_rd76
//	h3_4_rd77
//	h3_4_rd78
//	h3_4_rd79
//	h3_4_rd80
//	h3_4_rd81
//	h3_4_rd82
//	h3_4_rd83
//	h3_4_rd84
//	h3_4_rd85
//	h3_4_rd86
//	h3_4_rd87
//	h3_4_rd88
//	h3_4_rd89
//	h3_4_rd90
//	h3_4_rd91
//	h3_4_rd92
//	h3_4_rd93
//	h3_4_rd94
//	h3_4_rd95
//	h3_4_rd96
//	h3_4_rd97
//	h3_4_rd98
//	h3_4_rd99
//	h3_4_rd100
//	h3_4_rd101
//	h3_4_rd102
//	h3_4_rd103
//	h3_4_rd104
//	h3_4_rd105
//	h3_4_rd106
//	h3_4_rd107
//	h3_4_rd108
//	h3_4_rd109
//	h3_4_rd110
//	h3_4_rd111
inline hw_uint<3584> h3_3_h3_4_update_0_read_bundle_read(h3_3_cache& h3_3, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_4_rd0
    // h3_4_rd1
    // h3_4_rd2
    // h3_4_rd3
    // h3_4_rd4
    // h3_4_rd5
    // h3_4_rd6
    // h3_4_rd7
    // h3_4_rd8
    // h3_4_rd9
    // h3_4_rd10
    // h3_4_rd11
    // h3_4_rd12
    // h3_4_rd13
    // h3_4_rd14
    // h3_4_rd15
    // h3_4_rd16
    // h3_4_rd17
    // h3_4_rd18
    // h3_4_rd19
    // h3_4_rd20
    // h3_4_rd21
    // h3_4_rd22
    // h3_4_rd23
    // h3_4_rd24
    // h3_4_rd25
    // h3_4_rd26
    // h3_4_rd27
    // h3_4_rd28
    // h3_4_rd29
    // h3_4_rd30
    // h3_4_rd31
    // h3_4_rd32
    // h3_4_rd33
    // h3_4_rd34
    // h3_4_rd35
    // h3_4_rd36
    // h3_4_rd37
    // h3_4_rd38
    // h3_4_rd39
    // h3_4_rd40
    // h3_4_rd41
    // h3_4_rd42
    // h3_4_rd43
    // h3_4_rd44
    // h3_4_rd45
    // h3_4_rd46
    // h3_4_rd47
    // h3_4_rd48
    // h3_4_rd49
    // h3_4_rd50
    // h3_4_rd51
    // h3_4_rd52
    // h3_4_rd53
    // h3_4_rd54
    // h3_4_rd55
    // h3_4_rd56
    // h3_4_rd57
    // h3_4_rd58
    // h3_4_rd59
    // h3_4_rd60
    // h3_4_rd61
    // h3_4_rd62
    // h3_4_rd63
    // h3_4_rd64
    // h3_4_rd65
    // h3_4_rd66
    // h3_4_rd67
    // h3_4_rd68
    // h3_4_rd69
    // h3_4_rd70
    // h3_4_rd71
    // h3_4_rd72
    // h3_4_rd73
    // h3_4_rd74
    // h3_4_rd75
    // h3_4_rd76
    // h3_4_rd77
    // h3_4_rd78
    // h3_4_rd79
    // h3_4_rd80
    // h3_4_rd81
    // h3_4_rd82
    // h3_4_rd83
    // h3_4_rd84
    // h3_4_rd85
    // h3_4_rd86
    // h3_4_rd87
    // h3_4_rd88
    // h3_4_rd89
    // h3_4_rd90
    // h3_4_rd91
    // h3_4_rd92
    // h3_4_rd93
    // h3_4_rd94
    // h3_4_rd95
    // h3_4_rd96
    // h3_4_rd97
    // h3_4_rd98
    // h3_4_rd99
    // h3_4_rd100
    // h3_4_rd101
    // h3_4_rd102
    // h3_4_rd103
    // h3_4_rd104
    // h3_4_rd105
    // h3_4_rd106
    // h3_4_rd107
    // h3_4_rd108
    // h3_4_rd109
    // h3_4_rd110
    // h3_4_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_4_rd0_res = h3_4_rd0_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_4_rd0_res);
	hw_uint<32>  h3_4_rd1_res = h3_4_rd1_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_4_rd1_res);
	hw_uint<32>  h3_4_rd2_res = h3_4_rd2_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_4_rd2_res);
	hw_uint<32>  h3_4_rd3_res = h3_4_rd3_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_4_rd3_res);
	hw_uint<32>  h3_4_rd4_res = h3_4_rd4_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_4_rd4_res);
	hw_uint<32>  h3_4_rd5_res = h3_4_rd5_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_4_rd5_res);
	hw_uint<32>  h3_4_rd6_res = h3_4_rd6_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_4_rd6_res);
	hw_uint<32>  h3_4_rd7_res = h3_4_rd7_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_4_rd7_res);
	hw_uint<32>  h3_4_rd8_res = h3_4_rd8_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_4_rd8_res);
	hw_uint<32>  h3_4_rd9_res = h3_4_rd9_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_4_rd9_res);
	hw_uint<32>  h3_4_rd10_res = h3_4_rd10_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_4_rd10_res);
	hw_uint<32>  h3_4_rd11_res = h3_4_rd11_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_4_rd11_res);
	hw_uint<32>  h3_4_rd12_res = h3_4_rd12_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_4_rd12_res);
	hw_uint<32>  h3_4_rd13_res = h3_4_rd13_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_4_rd13_res);
	hw_uint<32>  h3_4_rd14_res = h3_4_rd14_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_4_rd14_res);
	hw_uint<32>  h3_4_rd15_res = h3_4_rd15_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_4_rd15_res);
	hw_uint<32>  h3_4_rd16_res = h3_4_rd16_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_4_rd16_res);
	hw_uint<32>  h3_4_rd17_res = h3_4_rd17_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_4_rd17_res);
	hw_uint<32>  h3_4_rd18_res = h3_4_rd18_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_4_rd18_res);
	hw_uint<32>  h3_4_rd19_res = h3_4_rd19_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_4_rd19_res);
	hw_uint<32>  h3_4_rd20_res = h3_4_rd20_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_4_rd20_res);
	hw_uint<32>  h3_4_rd21_res = h3_4_rd21_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_4_rd21_res);
	hw_uint<32>  h3_4_rd22_res = h3_4_rd22_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_4_rd22_res);
	hw_uint<32>  h3_4_rd23_res = h3_4_rd23_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_4_rd23_res);
	hw_uint<32>  h3_4_rd24_res = h3_4_rd24_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_4_rd24_res);
	hw_uint<32>  h3_4_rd25_res = h3_4_rd25_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_4_rd25_res);
	hw_uint<32>  h3_4_rd26_res = h3_4_rd26_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_4_rd26_res);
	hw_uint<32>  h3_4_rd27_res = h3_4_rd27_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_4_rd27_res);
	hw_uint<32>  h3_4_rd28_res = h3_4_rd28_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_4_rd28_res);
	hw_uint<32>  h3_4_rd29_res = h3_4_rd29_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_4_rd29_res);
	hw_uint<32>  h3_4_rd30_res = h3_4_rd30_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_4_rd30_res);
	hw_uint<32>  h3_4_rd31_res = h3_4_rd31_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_4_rd31_res);
	hw_uint<32>  h3_4_rd32_res = h3_4_rd32_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_4_rd32_res);
	hw_uint<32>  h3_4_rd33_res = h3_4_rd33_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_4_rd33_res);
	hw_uint<32>  h3_4_rd34_res = h3_4_rd34_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_4_rd34_res);
	hw_uint<32>  h3_4_rd35_res = h3_4_rd35_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_4_rd35_res);
	hw_uint<32>  h3_4_rd36_res = h3_4_rd36_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_4_rd36_res);
	hw_uint<32>  h3_4_rd37_res = h3_4_rd37_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_4_rd37_res);
	hw_uint<32>  h3_4_rd38_res = h3_4_rd38_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_4_rd38_res);
	hw_uint<32>  h3_4_rd39_res = h3_4_rd39_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_4_rd39_res);
	hw_uint<32>  h3_4_rd40_res = h3_4_rd40_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_4_rd40_res);
	hw_uint<32>  h3_4_rd41_res = h3_4_rd41_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_4_rd41_res);
	hw_uint<32>  h3_4_rd42_res = h3_4_rd42_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_4_rd42_res);
	hw_uint<32>  h3_4_rd43_res = h3_4_rd43_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_4_rd43_res);
	hw_uint<32>  h3_4_rd44_res = h3_4_rd44_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_4_rd44_res);
	hw_uint<32>  h3_4_rd45_res = h3_4_rd45_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_4_rd45_res);
	hw_uint<32>  h3_4_rd46_res = h3_4_rd46_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_4_rd46_res);
	hw_uint<32>  h3_4_rd47_res = h3_4_rd47_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_4_rd47_res);
	hw_uint<32>  h3_4_rd48_res = h3_4_rd48_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_4_rd48_res);
	hw_uint<32>  h3_4_rd49_res = h3_4_rd49_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_4_rd49_res);
	hw_uint<32>  h3_4_rd50_res = h3_4_rd50_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_4_rd50_res);
	hw_uint<32>  h3_4_rd51_res = h3_4_rd51_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_4_rd51_res);
	hw_uint<32>  h3_4_rd52_res = h3_4_rd52_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_4_rd52_res);
	hw_uint<32>  h3_4_rd53_res = h3_4_rd53_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_4_rd53_res);
	hw_uint<32>  h3_4_rd54_res = h3_4_rd54_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_4_rd54_res);
	hw_uint<32>  h3_4_rd55_res = h3_4_rd55_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_4_rd55_res);
	hw_uint<32>  h3_4_rd56_res = h3_4_rd56_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_4_rd56_res);
	hw_uint<32>  h3_4_rd57_res = h3_4_rd57_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_4_rd57_res);
	hw_uint<32>  h3_4_rd58_res = h3_4_rd58_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_4_rd58_res);
	hw_uint<32>  h3_4_rd59_res = h3_4_rd59_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_4_rd59_res);
	hw_uint<32>  h3_4_rd60_res = h3_4_rd60_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_4_rd60_res);
	hw_uint<32>  h3_4_rd61_res = h3_4_rd61_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_4_rd61_res);
	hw_uint<32>  h3_4_rd62_res = h3_4_rd62_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_4_rd62_res);
	hw_uint<32>  h3_4_rd63_res = h3_4_rd63_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_4_rd63_res);
	hw_uint<32>  h3_4_rd64_res = h3_4_rd64_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_4_rd64_res);
	hw_uint<32>  h3_4_rd65_res = h3_4_rd65_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_4_rd65_res);
	hw_uint<32>  h3_4_rd66_res = h3_4_rd66_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_4_rd66_res);
	hw_uint<32>  h3_4_rd67_res = h3_4_rd67_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_4_rd67_res);
	hw_uint<32>  h3_4_rd68_res = h3_4_rd68_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_4_rd68_res);
	hw_uint<32>  h3_4_rd69_res = h3_4_rd69_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_4_rd69_res);
	hw_uint<32>  h3_4_rd70_res = h3_4_rd70_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_4_rd70_res);
	hw_uint<32>  h3_4_rd71_res = h3_4_rd71_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_4_rd71_res);
	hw_uint<32>  h3_4_rd72_res = h3_4_rd72_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_4_rd72_res);
	hw_uint<32>  h3_4_rd73_res = h3_4_rd73_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_4_rd73_res);
	hw_uint<32>  h3_4_rd74_res = h3_4_rd74_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_4_rd74_res);
	hw_uint<32>  h3_4_rd75_res = h3_4_rd75_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_4_rd75_res);
	hw_uint<32>  h3_4_rd76_res = h3_4_rd76_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_4_rd76_res);
	hw_uint<32>  h3_4_rd77_res = h3_4_rd77_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_4_rd77_res);
	hw_uint<32>  h3_4_rd78_res = h3_4_rd78_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_4_rd78_res);
	hw_uint<32>  h3_4_rd79_res = h3_4_rd79_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_4_rd79_res);
	hw_uint<32>  h3_4_rd80_res = h3_4_rd80_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_4_rd80_res);
	hw_uint<32>  h3_4_rd81_res = h3_4_rd81_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_4_rd81_res);
	hw_uint<32>  h3_4_rd82_res = h3_4_rd82_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_4_rd82_res);
	hw_uint<32>  h3_4_rd83_res = h3_4_rd83_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_4_rd83_res);
	hw_uint<32>  h3_4_rd84_res = h3_4_rd84_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_4_rd84_res);
	hw_uint<32>  h3_4_rd85_res = h3_4_rd85_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_4_rd85_res);
	hw_uint<32>  h3_4_rd86_res = h3_4_rd86_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_4_rd86_res);
	hw_uint<32>  h3_4_rd87_res = h3_4_rd87_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_4_rd87_res);
	hw_uint<32>  h3_4_rd88_res = h3_4_rd88_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_4_rd88_res);
	hw_uint<32>  h3_4_rd89_res = h3_4_rd89_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_4_rd89_res);
	hw_uint<32>  h3_4_rd90_res = h3_4_rd90_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_4_rd90_res);
	hw_uint<32>  h3_4_rd91_res = h3_4_rd91_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_4_rd91_res);
	hw_uint<32>  h3_4_rd92_res = h3_4_rd92_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_4_rd92_res);
	hw_uint<32>  h3_4_rd93_res = h3_4_rd93_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_4_rd93_res);
	hw_uint<32>  h3_4_rd94_res = h3_4_rd94_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_4_rd94_res);
	hw_uint<32>  h3_4_rd95_res = h3_4_rd95_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_4_rd95_res);
	hw_uint<32>  h3_4_rd96_res = h3_4_rd96_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_4_rd96_res);
	hw_uint<32>  h3_4_rd97_res = h3_4_rd97_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_4_rd97_res);
	hw_uint<32>  h3_4_rd98_res = h3_4_rd98_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_4_rd98_res);
	hw_uint<32>  h3_4_rd99_res = h3_4_rd99_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_4_rd99_res);
	hw_uint<32>  h3_4_rd100_res = h3_4_rd100_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_4_rd100_res);
	hw_uint<32>  h3_4_rd101_res = h3_4_rd101_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_4_rd101_res);
	hw_uint<32>  h3_4_rd102_res = h3_4_rd102_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_4_rd102_res);
	hw_uint<32>  h3_4_rd103_res = h3_4_rd103_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_4_rd103_res);
	hw_uint<32>  h3_4_rd104_res = h3_4_rd104_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_4_rd104_res);
	hw_uint<32>  h3_4_rd105_res = h3_4_rd105_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_4_rd105_res);
	hw_uint<32>  h3_4_rd106_res = h3_4_rd106_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_4_rd106_res);
	hw_uint<32>  h3_4_rd107_res = h3_4_rd107_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_4_rd107_res);
	hw_uint<32>  h3_4_rd108_res = h3_4_rd108_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_4_rd108_res);
	hw_uint<32>  h3_4_rd109_res = h3_4_rd109_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_4_rd109_res);
	hw_uint<32>  h3_4_rd110_res = h3_4_rd110_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_4_rd110_res);
	hw_uint<32>  h3_4_rd111_res = h3_4_rd111_select(h3_3, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_4_rd111_res);
	return result;
}

struct h3_4_h3_4_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-32, 160], [-3, 129], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 7
  // 0, 15, 1877, 1890, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 12> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 13> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1861> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1889() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1890() {
		return f6;
	}

	inline hw_uint<32>  peek_1891() {
		return f8;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f10;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-31, 145], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-22, 154], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-21, 155], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-20, 156], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-19, 157], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-18, 158], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-33, 159], [-2, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 7
  // 0, 15, 1877, 1891, 1892, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 12> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1861> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1892() {
		return f8;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f10;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-30, 146], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-29, 147], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-28, 148], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-27, 149], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-26, 150], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-25, 151], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-24, 152], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_h3_4_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-23, 153], [-3, 130], [-2, 33]}
	// Capacity: 3768
	// # of read delays: 6
  // 0, 15, 1877, 1891, 1905, 3767
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 14> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1861> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 13> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 13> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1861> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_14() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_15() {
		return f2;
	}

	inline hw_uint<32>  peek_1876() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1877() {
		return f4;
	}

	inline hw_uint<32>  peek_1890() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1891() {
		return f6;
	}

	inline hw_uint<32>  peek_1904() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1905() {
		return f8;
	}

	inline hw_uint<32>  peek_3766() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3767() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 13
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 13 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1861
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1861 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 14
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 14 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_4_cache {
  // # of banks: 16
  h3_4_h3_4_update_0_write0_merged_banks_7_cache h3_4_h3_4_update_0_write0_merged_banks_7;
  h3_4_h3_4_update_0_write1_merged_banks_7_cache h3_4_h3_4_update_0_write1_merged_banks_7;
  h3_4_h3_4_update_0_write10_merged_banks_7_cache h3_4_h3_4_update_0_write10_merged_banks_7;
  h3_4_h3_4_update_0_write11_merged_banks_7_cache h3_4_h3_4_update_0_write11_merged_banks_7;
  h3_4_h3_4_update_0_write12_merged_banks_7_cache h3_4_h3_4_update_0_write12_merged_banks_7;
  h3_4_h3_4_update_0_write13_merged_banks_7_cache h3_4_h3_4_update_0_write13_merged_banks_7;
  h3_4_h3_4_update_0_write14_merged_banks_7_cache h3_4_h3_4_update_0_write14_merged_banks_7;
  h3_4_h3_4_update_0_write15_merged_banks_7_cache h3_4_h3_4_update_0_write15_merged_banks_7;
  h3_4_h3_4_update_0_write2_merged_banks_7_cache h3_4_h3_4_update_0_write2_merged_banks_7;
  h3_4_h3_4_update_0_write3_merged_banks_7_cache h3_4_h3_4_update_0_write3_merged_banks_7;
  h3_4_h3_4_update_0_write4_merged_banks_7_cache h3_4_h3_4_update_0_write4_merged_banks_7;
  h3_4_h3_4_update_0_write5_merged_banks_7_cache h3_4_h3_4_update_0_write5_merged_banks_7;
  h3_4_h3_4_update_0_write6_merged_banks_7_cache h3_4_h3_4_update_0_write6_merged_banks_7;
  h3_4_h3_4_update_0_write7_merged_banks_7_cache h3_4_h3_4_update_0_write7_merged_banks_7;
  h3_4_h3_4_update_0_write8_merged_banks_7_cache h3_4_h3_4_update_0_write8_merged_banks_7;
  h3_4_h3_4_update_0_write9_merged_banks_7_cache h3_4_h3_4_update_0_write9_merged_banks_7;
};



inline void h3_4_h3_4_update_0_write0_write(hw_uint<32> & h3_4_h3_4_update_0_write0, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.push(h3_4_h3_4_update_0_write0);
}

inline void h3_4_h3_4_update_0_write1_write(hw_uint<32> & h3_4_h3_4_update_0_write1, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.push(h3_4_h3_4_update_0_write1);
}

inline void h3_4_h3_4_update_0_write10_write(hw_uint<32> & h3_4_h3_4_update_0_write10, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.push(h3_4_h3_4_update_0_write10);
}

inline void h3_4_h3_4_update_0_write11_write(hw_uint<32> & h3_4_h3_4_update_0_write11, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.push(h3_4_h3_4_update_0_write11);
}

inline void h3_4_h3_4_update_0_write12_write(hw_uint<32> & h3_4_h3_4_update_0_write12, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.push(h3_4_h3_4_update_0_write12);
}

inline void h3_4_h3_4_update_0_write13_write(hw_uint<32> & h3_4_h3_4_update_0_write13, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.push(h3_4_h3_4_update_0_write13);
}

inline void h3_4_h3_4_update_0_write14_write(hw_uint<32> & h3_4_h3_4_update_0_write14, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.push(h3_4_h3_4_update_0_write14);
}

inline void h3_4_h3_4_update_0_write15_write(hw_uint<32> & h3_4_h3_4_update_0_write15, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.push(h3_4_h3_4_update_0_write15);
}

inline void h3_4_h3_4_update_0_write2_write(hw_uint<32> & h3_4_h3_4_update_0_write2, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.push(h3_4_h3_4_update_0_write2);
}

inline void h3_4_h3_4_update_0_write3_write(hw_uint<32> & h3_4_h3_4_update_0_write3, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.push(h3_4_h3_4_update_0_write3);
}

inline void h3_4_h3_4_update_0_write4_write(hw_uint<32> & h3_4_h3_4_update_0_write4, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.push(h3_4_h3_4_update_0_write4);
}

inline void h3_4_h3_4_update_0_write5_write(hw_uint<32> & h3_4_h3_4_update_0_write5, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.push(h3_4_h3_4_update_0_write5);
}

inline void h3_4_h3_4_update_0_write6_write(hw_uint<32> & h3_4_h3_4_update_0_write6, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.push(h3_4_h3_4_update_0_write6);
}

inline void h3_4_h3_4_update_0_write7_write(hw_uint<32> & h3_4_h3_4_update_0_write7, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.push(h3_4_h3_4_update_0_write7);
}

inline void h3_4_h3_4_update_0_write8_write(hw_uint<32> & h3_4_h3_4_update_0_write8, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.push(h3_4_h3_4_update_0_write8);
}

inline void h3_4_h3_4_update_0_write9_write(hw_uint<32> & h3_4_h3_4_update_0_write9, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.push(h3_4_h3_4_update_0_write9);
}

inline hw_uint<32>  h3_5_rd0_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd0 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[-1 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_1892();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd1_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd1 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd10_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd10 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd100_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd100 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd101_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd101 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd102_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd102 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd103_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd103 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd104_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd104 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd105_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd105 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd106_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd106 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd107_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd107 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd108_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd108 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd109_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd109 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd11_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd11 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd110_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd110 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[15 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write15 = h3_4.h3_4_h3_4_update_0_write15_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_5_rd111_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd111 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_1890();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd12_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd12 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd13_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd13 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd14_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd14 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd15_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd15 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd16_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd16 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd17_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd17 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd18_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd18 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd19_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd19 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd2_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd2 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd20_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd20 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd21_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd21 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[2 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write2 = h3_4.h3_4_h3_4_update_0_write2_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_5_rd22_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd22 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd23_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd23 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd24_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd24 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd25_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd25 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd26_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd26 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd27_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd27 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd28_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd28 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[3 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write3 = h3_4.h3_4_h3_4_update_0_write3_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_5_rd29_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd29 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd3_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd3 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd30_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd30 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd31_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd31 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd32_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd32 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd33_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd33 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd34_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd34 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd35_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd35 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[4 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write4 = h3_4.h3_4_h3_4_update_0_write4_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_5_rd36_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd36 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd37_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd37 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd38_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd38 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd39_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd39 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd4_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd4 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd40_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd40 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd41_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd41 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd42_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd42 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[5 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write5 = h3_4.h3_4_h3_4_update_0_write5_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_5_rd43_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd43 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd44_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd44 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd45_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd45 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd46_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd46 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd47_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd47 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd48_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd48 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd49_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd49 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[6 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write6 = h3_4.h3_4_h3_4_update_0_write6_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_5_rd5_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd5 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd50_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd50 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd51_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd51 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd52_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd52 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd53_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd53 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd54_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd54 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd55_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd55 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd56_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd56 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[7 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write7 = h3_4.h3_4_h3_4_update_0_write7_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_5_rd57_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd57 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd58_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd58 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd59_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd59 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd6_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd6 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd60_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd60 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd61_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd61 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd62_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd62 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd63_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd63 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[8 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write8 = h3_4.h3_4_h3_4_update_0_write8_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_5_rd64_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd64 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd65_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd65 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd66_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd66 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd67_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd67 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd68_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd68 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd69_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd69 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd7_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd7 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write0 = h3_4.h3_4_h3_4_update_0_write0_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_5_rd70_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd70 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[9 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write9 = h3_4.h3_4_h3_4_update_0_write9_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_5_rd71_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd71 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd72_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd72 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd73_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd73 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd74_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd74 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd75_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd75 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd76_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd76 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd77_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd77 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[10 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write10 = h3_4.h3_4_h3_4_update_0_write10_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_5_rd78_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd78 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd79_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd79 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd8_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd8 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd80_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd80 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd81_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd81 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd82_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd82 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd83_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd83 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd84_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd84 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[11 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write11 = h3_4.h3_4_h3_4_update_0_write11_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_5_rd85_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd85 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd86_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd86 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd87_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd87 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd88_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd88 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd89_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd89 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd9_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd9 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[1 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write1 = h3_4.h3_4_h3_4_update_0_write1_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_5_rd90_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd90 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd91_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd91 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[12 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write12 = h3_4.h3_4_h3_4_update_0_write12_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_5_rd92_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd92 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd93_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd93 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, -1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_3767();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd94_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd94 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd95_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd95 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, 1 + d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_15();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd96_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd96 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, 1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_1877();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd97_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd97 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_5_rd98_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd98 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[13 + 16d0, d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write13 = h3_4.h3_4_h3_4_update_0_write13_merged_banks_7.peek_1891();
  return value_h3_4_h3_4_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_5_rd99_select(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_5_rd99 read pattern: { h3_5_update_0[d0, d1, d2] -> h3_4[14 + 16d0, -1 + d1, d2] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Read schedule : { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  // Write schedule: { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
  auto value_h3_4_h3_4_update_0_write14 = h3_4.h3_4_h3_4_update_0_write14_merged_banks_7.peek_1905();
  return value_h3_4_h3_4_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_4_update_0_write
//	h3_4_h3_4_update_0_write0
//	h3_4_h3_4_update_0_write1
//	h3_4_h3_4_update_0_write2
//	h3_4_h3_4_update_0_write3
//	h3_4_h3_4_update_0_write4
//	h3_4_h3_4_update_0_write5
//	h3_4_h3_4_update_0_write6
//	h3_4_h3_4_update_0_write7
//	h3_4_h3_4_update_0_write8
//	h3_4_h3_4_update_0_write9
//	h3_4_h3_4_update_0_write10
//	h3_4_h3_4_update_0_write11
//	h3_4_h3_4_update_0_write12
//	h3_4_h3_4_update_0_write13
//	h3_4_h3_4_update_0_write14
//	h3_4_h3_4_update_0_write15
inline void h3_4_h3_4_update_0_write_bundle_write(hw_uint<512>& h3_4_update_0_write, h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_4_h3_4_update_0_write0_res = h3_4_update_0_write.extract<0, 31>();
	h3_4_h3_4_update_0_write0_write(h3_4_h3_4_update_0_write0_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write1_res = h3_4_update_0_write.extract<32, 63>();
	h3_4_h3_4_update_0_write1_write(h3_4_h3_4_update_0_write1_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write2_res = h3_4_update_0_write.extract<64, 95>();
	h3_4_h3_4_update_0_write2_write(h3_4_h3_4_update_0_write2_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write3_res = h3_4_update_0_write.extract<96, 127>();
	h3_4_h3_4_update_0_write3_write(h3_4_h3_4_update_0_write3_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write4_res = h3_4_update_0_write.extract<128, 159>();
	h3_4_h3_4_update_0_write4_write(h3_4_h3_4_update_0_write4_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write5_res = h3_4_update_0_write.extract<160, 191>();
	h3_4_h3_4_update_0_write5_write(h3_4_h3_4_update_0_write5_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write6_res = h3_4_update_0_write.extract<192, 223>();
	h3_4_h3_4_update_0_write6_write(h3_4_h3_4_update_0_write6_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write7_res = h3_4_update_0_write.extract<224, 255>();
	h3_4_h3_4_update_0_write7_write(h3_4_h3_4_update_0_write7_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write8_res = h3_4_update_0_write.extract<256, 287>();
	h3_4_h3_4_update_0_write8_write(h3_4_h3_4_update_0_write8_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write9_res = h3_4_update_0_write.extract<288, 319>();
	h3_4_h3_4_update_0_write9_write(h3_4_h3_4_update_0_write9_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write10_res = h3_4_update_0_write.extract<320, 351>();
	h3_4_h3_4_update_0_write10_write(h3_4_h3_4_update_0_write10_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write11_res = h3_4_update_0_write.extract<352, 383>();
	h3_4_h3_4_update_0_write11_write(h3_4_h3_4_update_0_write11_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write12_res = h3_4_update_0_write.extract<384, 415>();
	h3_4_h3_4_update_0_write12_write(h3_4_h3_4_update_0_write12_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write13_res = h3_4_update_0_write.extract<416, 447>();
	h3_4_h3_4_update_0_write13_write(h3_4_h3_4_update_0_write13_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write14_res = h3_4_update_0_write.extract<448, 479>();
	h3_4_h3_4_update_0_write14_write(h3_4_h3_4_update_0_write14_res, h3_4, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_4_h3_4_update_0_write15_res = h3_4_update_0_write.extract<480, 511>();
	h3_4_h3_4_update_0_write15_write(h3_4_h3_4_update_0_write15_res, h3_4, d0, d1, d2, dynamic_address);
}

// h3_5_update_0_read
//	h3_5_rd0
//	h3_5_rd1
//	h3_5_rd2
//	h3_5_rd3
//	h3_5_rd4
//	h3_5_rd5
//	h3_5_rd6
//	h3_5_rd7
//	h3_5_rd8
//	h3_5_rd9
//	h3_5_rd10
//	h3_5_rd11
//	h3_5_rd12
//	h3_5_rd13
//	h3_5_rd14
//	h3_5_rd15
//	h3_5_rd16
//	h3_5_rd17
//	h3_5_rd18
//	h3_5_rd19
//	h3_5_rd20
//	h3_5_rd21
//	h3_5_rd22
//	h3_5_rd23
//	h3_5_rd24
//	h3_5_rd25
//	h3_5_rd26
//	h3_5_rd27
//	h3_5_rd28
//	h3_5_rd29
//	h3_5_rd30
//	h3_5_rd31
//	h3_5_rd32
//	h3_5_rd33
//	h3_5_rd34
//	h3_5_rd35
//	h3_5_rd36
//	h3_5_rd37
//	h3_5_rd38
//	h3_5_rd39
//	h3_5_rd40
//	h3_5_rd41
//	h3_5_rd42
//	h3_5_rd43
//	h3_5_rd44
//	h3_5_rd45
//	h3_5_rd46
//	h3_5_rd47
//	h3_5_rd48
//	h3_5_rd49
//	h3_5_rd50
//	h3_5_rd51
//	h3_5_rd52
//	h3_5_rd53
//	h3_5_rd54
//	h3_5_rd55
//	h3_5_rd56
//	h3_5_rd57
//	h3_5_rd58
//	h3_5_rd59
//	h3_5_rd60
//	h3_5_rd61
//	h3_5_rd62
//	h3_5_rd63
//	h3_5_rd64
//	h3_5_rd65
//	h3_5_rd66
//	h3_5_rd67
//	h3_5_rd68
//	h3_5_rd69
//	h3_5_rd70
//	h3_5_rd71
//	h3_5_rd72
//	h3_5_rd73
//	h3_5_rd74
//	h3_5_rd75
//	h3_5_rd76
//	h3_5_rd77
//	h3_5_rd78
//	h3_5_rd79
//	h3_5_rd80
//	h3_5_rd81
//	h3_5_rd82
//	h3_5_rd83
//	h3_5_rd84
//	h3_5_rd85
//	h3_5_rd86
//	h3_5_rd87
//	h3_5_rd88
//	h3_5_rd89
//	h3_5_rd90
//	h3_5_rd91
//	h3_5_rd92
//	h3_5_rd93
//	h3_5_rd94
//	h3_5_rd95
//	h3_5_rd96
//	h3_5_rd97
//	h3_5_rd98
//	h3_5_rd99
//	h3_5_rd100
//	h3_5_rd101
//	h3_5_rd102
//	h3_5_rd103
//	h3_5_rd104
//	h3_5_rd105
//	h3_5_rd106
//	h3_5_rd107
//	h3_5_rd108
//	h3_5_rd109
//	h3_5_rd110
//	h3_5_rd111
inline hw_uint<3584> h3_4_h3_5_update_0_read_bundle_read(h3_4_cache& h3_4, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_5_rd0
    // h3_5_rd1
    // h3_5_rd2
    // h3_5_rd3
    // h3_5_rd4
    // h3_5_rd5
    // h3_5_rd6
    // h3_5_rd7
    // h3_5_rd8
    // h3_5_rd9
    // h3_5_rd10
    // h3_5_rd11
    // h3_5_rd12
    // h3_5_rd13
    // h3_5_rd14
    // h3_5_rd15
    // h3_5_rd16
    // h3_5_rd17
    // h3_5_rd18
    // h3_5_rd19
    // h3_5_rd20
    // h3_5_rd21
    // h3_5_rd22
    // h3_5_rd23
    // h3_5_rd24
    // h3_5_rd25
    // h3_5_rd26
    // h3_5_rd27
    // h3_5_rd28
    // h3_5_rd29
    // h3_5_rd30
    // h3_5_rd31
    // h3_5_rd32
    // h3_5_rd33
    // h3_5_rd34
    // h3_5_rd35
    // h3_5_rd36
    // h3_5_rd37
    // h3_5_rd38
    // h3_5_rd39
    // h3_5_rd40
    // h3_5_rd41
    // h3_5_rd42
    // h3_5_rd43
    // h3_5_rd44
    // h3_5_rd45
    // h3_5_rd46
    // h3_5_rd47
    // h3_5_rd48
    // h3_5_rd49
    // h3_5_rd50
    // h3_5_rd51
    // h3_5_rd52
    // h3_5_rd53
    // h3_5_rd54
    // h3_5_rd55
    // h3_5_rd56
    // h3_5_rd57
    // h3_5_rd58
    // h3_5_rd59
    // h3_5_rd60
    // h3_5_rd61
    // h3_5_rd62
    // h3_5_rd63
    // h3_5_rd64
    // h3_5_rd65
    // h3_5_rd66
    // h3_5_rd67
    // h3_5_rd68
    // h3_5_rd69
    // h3_5_rd70
    // h3_5_rd71
    // h3_5_rd72
    // h3_5_rd73
    // h3_5_rd74
    // h3_5_rd75
    // h3_5_rd76
    // h3_5_rd77
    // h3_5_rd78
    // h3_5_rd79
    // h3_5_rd80
    // h3_5_rd81
    // h3_5_rd82
    // h3_5_rd83
    // h3_5_rd84
    // h3_5_rd85
    // h3_5_rd86
    // h3_5_rd87
    // h3_5_rd88
    // h3_5_rd89
    // h3_5_rd90
    // h3_5_rd91
    // h3_5_rd92
    // h3_5_rd93
    // h3_5_rd94
    // h3_5_rd95
    // h3_5_rd96
    // h3_5_rd97
    // h3_5_rd98
    // h3_5_rd99
    // h3_5_rd100
    // h3_5_rd101
    // h3_5_rd102
    // h3_5_rd103
    // h3_5_rd104
    // h3_5_rd105
    // h3_5_rd106
    // h3_5_rd107
    // h3_5_rd108
    // h3_5_rd109
    // h3_5_rd110
    // h3_5_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_5_rd0_res = h3_5_rd0_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_5_rd0_res);
	hw_uint<32>  h3_5_rd1_res = h3_5_rd1_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_5_rd1_res);
	hw_uint<32>  h3_5_rd2_res = h3_5_rd2_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_5_rd2_res);
	hw_uint<32>  h3_5_rd3_res = h3_5_rd3_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_5_rd3_res);
	hw_uint<32>  h3_5_rd4_res = h3_5_rd4_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_5_rd4_res);
	hw_uint<32>  h3_5_rd5_res = h3_5_rd5_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_5_rd5_res);
	hw_uint<32>  h3_5_rd6_res = h3_5_rd6_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_5_rd6_res);
	hw_uint<32>  h3_5_rd7_res = h3_5_rd7_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_5_rd7_res);
	hw_uint<32>  h3_5_rd8_res = h3_5_rd8_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_5_rd8_res);
	hw_uint<32>  h3_5_rd9_res = h3_5_rd9_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_5_rd9_res);
	hw_uint<32>  h3_5_rd10_res = h3_5_rd10_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_5_rd10_res);
	hw_uint<32>  h3_5_rd11_res = h3_5_rd11_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_5_rd11_res);
	hw_uint<32>  h3_5_rd12_res = h3_5_rd12_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_5_rd12_res);
	hw_uint<32>  h3_5_rd13_res = h3_5_rd13_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_5_rd13_res);
	hw_uint<32>  h3_5_rd14_res = h3_5_rd14_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_5_rd14_res);
	hw_uint<32>  h3_5_rd15_res = h3_5_rd15_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_5_rd15_res);
	hw_uint<32>  h3_5_rd16_res = h3_5_rd16_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_5_rd16_res);
	hw_uint<32>  h3_5_rd17_res = h3_5_rd17_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_5_rd17_res);
	hw_uint<32>  h3_5_rd18_res = h3_5_rd18_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_5_rd18_res);
	hw_uint<32>  h3_5_rd19_res = h3_5_rd19_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_5_rd19_res);
	hw_uint<32>  h3_5_rd20_res = h3_5_rd20_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_5_rd20_res);
	hw_uint<32>  h3_5_rd21_res = h3_5_rd21_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_5_rd21_res);
	hw_uint<32>  h3_5_rd22_res = h3_5_rd22_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_5_rd22_res);
	hw_uint<32>  h3_5_rd23_res = h3_5_rd23_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_5_rd23_res);
	hw_uint<32>  h3_5_rd24_res = h3_5_rd24_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_5_rd24_res);
	hw_uint<32>  h3_5_rd25_res = h3_5_rd25_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_5_rd25_res);
	hw_uint<32>  h3_5_rd26_res = h3_5_rd26_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_5_rd26_res);
	hw_uint<32>  h3_5_rd27_res = h3_5_rd27_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_5_rd27_res);
	hw_uint<32>  h3_5_rd28_res = h3_5_rd28_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_5_rd28_res);
	hw_uint<32>  h3_5_rd29_res = h3_5_rd29_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_5_rd29_res);
	hw_uint<32>  h3_5_rd30_res = h3_5_rd30_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_5_rd30_res);
	hw_uint<32>  h3_5_rd31_res = h3_5_rd31_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_5_rd31_res);
	hw_uint<32>  h3_5_rd32_res = h3_5_rd32_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_5_rd32_res);
	hw_uint<32>  h3_5_rd33_res = h3_5_rd33_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_5_rd33_res);
	hw_uint<32>  h3_5_rd34_res = h3_5_rd34_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_5_rd34_res);
	hw_uint<32>  h3_5_rd35_res = h3_5_rd35_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_5_rd35_res);
	hw_uint<32>  h3_5_rd36_res = h3_5_rd36_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_5_rd36_res);
	hw_uint<32>  h3_5_rd37_res = h3_5_rd37_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_5_rd37_res);
	hw_uint<32>  h3_5_rd38_res = h3_5_rd38_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_5_rd38_res);
	hw_uint<32>  h3_5_rd39_res = h3_5_rd39_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_5_rd39_res);
	hw_uint<32>  h3_5_rd40_res = h3_5_rd40_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_5_rd40_res);
	hw_uint<32>  h3_5_rd41_res = h3_5_rd41_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_5_rd41_res);
	hw_uint<32>  h3_5_rd42_res = h3_5_rd42_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_5_rd42_res);
	hw_uint<32>  h3_5_rd43_res = h3_5_rd43_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_5_rd43_res);
	hw_uint<32>  h3_5_rd44_res = h3_5_rd44_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_5_rd44_res);
	hw_uint<32>  h3_5_rd45_res = h3_5_rd45_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_5_rd45_res);
	hw_uint<32>  h3_5_rd46_res = h3_5_rd46_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_5_rd46_res);
	hw_uint<32>  h3_5_rd47_res = h3_5_rd47_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_5_rd47_res);
	hw_uint<32>  h3_5_rd48_res = h3_5_rd48_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_5_rd48_res);
	hw_uint<32>  h3_5_rd49_res = h3_5_rd49_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_5_rd49_res);
	hw_uint<32>  h3_5_rd50_res = h3_5_rd50_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_5_rd50_res);
	hw_uint<32>  h3_5_rd51_res = h3_5_rd51_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_5_rd51_res);
	hw_uint<32>  h3_5_rd52_res = h3_5_rd52_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_5_rd52_res);
	hw_uint<32>  h3_5_rd53_res = h3_5_rd53_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_5_rd53_res);
	hw_uint<32>  h3_5_rd54_res = h3_5_rd54_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_5_rd54_res);
	hw_uint<32>  h3_5_rd55_res = h3_5_rd55_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_5_rd55_res);
	hw_uint<32>  h3_5_rd56_res = h3_5_rd56_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_5_rd56_res);
	hw_uint<32>  h3_5_rd57_res = h3_5_rd57_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_5_rd57_res);
	hw_uint<32>  h3_5_rd58_res = h3_5_rd58_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_5_rd58_res);
	hw_uint<32>  h3_5_rd59_res = h3_5_rd59_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_5_rd59_res);
	hw_uint<32>  h3_5_rd60_res = h3_5_rd60_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_5_rd60_res);
	hw_uint<32>  h3_5_rd61_res = h3_5_rd61_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_5_rd61_res);
	hw_uint<32>  h3_5_rd62_res = h3_5_rd62_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_5_rd62_res);
	hw_uint<32>  h3_5_rd63_res = h3_5_rd63_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_5_rd63_res);
	hw_uint<32>  h3_5_rd64_res = h3_5_rd64_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_5_rd64_res);
	hw_uint<32>  h3_5_rd65_res = h3_5_rd65_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_5_rd65_res);
	hw_uint<32>  h3_5_rd66_res = h3_5_rd66_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_5_rd66_res);
	hw_uint<32>  h3_5_rd67_res = h3_5_rd67_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_5_rd67_res);
	hw_uint<32>  h3_5_rd68_res = h3_5_rd68_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_5_rd68_res);
	hw_uint<32>  h3_5_rd69_res = h3_5_rd69_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_5_rd69_res);
	hw_uint<32>  h3_5_rd70_res = h3_5_rd70_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_5_rd70_res);
	hw_uint<32>  h3_5_rd71_res = h3_5_rd71_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_5_rd71_res);
	hw_uint<32>  h3_5_rd72_res = h3_5_rd72_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_5_rd72_res);
	hw_uint<32>  h3_5_rd73_res = h3_5_rd73_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_5_rd73_res);
	hw_uint<32>  h3_5_rd74_res = h3_5_rd74_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_5_rd74_res);
	hw_uint<32>  h3_5_rd75_res = h3_5_rd75_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_5_rd75_res);
	hw_uint<32>  h3_5_rd76_res = h3_5_rd76_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_5_rd76_res);
	hw_uint<32>  h3_5_rd77_res = h3_5_rd77_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_5_rd77_res);
	hw_uint<32>  h3_5_rd78_res = h3_5_rd78_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_5_rd78_res);
	hw_uint<32>  h3_5_rd79_res = h3_5_rd79_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_5_rd79_res);
	hw_uint<32>  h3_5_rd80_res = h3_5_rd80_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_5_rd80_res);
	hw_uint<32>  h3_5_rd81_res = h3_5_rd81_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_5_rd81_res);
	hw_uint<32>  h3_5_rd82_res = h3_5_rd82_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_5_rd82_res);
	hw_uint<32>  h3_5_rd83_res = h3_5_rd83_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_5_rd83_res);
	hw_uint<32>  h3_5_rd84_res = h3_5_rd84_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_5_rd84_res);
	hw_uint<32>  h3_5_rd85_res = h3_5_rd85_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_5_rd85_res);
	hw_uint<32>  h3_5_rd86_res = h3_5_rd86_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_5_rd86_res);
	hw_uint<32>  h3_5_rd87_res = h3_5_rd87_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_5_rd87_res);
	hw_uint<32>  h3_5_rd88_res = h3_5_rd88_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_5_rd88_res);
	hw_uint<32>  h3_5_rd89_res = h3_5_rd89_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_5_rd89_res);
	hw_uint<32>  h3_5_rd90_res = h3_5_rd90_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_5_rd90_res);
	hw_uint<32>  h3_5_rd91_res = h3_5_rd91_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_5_rd91_res);
	hw_uint<32>  h3_5_rd92_res = h3_5_rd92_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_5_rd92_res);
	hw_uint<32>  h3_5_rd93_res = h3_5_rd93_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_5_rd93_res);
	hw_uint<32>  h3_5_rd94_res = h3_5_rd94_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_5_rd94_res);
	hw_uint<32>  h3_5_rd95_res = h3_5_rd95_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_5_rd95_res);
	hw_uint<32>  h3_5_rd96_res = h3_5_rd96_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_5_rd96_res);
	hw_uint<32>  h3_5_rd97_res = h3_5_rd97_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_5_rd97_res);
	hw_uint<32>  h3_5_rd98_res = h3_5_rd98_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_5_rd98_res);
	hw_uint<32>  h3_5_rd99_res = h3_5_rd99_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_5_rd99_res);
	hw_uint<32>  h3_5_rd100_res = h3_5_rd100_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_5_rd100_res);
	hw_uint<32>  h3_5_rd101_res = h3_5_rd101_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_5_rd101_res);
	hw_uint<32>  h3_5_rd102_res = h3_5_rd102_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_5_rd102_res);
	hw_uint<32>  h3_5_rd103_res = h3_5_rd103_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_5_rd103_res);
	hw_uint<32>  h3_5_rd104_res = h3_5_rd104_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_5_rd104_res);
	hw_uint<32>  h3_5_rd105_res = h3_5_rd105_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_5_rd105_res);
	hw_uint<32>  h3_5_rd106_res = h3_5_rd106_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_5_rd106_res);
	hw_uint<32>  h3_5_rd107_res = h3_5_rd107_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_5_rd107_res);
	hw_uint<32>  h3_5_rd108_res = h3_5_rd108_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_5_rd108_res);
	hw_uint<32>  h3_5_rd109_res = h3_5_rd109_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_5_rd109_res);
	hw_uint<32>  h3_5_rd110_res = h3_5_rd110_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_5_rd110_res);
	hw_uint<32>  h3_5_rd111_res = h3_5_rd111_select(h3_4, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_5_rd111_res);
	return result;
}

struct h3_5_h3_5_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-16, 144], [-2, 128], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 7
  // 0, 13, 1585, 1596, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 10> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 11> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1571> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1595() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1596() {
		return f6;
	}

	inline hw_uint<32>  peek_1597() {
		return f8;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f10;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-15, 129], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-6, 138], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-5, 139], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-4, 140], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-3, 141], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-2, 142], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-17, 143], [-1, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 7
  // 0, 13, 1585, 1597, 1598, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 10> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1571> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1598() {
		return f8;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f10;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-14, 130], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-13, 131], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-12, 132], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-11, 133], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-10, 134], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-9, 135], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-8, 136], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_h3_5_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-7, 137], [-2, 129], [-1, 32]}
	// Capacity: 3182
	// # of read delays: 6
  // 0, 13, 1585, 1597, 1609, 3181
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 12> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1571> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 11> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 11> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1571> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_12() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_13() {
		return f2;
	}

	inline hw_uint<32>  peek_1584() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1585() {
		return f4;
	}

	inline hw_uint<32>  peek_1596() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1597() {
		return f6;
	}

	inline hw_uint<32>  peek_1608() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1609() {
		return f8;
	}

	inline hw_uint<32>  peek_3180() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3181() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 11
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 11 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1571
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1571 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 12
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 12 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_5_cache {
  // # of banks: 16
  h3_5_h3_5_update_0_write0_merged_banks_7_cache h3_5_h3_5_update_0_write0_merged_banks_7;
  h3_5_h3_5_update_0_write1_merged_banks_7_cache h3_5_h3_5_update_0_write1_merged_banks_7;
  h3_5_h3_5_update_0_write10_merged_banks_7_cache h3_5_h3_5_update_0_write10_merged_banks_7;
  h3_5_h3_5_update_0_write11_merged_banks_7_cache h3_5_h3_5_update_0_write11_merged_banks_7;
  h3_5_h3_5_update_0_write12_merged_banks_7_cache h3_5_h3_5_update_0_write12_merged_banks_7;
  h3_5_h3_5_update_0_write13_merged_banks_7_cache h3_5_h3_5_update_0_write13_merged_banks_7;
  h3_5_h3_5_update_0_write14_merged_banks_7_cache h3_5_h3_5_update_0_write14_merged_banks_7;
  h3_5_h3_5_update_0_write15_merged_banks_7_cache h3_5_h3_5_update_0_write15_merged_banks_7;
  h3_5_h3_5_update_0_write2_merged_banks_7_cache h3_5_h3_5_update_0_write2_merged_banks_7;
  h3_5_h3_5_update_0_write3_merged_banks_7_cache h3_5_h3_5_update_0_write3_merged_banks_7;
  h3_5_h3_5_update_0_write4_merged_banks_7_cache h3_5_h3_5_update_0_write4_merged_banks_7;
  h3_5_h3_5_update_0_write5_merged_banks_7_cache h3_5_h3_5_update_0_write5_merged_banks_7;
  h3_5_h3_5_update_0_write6_merged_banks_7_cache h3_5_h3_5_update_0_write6_merged_banks_7;
  h3_5_h3_5_update_0_write7_merged_banks_7_cache h3_5_h3_5_update_0_write7_merged_banks_7;
  h3_5_h3_5_update_0_write8_merged_banks_7_cache h3_5_h3_5_update_0_write8_merged_banks_7;
  h3_5_h3_5_update_0_write9_merged_banks_7_cache h3_5_h3_5_update_0_write9_merged_banks_7;
};



inline void h3_5_h3_5_update_0_write0_write(hw_uint<32> & h3_5_h3_5_update_0_write0, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.push(h3_5_h3_5_update_0_write0);
}

inline void h3_5_h3_5_update_0_write1_write(hw_uint<32> & h3_5_h3_5_update_0_write1, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.push(h3_5_h3_5_update_0_write1);
}

inline void h3_5_h3_5_update_0_write10_write(hw_uint<32> & h3_5_h3_5_update_0_write10, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.push(h3_5_h3_5_update_0_write10);
}

inline void h3_5_h3_5_update_0_write11_write(hw_uint<32> & h3_5_h3_5_update_0_write11, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.push(h3_5_h3_5_update_0_write11);
}

inline void h3_5_h3_5_update_0_write12_write(hw_uint<32> & h3_5_h3_5_update_0_write12, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.push(h3_5_h3_5_update_0_write12);
}

inline void h3_5_h3_5_update_0_write13_write(hw_uint<32> & h3_5_h3_5_update_0_write13, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.push(h3_5_h3_5_update_0_write13);
}

inline void h3_5_h3_5_update_0_write14_write(hw_uint<32> & h3_5_h3_5_update_0_write14, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.push(h3_5_h3_5_update_0_write14);
}

inline void h3_5_h3_5_update_0_write15_write(hw_uint<32> & h3_5_h3_5_update_0_write15, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.push(h3_5_h3_5_update_0_write15);
}

inline void h3_5_h3_5_update_0_write2_write(hw_uint<32> & h3_5_h3_5_update_0_write2, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.push(h3_5_h3_5_update_0_write2);
}

inline void h3_5_h3_5_update_0_write3_write(hw_uint<32> & h3_5_h3_5_update_0_write3, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.push(h3_5_h3_5_update_0_write3);
}

inline void h3_5_h3_5_update_0_write4_write(hw_uint<32> & h3_5_h3_5_update_0_write4, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.push(h3_5_h3_5_update_0_write4);
}

inline void h3_5_h3_5_update_0_write5_write(hw_uint<32> & h3_5_h3_5_update_0_write5, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.push(h3_5_h3_5_update_0_write5);
}

inline void h3_5_h3_5_update_0_write6_write(hw_uint<32> & h3_5_h3_5_update_0_write6, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.push(h3_5_h3_5_update_0_write6);
}

inline void h3_5_h3_5_update_0_write7_write(hw_uint<32> & h3_5_h3_5_update_0_write7, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.push(h3_5_h3_5_update_0_write7);
}

inline void h3_5_h3_5_update_0_write8_write(hw_uint<32> & h3_5_h3_5_update_0_write8, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.push(h3_5_h3_5_update_0_write8);
}

inline void h3_5_h3_5_update_0_write9_write(hw_uint<32> & h3_5_h3_5_update_0_write9, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.push(h3_5_h3_5_update_0_write9);
}

inline hw_uint<32>  h3_6_rd0_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd0 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[-1 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_1598();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd1_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd1 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd10_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd10 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd100_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd100 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd101_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd101 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd102_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd102 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd103_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd103 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd104_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd104 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd105_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd105 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd106_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd106 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd107_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd107 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd108_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd108 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd109_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd109 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd11_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd11 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd110_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd110 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[15 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write15 = h3_5.h3_5_h3_5_update_0_write15_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_6_rd111_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd111 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_1596();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd12_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd12 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd13_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd13 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd14_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd14 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd15_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd15 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd16_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd16 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd17_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd17 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd18_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd18 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd19_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd19 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd2_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd2 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd20_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd20 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd21_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd21 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[2 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write2 = h3_5.h3_5_h3_5_update_0_write2_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_6_rd22_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd22 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd23_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd23 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd24_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd24 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd25_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd25 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd26_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd26 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd27_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd27 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd28_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd28 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[3 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write3 = h3_5.h3_5_h3_5_update_0_write3_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_6_rd29_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd29 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd3_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd3 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd30_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd30 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd31_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd31 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd32_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd32 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd33_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd33 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd34_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd34 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd35_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd35 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[4 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write4 = h3_5.h3_5_h3_5_update_0_write4_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_6_rd36_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd36 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd37_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd37 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd38_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd38 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd39_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd39 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd4_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd4 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd40_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd40 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd41_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd41 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd42_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd42 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[5 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write5 = h3_5.h3_5_h3_5_update_0_write5_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_6_rd43_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd43 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd44_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd44 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd45_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd45 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd46_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd46 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd47_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd47 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd48_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd48 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd49_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd49 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[6 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write6 = h3_5.h3_5_h3_5_update_0_write6_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_6_rd5_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd5 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd50_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd50 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd51_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd51 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd52_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd52 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd53_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd53 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd54_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd54 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd55_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd55 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd56_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd56 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[7 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write7 = h3_5.h3_5_h3_5_update_0_write7_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_6_rd57_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd57 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd58_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd58 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd59_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd59 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd6_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd6 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd60_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd60 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd61_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd61 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd62_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd62 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd63_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd63 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[8 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write8 = h3_5.h3_5_h3_5_update_0_write8_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_6_rd64_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd64 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd65_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd65 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd66_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd66 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd67_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd67 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd68_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd68 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd69_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd69 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd7_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd7 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write0 = h3_5.h3_5_h3_5_update_0_write0_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_6_rd70_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd70 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[9 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write9 = h3_5.h3_5_h3_5_update_0_write9_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_6_rd71_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd71 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd72_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd72 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd73_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd73 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd74_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd74 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd75_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd75 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd76_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd76 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd77_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd77 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[10 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write10 = h3_5.h3_5_h3_5_update_0_write10_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_6_rd78_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd78 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd79_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd79 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd8_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd8 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd80_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd80 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd81_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd81 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd82_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd82 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd83_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd83 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd84_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd84 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[11 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write11 = h3_5.h3_5_h3_5_update_0_write11_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_6_rd85_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd85 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd86_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd86 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd87_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd87 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd88_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd88 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd89_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd89 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd9_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd9 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[1 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write1 = h3_5.h3_5_h3_5_update_0_write1_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_6_rd90_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd90 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd91_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd91 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[12 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write12 = h3_5.h3_5_h3_5_update_0_write12_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_6_rd92_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd92 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd93_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd93 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, -1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_3181();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd94_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd94 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd95_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd95 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, 1 + d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_13();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd96_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd96 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, 1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_1585();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd97_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd97 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_6_rd98_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd98 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[13 + 16d0, d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write13 = h3_5.h3_5_h3_5_update_0_write13_merged_banks_7.peek_1597();
  return value_h3_5_h3_5_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_6_rd99_select(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_6_rd99 read pattern: { h3_6_update_0[d0, d1, d2] -> h3_5[14 + 16d0, -1 + d1, d2] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Read schedule : { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  // Write schedule: { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
  auto value_h3_5_h3_5_update_0_write14 = h3_5.h3_5_h3_5_update_0_write14_merged_banks_7.peek_1609();
  return value_h3_5_h3_5_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_5_update_0_write
//	h3_5_h3_5_update_0_write0
//	h3_5_h3_5_update_0_write1
//	h3_5_h3_5_update_0_write2
//	h3_5_h3_5_update_0_write3
//	h3_5_h3_5_update_0_write4
//	h3_5_h3_5_update_0_write5
//	h3_5_h3_5_update_0_write6
//	h3_5_h3_5_update_0_write7
//	h3_5_h3_5_update_0_write8
//	h3_5_h3_5_update_0_write9
//	h3_5_h3_5_update_0_write10
//	h3_5_h3_5_update_0_write11
//	h3_5_h3_5_update_0_write12
//	h3_5_h3_5_update_0_write13
//	h3_5_h3_5_update_0_write14
//	h3_5_h3_5_update_0_write15
inline void h3_5_h3_5_update_0_write_bundle_write(hw_uint<512>& h3_5_update_0_write, h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_5_h3_5_update_0_write0_res = h3_5_update_0_write.extract<0, 31>();
	h3_5_h3_5_update_0_write0_write(h3_5_h3_5_update_0_write0_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write1_res = h3_5_update_0_write.extract<32, 63>();
	h3_5_h3_5_update_0_write1_write(h3_5_h3_5_update_0_write1_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write2_res = h3_5_update_0_write.extract<64, 95>();
	h3_5_h3_5_update_0_write2_write(h3_5_h3_5_update_0_write2_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write3_res = h3_5_update_0_write.extract<96, 127>();
	h3_5_h3_5_update_0_write3_write(h3_5_h3_5_update_0_write3_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write4_res = h3_5_update_0_write.extract<128, 159>();
	h3_5_h3_5_update_0_write4_write(h3_5_h3_5_update_0_write4_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write5_res = h3_5_update_0_write.extract<160, 191>();
	h3_5_h3_5_update_0_write5_write(h3_5_h3_5_update_0_write5_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write6_res = h3_5_update_0_write.extract<192, 223>();
	h3_5_h3_5_update_0_write6_write(h3_5_h3_5_update_0_write6_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write7_res = h3_5_update_0_write.extract<224, 255>();
	h3_5_h3_5_update_0_write7_write(h3_5_h3_5_update_0_write7_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write8_res = h3_5_update_0_write.extract<256, 287>();
	h3_5_h3_5_update_0_write8_write(h3_5_h3_5_update_0_write8_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write9_res = h3_5_update_0_write.extract<288, 319>();
	h3_5_h3_5_update_0_write9_write(h3_5_h3_5_update_0_write9_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write10_res = h3_5_update_0_write.extract<320, 351>();
	h3_5_h3_5_update_0_write10_write(h3_5_h3_5_update_0_write10_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write11_res = h3_5_update_0_write.extract<352, 383>();
	h3_5_h3_5_update_0_write11_write(h3_5_h3_5_update_0_write11_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write12_res = h3_5_update_0_write.extract<384, 415>();
	h3_5_h3_5_update_0_write12_write(h3_5_h3_5_update_0_write12_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write13_res = h3_5_update_0_write.extract<416, 447>();
	h3_5_h3_5_update_0_write13_write(h3_5_h3_5_update_0_write13_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write14_res = h3_5_update_0_write.extract<448, 479>();
	h3_5_h3_5_update_0_write14_write(h3_5_h3_5_update_0_write14_res, h3_5, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_5_h3_5_update_0_write15_res = h3_5_update_0_write.extract<480, 511>();
	h3_5_h3_5_update_0_write15_write(h3_5_h3_5_update_0_write15_res, h3_5, d0, d1, d2, dynamic_address);
}

// h3_6_update_0_read
//	h3_6_rd0
//	h3_6_rd1
//	h3_6_rd2
//	h3_6_rd3
//	h3_6_rd4
//	h3_6_rd5
//	h3_6_rd6
//	h3_6_rd7
//	h3_6_rd8
//	h3_6_rd9
//	h3_6_rd10
//	h3_6_rd11
//	h3_6_rd12
//	h3_6_rd13
//	h3_6_rd14
//	h3_6_rd15
//	h3_6_rd16
//	h3_6_rd17
//	h3_6_rd18
//	h3_6_rd19
//	h3_6_rd20
//	h3_6_rd21
//	h3_6_rd22
//	h3_6_rd23
//	h3_6_rd24
//	h3_6_rd25
//	h3_6_rd26
//	h3_6_rd27
//	h3_6_rd28
//	h3_6_rd29
//	h3_6_rd30
//	h3_6_rd31
//	h3_6_rd32
//	h3_6_rd33
//	h3_6_rd34
//	h3_6_rd35
//	h3_6_rd36
//	h3_6_rd37
//	h3_6_rd38
//	h3_6_rd39
//	h3_6_rd40
//	h3_6_rd41
//	h3_6_rd42
//	h3_6_rd43
//	h3_6_rd44
//	h3_6_rd45
//	h3_6_rd46
//	h3_6_rd47
//	h3_6_rd48
//	h3_6_rd49
//	h3_6_rd50
//	h3_6_rd51
//	h3_6_rd52
//	h3_6_rd53
//	h3_6_rd54
//	h3_6_rd55
//	h3_6_rd56
//	h3_6_rd57
//	h3_6_rd58
//	h3_6_rd59
//	h3_6_rd60
//	h3_6_rd61
//	h3_6_rd62
//	h3_6_rd63
//	h3_6_rd64
//	h3_6_rd65
//	h3_6_rd66
//	h3_6_rd67
//	h3_6_rd68
//	h3_6_rd69
//	h3_6_rd70
//	h3_6_rd71
//	h3_6_rd72
//	h3_6_rd73
//	h3_6_rd74
//	h3_6_rd75
//	h3_6_rd76
//	h3_6_rd77
//	h3_6_rd78
//	h3_6_rd79
//	h3_6_rd80
//	h3_6_rd81
//	h3_6_rd82
//	h3_6_rd83
//	h3_6_rd84
//	h3_6_rd85
//	h3_6_rd86
//	h3_6_rd87
//	h3_6_rd88
//	h3_6_rd89
//	h3_6_rd90
//	h3_6_rd91
//	h3_6_rd92
//	h3_6_rd93
//	h3_6_rd94
//	h3_6_rd95
//	h3_6_rd96
//	h3_6_rd97
//	h3_6_rd98
//	h3_6_rd99
//	h3_6_rd100
//	h3_6_rd101
//	h3_6_rd102
//	h3_6_rd103
//	h3_6_rd104
//	h3_6_rd105
//	h3_6_rd106
//	h3_6_rd107
//	h3_6_rd108
//	h3_6_rd109
//	h3_6_rd110
//	h3_6_rd111
inline hw_uint<3584> h3_5_h3_6_update_0_read_bundle_read(h3_5_cache& h3_5, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_6_rd0
    // h3_6_rd1
    // h3_6_rd2
    // h3_6_rd3
    // h3_6_rd4
    // h3_6_rd5
    // h3_6_rd6
    // h3_6_rd7
    // h3_6_rd8
    // h3_6_rd9
    // h3_6_rd10
    // h3_6_rd11
    // h3_6_rd12
    // h3_6_rd13
    // h3_6_rd14
    // h3_6_rd15
    // h3_6_rd16
    // h3_6_rd17
    // h3_6_rd18
    // h3_6_rd19
    // h3_6_rd20
    // h3_6_rd21
    // h3_6_rd22
    // h3_6_rd23
    // h3_6_rd24
    // h3_6_rd25
    // h3_6_rd26
    // h3_6_rd27
    // h3_6_rd28
    // h3_6_rd29
    // h3_6_rd30
    // h3_6_rd31
    // h3_6_rd32
    // h3_6_rd33
    // h3_6_rd34
    // h3_6_rd35
    // h3_6_rd36
    // h3_6_rd37
    // h3_6_rd38
    // h3_6_rd39
    // h3_6_rd40
    // h3_6_rd41
    // h3_6_rd42
    // h3_6_rd43
    // h3_6_rd44
    // h3_6_rd45
    // h3_6_rd46
    // h3_6_rd47
    // h3_6_rd48
    // h3_6_rd49
    // h3_6_rd50
    // h3_6_rd51
    // h3_6_rd52
    // h3_6_rd53
    // h3_6_rd54
    // h3_6_rd55
    // h3_6_rd56
    // h3_6_rd57
    // h3_6_rd58
    // h3_6_rd59
    // h3_6_rd60
    // h3_6_rd61
    // h3_6_rd62
    // h3_6_rd63
    // h3_6_rd64
    // h3_6_rd65
    // h3_6_rd66
    // h3_6_rd67
    // h3_6_rd68
    // h3_6_rd69
    // h3_6_rd70
    // h3_6_rd71
    // h3_6_rd72
    // h3_6_rd73
    // h3_6_rd74
    // h3_6_rd75
    // h3_6_rd76
    // h3_6_rd77
    // h3_6_rd78
    // h3_6_rd79
    // h3_6_rd80
    // h3_6_rd81
    // h3_6_rd82
    // h3_6_rd83
    // h3_6_rd84
    // h3_6_rd85
    // h3_6_rd86
    // h3_6_rd87
    // h3_6_rd88
    // h3_6_rd89
    // h3_6_rd90
    // h3_6_rd91
    // h3_6_rd92
    // h3_6_rd93
    // h3_6_rd94
    // h3_6_rd95
    // h3_6_rd96
    // h3_6_rd97
    // h3_6_rd98
    // h3_6_rd99
    // h3_6_rd100
    // h3_6_rd101
    // h3_6_rd102
    // h3_6_rd103
    // h3_6_rd104
    // h3_6_rd105
    // h3_6_rd106
    // h3_6_rd107
    // h3_6_rd108
    // h3_6_rd109
    // h3_6_rd110
    // h3_6_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_6_rd0_res = h3_6_rd0_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_6_rd0_res);
	hw_uint<32>  h3_6_rd1_res = h3_6_rd1_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_6_rd1_res);
	hw_uint<32>  h3_6_rd2_res = h3_6_rd2_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_6_rd2_res);
	hw_uint<32>  h3_6_rd3_res = h3_6_rd3_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_6_rd3_res);
	hw_uint<32>  h3_6_rd4_res = h3_6_rd4_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_6_rd4_res);
	hw_uint<32>  h3_6_rd5_res = h3_6_rd5_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_6_rd5_res);
	hw_uint<32>  h3_6_rd6_res = h3_6_rd6_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_6_rd6_res);
	hw_uint<32>  h3_6_rd7_res = h3_6_rd7_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_6_rd7_res);
	hw_uint<32>  h3_6_rd8_res = h3_6_rd8_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_6_rd8_res);
	hw_uint<32>  h3_6_rd9_res = h3_6_rd9_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_6_rd9_res);
	hw_uint<32>  h3_6_rd10_res = h3_6_rd10_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_6_rd10_res);
	hw_uint<32>  h3_6_rd11_res = h3_6_rd11_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_6_rd11_res);
	hw_uint<32>  h3_6_rd12_res = h3_6_rd12_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_6_rd12_res);
	hw_uint<32>  h3_6_rd13_res = h3_6_rd13_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_6_rd13_res);
	hw_uint<32>  h3_6_rd14_res = h3_6_rd14_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_6_rd14_res);
	hw_uint<32>  h3_6_rd15_res = h3_6_rd15_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_6_rd15_res);
	hw_uint<32>  h3_6_rd16_res = h3_6_rd16_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_6_rd16_res);
	hw_uint<32>  h3_6_rd17_res = h3_6_rd17_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_6_rd17_res);
	hw_uint<32>  h3_6_rd18_res = h3_6_rd18_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_6_rd18_res);
	hw_uint<32>  h3_6_rd19_res = h3_6_rd19_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_6_rd19_res);
	hw_uint<32>  h3_6_rd20_res = h3_6_rd20_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_6_rd20_res);
	hw_uint<32>  h3_6_rd21_res = h3_6_rd21_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_6_rd21_res);
	hw_uint<32>  h3_6_rd22_res = h3_6_rd22_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_6_rd22_res);
	hw_uint<32>  h3_6_rd23_res = h3_6_rd23_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_6_rd23_res);
	hw_uint<32>  h3_6_rd24_res = h3_6_rd24_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_6_rd24_res);
	hw_uint<32>  h3_6_rd25_res = h3_6_rd25_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_6_rd25_res);
	hw_uint<32>  h3_6_rd26_res = h3_6_rd26_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_6_rd26_res);
	hw_uint<32>  h3_6_rd27_res = h3_6_rd27_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_6_rd27_res);
	hw_uint<32>  h3_6_rd28_res = h3_6_rd28_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_6_rd28_res);
	hw_uint<32>  h3_6_rd29_res = h3_6_rd29_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_6_rd29_res);
	hw_uint<32>  h3_6_rd30_res = h3_6_rd30_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_6_rd30_res);
	hw_uint<32>  h3_6_rd31_res = h3_6_rd31_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_6_rd31_res);
	hw_uint<32>  h3_6_rd32_res = h3_6_rd32_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_6_rd32_res);
	hw_uint<32>  h3_6_rd33_res = h3_6_rd33_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_6_rd33_res);
	hw_uint<32>  h3_6_rd34_res = h3_6_rd34_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_6_rd34_res);
	hw_uint<32>  h3_6_rd35_res = h3_6_rd35_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_6_rd35_res);
	hw_uint<32>  h3_6_rd36_res = h3_6_rd36_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_6_rd36_res);
	hw_uint<32>  h3_6_rd37_res = h3_6_rd37_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_6_rd37_res);
	hw_uint<32>  h3_6_rd38_res = h3_6_rd38_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_6_rd38_res);
	hw_uint<32>  h3_6_rd39_res = h3_6_rd39_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_6_rd39_res);
	hw_uint<32>  h3_6_rd40_res = h3_6_rd40_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_6_rd40_res);
	hw_uint<32>  h3_6_rd41_res = h3_6_rd41_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_6_rd41_res);
	hw_uint<32>  h3_6_rd42_res = h3_6_rd42_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_6_rd42_res);
	hw_uint<32>  h3_6_rd43_res = h3_6_rd43_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_6_rd43_res);
	hw_uint<32>  h3_6_rd44_res = h3_6_rd44_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_6_rd44_res);
	hw_uint<32>  h3_6_rd45_res = h3_6_rd45_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_6_rd45_res);
	hw_uint<32>  h3_6_rd46_res = h3_6_rd46_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_6_rd46_res);
	hw_uint<32>  h3_6_rd47_res = h3_6_rd47_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_6_rd47_res);
	hw_uint<32>  h3_6_rd48_res = h3_6_rd48_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_6_rd48_res);
	hw_uint<32>  h3_6_rd49_res = h3_6_rd49_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_6_rd49_res);
	hw_uint<32>  h3_6_rd50_res = h3_6_rd50_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_6_rd50_res);
	hw_uint<32>  h3_6_rd51_res = h3_6_rd51_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_6_rd51_res);
	hw_uint<32>  h3_6_rd52_res = h3_6_rd52_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_6_rd52_res);
	hw_uint<32>  h3_6_rd53_res = h3_6_rd53_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_6_rd53_res);
	hw_uint<32>  h3_6_rd54_res = h3_6_rd54_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_6_rd54_res);
	hw_uint<32>  h3_6_rd55_res = h3_6_rd55_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_6_rd55_res);
	hw_uint<32>  h3_6_rd56_res = h3_6_rd56_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_6_rd56_res);
	hw_uint<32>  h3_6_rd57_res = h3_6_rd57_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_6_rd57_res);
	hw_uint<32>  h3_6_rd58_res = h3_6_rd58_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_6_rd58_res);
	hw_uint<32>  h3_6_rd59_res = h3_6_rd59_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_6_rd59_res);
	hw_uint<32>  h3_6_rd60_res = h3_6_rd60_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_6_rd60_res);
	hw_uint<32>  h3_6_rd61_res = h3_6_rd61_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_6_rd61_res);
	hw_uint<32>  h3_6_rd62_res = h3_6_rd62_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_6_rd62_res);
	hw_uint<32>  h3_6_rd63_res = h3_6_rd63_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_6_rd63_res);
	hw_uint<32>  h3_6_rd64_res = h3_6_rd64_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_6_rd64_res);
	hw_uint<32>  h3_6_rd65_res = h3_6_rd65_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_6_rd65_res);
	hw_uint<32>  h3_6_rd66_res = h3_6_rd66_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_6_rd66_res);
	hw_uint<32>  h3_6_rd67_res = h3_6_rd67_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_6_rd67_res);
	hw_uint<32>  h3_6_rd68_res = h3_6_rd68_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_6_rd68_res);
	hw_uint<32>  h3_6_rd69_res = h3_6_rd69_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_6_rd69_res);
	hw_uint<32>  h3_6_rd70_res = h3_6_rd70_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_6_rd70_res);
	hw_uint<32>  h3_6_rd71_res = h3_6_rd71_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_6_rd71_res);
	hw_uint<32>  h3_6_rd72_res = h3_6_rd72_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_6_rd72_res);
	hw_uint<32>  h3_6_rd73_res = h3_6_rd73_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_6_rd73_res);
	hw_uint<32>  h3_6_rd74_res = h3_6_rd74_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_6_rd74_res);
	hw_uint<32>  h3_6_rd75_res = h3_6_rd75_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_6_rd75_res);
	hw_uint<32>  h3_6_rd76_res = h3_6_rd76_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_6_rd76_res);
	hw_uint<32>  h3_6_rd77_res = h3_6_rd77_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_6_rd77_res);
	hw_uint<32>  h3_6_rd78_res = h3_6_rd78_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_6_rd78_res);
	hw_uint<32>  h3_6_rd79_res = h3_6_rd79_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_6_rd79_res);
	hw_uint<32>  h3_6_rd80_res = h3_6_rd80_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_6_rd80_res);
	hw_uint<32>  h3_6_rd81_res = h3_6_rd81_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_6_rd81_res);
	hw_uint<32>  h3_6_rd82_res = h3_6_rd82_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_6_rd82_res);
	hw_uint<32>  h3_6_rd83_res = h3_6_rd83_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_6_rd83_res);
	hw_uint<32>  h3_6_rd84_res = h3_6_rd84_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_6_rd84_res);
	hw_uint<32>  h3_6_rd85_res = h3_6_rd85_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_6_rd85_res);
	hw_uint<32>  h3_6_rd86_res = h3_6_rd86_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_6_rd86_res);
	hw_uint<32>  h3_6_rd87_res = h3_6_rd87_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_6_rd87_res);
	hw_uint<32>  h3_6_rd88_res = h3_6_rd88_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_6_rd88_res);
	hw_uint<32>  h3_6_rd89_res = h3_6_rd89_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_6_rd89_res);
	hw_uint<32>  h3_6_rd90_res = h3_6_rd90_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_6_rd90_res);
	hw_uint<32>  h3_6_rd91_res = h3_6_rd91_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_6_rd91_res);
	hw_uint<32>  h3_6_rd92_res = h3_6_rd92_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_6_rd92_res);
	hw_uint<32>  h3_6_rd93_res = h3_6_rd93_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_6_rd93_res);
	hw_uint<32>  h3_6_rd94_res = h3_6_rd94_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_6_rd94_res);
	hw_uint<32>  h3_6_rd95_res = h3_6_rd95_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_6_rd95_res);
	hw_uint<32>  h3_6_rd96_res = h3_6_rd96_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_6_rd96_res);
	hw_uint<32>  h3_6_rd97_res = h3_6_rd97_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_6_rd97_res);
	hw_uint<32>  h3_6_rd98_res = h3_6_rd98_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_6_rd98_res);
	hw_uint<32>  h3_6_rd99_res = h3_6_rd99_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_6_rd99_res);
	hw_uint<32>  h3_6_rd100_res = h3_6_rd100_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_6_rd100_res);
	hw_uint<32>  h3_6_rd101_res = h3_6_rd101_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_6_rd101_res);
	hw_uint<32>  h3_6_rd102_res = h3_6_rd102_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_6_rd102_res);
	hw_uint<32>  h3_6_rd103_res = h3_6_rd103_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_6_rd103_res);
	hw_uint<32>  h3_6_rd104_res = h3_6_rd104_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_6_rd104_res);
	hw_uint<32>  h3_6_rd105_res = h3_6_rd105_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_6_rd105_res);
	hw_uint<32>  h3_6_rd106_res = h3_6_rd106_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_6_rd106_res);
	hw_uint<32>  h3_6_rd107_res = h3_6_rd107_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_6_rd107_res);
	hw_uint<32>  h3_6_rd108_res = h3_6_rd108_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_6_rd108_res);
	hw_uint<32>  h3_6_rd109_res = h3_6_rd109_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_6_rd109_res);
	hw_uint<32>  h3_6_rd110_res = h3_6_rd110_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_6_rd110_res);
	hw_uint<32>  h3_6_rd111_res = h3_6_rd111_select(h3_5, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_6_rd111_res);
	return result;
}

struct h3_6_h3_6_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[0, 128], [-1, 127], [0, 31]}
	// Capacity: 2612
	// # of read delays: 7
  // 0, 11, 1301, 1310, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 8> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 9> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1289> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1309() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1310() {
		return f6;
	}

	inline hw_uint<32>  peek_1311() {
		return f8;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f10;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 8
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 8 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[1, 113], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[10, 122], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[11, 123], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[12, 124], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[13, 125], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[14, 126], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-1, 127], [0, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 7
  // 0, 11, 1301, 1311, 1312, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 8> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 1289> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1312() {
		return f8;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f10;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 8
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 8 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[2, 114], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[3, 115], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[4, 116], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[5, 117], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[6, 118], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[7, 119], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[8, 120], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_h3_6_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[9, 121], [-1, 128], [0, 31]}
	// Capacity: 2612
	// # of read delays: 6
  // 0, 11, 1301, 1311, 1321, 2611
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 10> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 1289> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 9> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 9> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 1289> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_10() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_11() {
		return f2;
	}

	inline hw_uint<32>  peek_1300() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_1301() {
		return f4;
	}

	inline hw_uint<32>  peek_1310() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_1311() {
		return f6;
	}

	inline hw_uint<32>  peek_1320() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_1321() {
		return f8;
	}

	inline hw_uint<32>  peek_2610() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_2611() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 9
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 9 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1289
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1289 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 10
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 10 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct h3_6_cache {
  // # of banks: 16
  h3_6_h3_6_update_0_write0_merged_banks_7_cache h3_6_h3_6_update_0_write0_merged_banks_7;
  h3_6_h3_6_update_0_write1_merged_banks_7_cache h3_6_h3_6_update_0_write1_merged_banks_7;
  h3_6_h3_6_update_0_write10_merged_banks_7_cache h3_6_h3_6_update_0_write10_merged_banks_7;
  h3_6_h3_6_update_0_write11_merged_banks_7_cache h3_6_h3_6_update_0_write11_merged_banks_7;
  h3_6_h3_6_update_0_write12_merged_banks_7_cache h3_6_h3_6_update_0_write12_merged_banks_7;
  h3_6_h3_6_update_0_write13_merged_banks_7_cache h3_6_h3_6_update_0_write13_merged_banks_7;
  h3_6_h3_6_update_0_write14_merged_banks_7_cache h3_6_h3_6_update_0_write14_merged_banks_7;
  h3_6_h3_6_update_0_write15_merged_banks_7_cache h3_6_h3_6_update_0_write15_merged_banks_7;
  h3_6_h3_6_update_0_write2_merged_banks_7_cache h3_6_h3_6_update_0_write2_merged_banks_7;
  h3_6_h3_6_update_0_write3_merged_banks_7_cache h3_6_h3_6_update_0_write3_merged_banks_7;
  h3_6_h3_6_update_0_write4_merged_banks_7_cache h3_6_h3_6_update_0_write4_merged_banks_7;
  h3_6_h3_6_update_0_write5_merged_banks_7_cache h3_6_h3_6_update_0_write5_merged_banks_7;
  h3_6_h3_6_update_0_write6_merged_banks_7_cache h3_6_h3_6_update_0_write6_merged_banks_7;
  h3_6_h3_6_update_0_write7_merged_banks_7_cache h3_6_h3_6_update_0_write7_merged_banks_7;
  h3_6_h3_6_update_0_write8_merged_banks_7_cache h3_6_h3_6_update_0_write8_merged_banks_7;
  h3_6_h3_6_update_0_write9_merged_banks_7_cache h3_6_h3_6_update_0_write9_merged_banks_7;
};



inline void h3_6_h3_6_update_0_write0_write(hw_uint<32> & h3_6_h3_6_update_0_write0, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.push(h3_6_h3_6_update_0_write0);
}

inline void h3_6_h3_6_update_0_write1_write(hw_uint<32> & h3_6_h3_6_update_0_write1, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.push(h3_6_h3_6_update_0_write1);
}

inline void h3_6_h3_6_update_0_write10_write(hw_uint<32> & h3_6_h3_6_update_0_write10, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.push(h3_6_h3_6_update_0_write10);
}

inline void h3_6_h3_6_update_0_write11_write(hw_uint<32> & h3_6_h3_6_update_0_write11, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.push(h3_6_h3_6_update_0_write11);
}

inline void h3_6_h3_6_update_0_write12_write(hw_uint<32> & h3_6_h3_6_update_0_write12, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.push(h3_6_h3_6_update_0_write12);
}

inline void h3_6_h3_6_update_0_write13_write(hw_uint<32> & h3_6_h3_6_update_0_write13, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.push(h3_6_h3_6_update_0_write13);
}

inline void h3_6_h3_6_update_0_write14_write(hw_uint<32> & h3_6_h3_6_update_0_write14, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.push(h3_6_h3_6_update_0_write14);
}

inline void h3_6_h3_6_update_0_write15_write(hw_uint<32> & h3_6_h3_6_update_0_write15, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.push(h3_6_h3_6_update_0_write15);
}

inline void h3_6_h3_6_update_0_write2_write(hw_uint<32> & h3_6_h3_6_update_0_write2, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.push(h3_6_h3_6_update_0_write2);
}

inline void h3_6_h3_6_update_0_write3_write(hw_uint<32> & h3_6_h3_6_update_0_write3, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.push(h3_6_h3_6_update_0_write3);
}

inline void h3_6_h3_6_update_0_write4_write(hw_uint<32> & h3_6_h3_6_update_0_write4, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.push(h3_6_h3_6_update_0_write4);
}

inline void h3_6_h3_6_update_0_write5_write(hw_uint<32> & h3_6_h3_6_update_0_write5, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.push(h3_6_h3_6_update_0_write5);
}

inline void h3_6_h3_6_update_0_write6_write(hw_uint<32> & h3_6_h3_6_update_0_write6, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.push(h3_6_h3_6_update_0_write6);
}

inline void h3_6_h3_6_update_0_write7_write(hw_uint<32> & h3_6_h3_6_update_0_write7, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.push(h3_6_h3_6_update_0_write7);
}

inline void h3_6_h3_6_update_0_write8_write(hw_uint<32> & h3_6_h3_6_update_0_write8, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.push(h3_6_h3_6_update_0_write8);
}

inline void h3_6_h3_6_update_0_write9_write(hw_uint<32> & h3_6_h3_6_update_0_write9, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.push(h3_6_h3_6_update_0_write9);
}

inline hw_uint<32>  h3_7_rd0_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd0 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[-1 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_1312();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd1_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd1 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd10_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd10 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd100_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd100 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd101_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd101 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd102_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd102 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd103_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd103 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd104_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd104 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd105_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd105 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd106_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd106 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd107_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd107 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd108_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd108 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd109_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd109 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd11_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd11 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd110_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd110 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[15 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write15 = h3_6.h3_6_h3_6_update_0_write15_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_7_rd111_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd111 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_1310();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd12_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd12 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd13_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd13 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd14_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd14 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd15_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd15 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd16_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd16 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd17_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd17 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd18_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd18 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd19_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd19 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd2_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd2 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd20_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd20 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd21_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd21 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[2 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write2 = h3_6.h3_6_h3_6_update_0_write2_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_7_rd22_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd22 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd23_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd23 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd24_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd24 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd25_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd25 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd26_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd26 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd27_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd27 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd28_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd28 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[3 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write3 = h3_6.h3_6_h3_6_update_0_write3_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_7_rd29_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd29 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd3_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd3 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd30_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd30 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd31_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd31 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd32_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd32 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd33_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd33 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd34_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd34 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd35_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd35 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[4 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write4 = h3_6.h3_6_h3_6_update_0_write4_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_7_rd36_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd36 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd37_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd37 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd38_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd38 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd39_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd39 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd4_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd4 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd40_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd40 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd41_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd41 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd42_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd42 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[5 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write5 = h3_6.h3_6_h3_6_update_0_write5_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_7_rd43_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd43 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd44_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd44 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd45_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd45 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd46_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd46 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd47_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd47 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd48_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd48 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd49_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd49 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[6 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write6 = h3_6.h3_6_h3_6_update_0_write6_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_7_rd5_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd5 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd50_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd50 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd51_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd51 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd52_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd52 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd53_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd53 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd54_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd54 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd55_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd55 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd56_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd56 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[7 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write7 = h3_6.h3_6_h3_6_update_0_write7_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_7_rd57_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd57 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd58_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd58 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd59_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd59 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd6_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd6 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd60_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd60 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd61_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd61 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd62_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd62 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd63_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd63 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[8 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write8 = h3_6.h3_6_h3_6_update_0_write8_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_7_rd64_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd64 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd65_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd65 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd66_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd66 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd67_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd67 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd68_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd68 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd69_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd69 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd7_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd7 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write0 = h3_6.h3_6_h3_6_update_0_write0_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_7_rd70_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd70 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[9 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write9 = h3_6.h3_6_h3_6_update_0_write9_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_7_rd71_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd71 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd72_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd72 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd73_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd73 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd74_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd74 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd75_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd75 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd76_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd76 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd77_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd77 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[10 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write10 = h3_6.h3_6_h3_6_update_0_write10_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_7_rd78_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd78 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd79_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd79 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd8_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd8 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd80_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd80 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd81_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd81 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd82_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd82 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd83_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd83 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd84_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd84 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[11 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write11 = h3_6.h3_6_h3_6_update_0_write11_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_7_rd85_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd85 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd86_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd86 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd87_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd87 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd88_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd88 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd89_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd89 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd9_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd9 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[1 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write1 = h3_6.h3_6_h3_6_update_0_write1_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_7_rd90_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd90 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd91_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd91 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[12 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write12 = h3_6.h3_6_h3_6_update_0_write12_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_7_rd92_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd92 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd93_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd93 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, -1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_2611();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd94_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd94 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd95_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd95 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, 1 + d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_11();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd96_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd96 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, 1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_1301();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd97_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd97 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_7_rd98_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd98 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[13 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write13 = h3_6.h3_6_h3_6_update_0_write13_merged_banks_7.peek_1311();
  return value_h3_6_h3_6_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_7_rd99_select(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_7_rd99 read pattern: { h3_7_update_0[d0, d1, d2] -> h3_6[14 + 16d0, -1 + d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
  auto value_h3_6_h3_6_update_0_write14 = h3_6.h3_6_h3_6_update_0_write14_merged_banks_7.peek_1321();
  return value_h3_6_h3_6_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_6_update_0_write
//	h3_6_h3_6_update_0_write0
//	h3_6_h3_6_update_0_write1
//	h3_6_h3_6_update_0_write2
//	h3_6_h3_6_update_0_write3
//	h3_6_h3_6_update_0_write4
//	h3_6_h3_6_update_0_write5
//	h3_6_h3_6_update_0_write6
//	h3_6_h3_6_update_0_write7
//	h3_6_h3_6_update_0_write8
//	h3_6_h3_6_update_0_write9
//	h3_6_h3_6_update_0_write10
//	h3_6_h3_6_update_0_write11
//	h3_6_h3_6_update_0_write12
//	h3_6_h3_6_update_0_write13
//	h3_6_h3_6_update_0_write14
//	h3_6_h3_6_update_0_write15
inline void h3_6_h3_6_update_0_write_bundle_write(hw_uint<512>& h3_6_update_0_write, h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_6_h3_6_update_0_write0_res = h3_6_update_0_write.extract<0, 31>();
	h3_6_h3_6_update_0_write0_write(h3_6_h3_6_update_0_write0_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write1_res = h3_6_update_0_write.extract<32, 63>();
	h3_6_h3_6_update_0_write1_write(h3_6_h3_6_update_0_write1_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write2_res = h3_6_update_0_write.extract<64, 95>();
	h3_6_h3_6_update_0_write2_write(h3_6_h3_6_update_0_write2_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write3_res = h3_6_update_0_write.extract<96, 127>();
	h3_6_h3_6_update_0_write3_write(h3_6_h3_6_update_0_write3_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write4_res = h3_6_update_0_write.extract<128, 159>();
	h3_6_h3_6_update_0_write4_write(h3_6_h3_6_update_0_write4_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write5_res = h3_6_update_0_write.extract<160, 191>();
	h3_6_h3_6_update_0_write5_write(h3_6_h3_6_update_0_write5_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write6_res = h3_6_update_0_write.extract<192, 223>();
	h3_6_h3_6_update_0_write6_write(h3_6_h3_6_update_0_write6_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write7_res = h3_6_update_0_write.extract<224, 255>();
	h3_6_h3_6_update_0_write7_write(h3_6_h3_6_update_0_write7_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write8_res = h3_6_update_0_write.extract<256, 287>();
	h3_6_h3_6_update_0_write8_write(h3_6_h3_6_update_0_write8_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write9_res = h3_6_update_0_write.extract<288, 319>();
	h3_6_h3_6_update_0_write9_write(h3_6_h3_6_update_0_write9_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write10_res = h3_6_update_0_write.extract<320, 351>();
	h3_6_h3_6_update_0_write10_write(h3_6_h3_6_update_0_write10_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write11_res = h3_6_update_0_write.extract<352, 383>();
	h3_6_h3_6_update_0_write11_write(h3_6_h3_6_update_0_write11_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write12_res = h3_6_update_0_write.extract<384, 415>();
	h3_6_h3_6_update_0_write12_write(h3_6_h3_6_update_0_write12_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write13_res = h3_6_update_0_write.extract<416, 447>();
	h3_6_h3_6_update_0_write13_write(h3_6_h3_6_update_0_write13_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write14_res = h3_6_update_0_write.extract<448, 479>();
	h3_6_h3_6_update_0_write14_write(h3_6_h3_6_update_0_write14_res, h3_6, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_6_h3_6_update_0_write15_res = h3_6_update_0_write.extract<480, 511>();
	h3_6_h3_6_update_0_write15_write(h3_6_h3_6_update_0_write15_res, h3_6, d0, d1, d2, dynamic_address);
}

// h3_7_update_0_read
//	h3_7_rd0
//	h3_7_rd1
//	h3_7_rd2
//	h3_7_rd3
//	h3_7_rd4
//	h3_7_rd5
//	h3_7_rd6
//	h3_7_rd7
//	h3_7_rd8
//	h3_7_rd9
//	h3_7_rd10
//	h3_7_rd11
//	h3_7_rd12
//	h3_7_rd13
//	h3_7_rd14
//	h3_7_rd15
//	h3_7_rd16
//	h3_7_rd17
//	h3_7_rd18
//	h3_7_rd19
//	h3_7_rd20
//	h3_7_rd21
//	h3_7_rd22
//	h3_7_rd23
//	h3_7_rd24
//	h3_7_rd25
//	h3_7_rd26
//	h3_7_rd27
//	h3_7_rd28
//	h3_7_rd29
//	h3_7_rd30
//	h3_7_rd31
//	h3_7_rd32
//	h3_7_rd33
//	h3_7_rd34
//	h3_7_rd35
//	h3_7_rd36
//	h3_7_rd37
//	h3_7_rd38
//	h3_7_rd39
//	h3_7_rd40
//	h3_7_rd41
//	h3_7_rd42
//	h3_7_rd43
//	h3_7_rd44
//	h3_7_rd45
//	h3_7_rd46
//	h3_7_rd47
//	h3_7_rd48
//	h3_7_rd49
//	h3_7_rd50
//	h3_7_rd51
//	h3_7_rd52
//	h3_7_rd53
//	h3_7_rd54
//	h3_7_rd55
//	h3_7_rd56
//	h3_7_rd57
//	h3_7_rd58
//	h3_7_rd59
//	h3_7_rd60
//	h3_7_rd61
//	h3_7_rd62
//	h3_7_rd63
//	h3_7_rd64
//	h3_7_rd65
//	h3_7_rd66
//	h3_7_rd67
//	h3_7_rd68
//	h3_7_rd69
//	h3_7_rd70
//	h3_7_rd71
//	h3_7_rd72
//	h3_7_rd73
//	h3_7_rd74
//	h3_7_rd75
//	h3_7_rd76
//	h3_7_rd77
//	h3_7_rd78
//	h3_7_rd79
//	h3_7_rd80
//	h3_7_rd81
//	h3_7_rd82
//	h3_7_rd83
//	h3_7_rd84
//	h3_7_rd85
//	h3_7_rd86
//	h3_7_rd87
//	h3_7_rd88
//	h3_7_rd89
//	h3_7_rd90
//	h3_7_rd91
//	h3_7_rd92
//	h3_7_rd93
//	h3_7_rd94
//	h3_7_rd95
//	h3_7_rd96
//	h3_7_rd97
//	h3_7_rd98
//	h3_7_rd99
//	h3_7_rd100
//	h3_7_rd101
//	h3_7_rd102
//	h3_7_rd103
//	h3_7_rd104
//	h3_7_rd105
//	h3_7_rd106
//	h3_7_rd107
//	h3_7_rd108
//	h3_7_rd109
//	h3_7_rd110
//	h3_7_rd111
inline hw_uint<3584> h3_6_h3_7_update_0_read_bundle_read(h3_6_cache& h3_6, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_7_rd0
    // h3_7_rd1
    // h3_7_rd2
    // h3_7_rd3
    // h3_7_rd4
    // h3_7_rd5
    // h3_7_rd6
    // h3_7_rd7
    // h3_7_rd8
    // h3_7_rd9
    // h3_7_rd10
    // h3_7_rd11
    // h3_7_rd12
    // h3_7_rd13
    // h3_7_rd14
    // h3_7_rd15
    // h3_7_rd16
    // h3_7_rd17
    // h3_7_rd18
    // h3_7_rd19
    // h3_7_rd20
    // h3_7_rd21
    // h3_7_rd22
    // h3_7_rd23
    // h3_7_rd24
    // h3_7_rd25
    // h3_7_rd26
    // h3_7_rd27
    // h3_7_rd28
    // h3_7_rd29
    // h3_7_rd30
    // h3_7_rd31
    // h3_7_rd32
    // h3_7_rd33
    // h3_7_rd34
    // h3_7_rd35
    // h3_7_rd36
    // h3_7_rd37
    // h3_7_rd38
    // h3_7_rd39
    // h3_7_rd40
    // h3_7_rd41
    // h3_7_rd42
    // h3_7_rd43
    // h3_7_rd44
    // h3_7_rd45
    // h3_7_rd46
    // h3_7_rd47
    // h3_7_rd48
    // h3_7_rd49
    // h3_7_rd50
    // h3_7_rd51
    // h3_7_rd52
    // h3_7_rd53
    // h3_7_rd54
    // h3_7_rd55
    // h3_7_rd56
    // h3_7_rd57
    // h3_7_rd58
    // h3_7_rd59
    // h3_7_rd60
    // h3_7_rd61
    // h3_7_rd62
    // h3_7_rd63
    // h3_7_rd64
    // h3_7_rd65
    // h3_7_rd66
    // h3_7_rd67
    // h3_7_rd68
    // h3_7_rd69
    // h3_7_rd70
    // h3_7_rd71
    // h3_7_rd72
    // h3_7_rd73
    // h3_7_rd74
    // h3_7_rd75
    // h3_7_rd76
    // h3_7_rd77
    // h3_7_rd78
    // h3_7_rd79
    // h3_7_rd80
    // h3_7_rd81
    // h3_7_rd82
    // h3_7_rd83
    // h3_7_rd84
    // h3_7_rd85
    // h3_7_rd86
    // h3_7_rd87
    // h3_7_rd88
    // h3_7_rd89
    // h3_7_rd90
    // h3_7_rd91
    // h3_7_rd92
    // h3_7_rd93
    // h3_7_rd94
    // h3_7_rd95
    // h3_7_rd96
    // h3_7_rd97
    // h3_7_rd98
    // h3_7_rd99
    // h3_7_rd100
    // h3_7_rd101
    // h3_7_rd102
    // h3_7_rd103
    // h3_7_rd104
    // h3_7_rd105
    // h3_7_rd106
    // h3_7_rd107
    // h3_7_rd108
    // h3_7_rd109
    // h3_7_rd110
    // h3_7_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_7_rd0_res = h3_7_rd0_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_7_rd0_res);
	hw_uint<32>  h3_7_rd1_res = h3_7_rd1_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_7_rd1_res);
	hw_uint<32>  h3_7_rd2_res = h3_7_rd2_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_7_rd2_res);
	hw_uint<32>  h3_7_rd3_res = h3_7_rd3_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_7_rd3_res);
	hw_uint<32>  h3_7_rd4_res = h3_7_rd4_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_7_rd4_res);
	hw_uint<32>  h3_7_rd5_res = h3_7_rd5_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_7_rd5_res);
	hw_uint<32>  h3_7_rd6_res = h3_7_rd6_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_7_rd6_res);
	hw_uint<32>  h3_7_rd7_res = h3_7_rd7_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_7_rd7_res);
	hw_uint<32>  h3_7_rd8_res = h3_7_rd8_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_7_rd8_res);
	hw_uint<32>  h3_7_rd9_res = h3_7_rd9_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_7_rd9_res);
	hw_uint<32>  h3_7_rd10_res = h3_7_rd10_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_7_rd10_res);
	hw_uint<32>  h3_7_rd11_res = h3_7_rd11_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_7_rd11_res);
	hw_uint<32>  h3_7_rd12_res = h3_7_rd12_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_7_rd12_res);
	hw_uint<32>  h3_7_rd13_res = h3_7_rd13_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_7_rd13_res);
	hw_uint<32>  h3_7_rd14_res = h3_7_rd14_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_7_rd14_res);
	hw_uint<32>  h3_7_rd15_res = h3_7_rd15_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_7_rd15_res);
	hw_uint<32>  h3_7_rd16_res = h3_7_rd16_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_7_rd16_res);
	hw_uint<32>  h3_7_rd17_res = h3_7_rd17_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_7_rd17_res);
	hw_uint<32>  h3_7_rd18_res = h3_7_rd18_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_7_rd18_res);
	hw_uint<32>  h3_7_rd19_res = h3_7_rd19_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_7_rd19_res);
	hw_uint<32>  h3_7_rd20_res = h3_7_rd20_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_7_rd20_res);
	hw_uint<32>  h3_7_rd21_res = h3_7_rd21_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_7_rd21_res);
	hw_uint<32>  h3_7_rd22_res = h3_7_rd22_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_7_rd22_res);
	hw_uint<32>  h3_7_rd23_res = h3_7_rd23_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_7_rd23_res);
	hw_uint<32>  h3_7_rd24_res = h3_7_rd24_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_7_rd24_res);
	hw_uint<32>  h3_7_rd25_res = h3_7_rd25_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_7_rd25_res);
	hw_uint<32>  h3_7_rd26_res = h3_7_rd26_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_7_rd26_res);
	hw_uint<32>  h3_7_rd27_res = h3_7_rd27_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_7_rd27_res);
	hw_uint<32>  h3_7_rd28_res = h3_7_rd28_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_7_rd28_res);
	hw_uint<32>  h3_7_rd29_res = h3_7_rd29_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_7_rd29_res);
	hw_uint<32>  h3_7_rd30_res = h3_7_rd30_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_7_rd30_res);
	hw_uint<32>  h3_7_rd31_res = h3_7_rd31_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_7_rd31_res);
	hw_uint<32>  h3_7_rd32_res = h3_7_rd32_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_7_rd32_res);
	hw_uint<32>  h3_7_rd33_res = h3_7_rd33_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_7_rd33_res);
	hw_uint<32>  h3_7_rd34_res = h3_7_rd34_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_7_rd34_res);
	hw_uint<32>  h3_7_rd35_res = h3_7_rd35_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_7_rd35_res);
	hw_uint<32>  h3_7_rd36_res = h3_7_rd36_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_7_rd36_res);
	hw_uint<32>  h3_7_rd37_res = h3_7_rd37_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_7_rd37_res);
	hw_uint<32>  h3_7_rd38_res = h3_7_rd38_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_7_rd38_res);
	hw_uint<32>  h3_7_rd39_res = h3_7_rd39_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_7_rd39_res);
	hw_uint<32>  h3_7_rd40_res = h3_7_rd40_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_7_rd40_res);
	hw_uint<32>  h3_7_rd41_res = h3_7_rd41_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_7_rd41_res);
	hw_uint<32>  h3_7_rd42_res = h3_7_rd42_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_7_rd42_res);
	hw_uint<32>  h3_7_rd43_res = h3_7_rd43_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_7_rd43_res);
	hw_uint<32>  h3_7_rd44_res = h3_7_rd44_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_7_rd44_res);
	hw_uint<32>  h3_7_rd45_res = h3_7_rd45_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_7_rd45_res);
	hw_uint<32>  h3_7_rd46_res = h3_7_rd46_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_7_rd46_res);
	hw_uint<32>  h3_7_rd47_res = h3_7_rd47_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_7_rd47_res);
	hw_uint<32>  h3_7_rd48_res = h3_7_rd48_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_7_rd48_res);
	hw_uint<32>  h3_7_rd49_res = h3_7_rd49_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_7_rd49_res);
	hw_uint<32>  h3_7_rd50_res = h3_7_rd50_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_7_rd50_res);
	hw_uint<32>  h3_7_rd51_res = h3_7_rd51_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_7_rd51_res);
	hw_uint<32>  h3_7_rd52_res = h3_7_rd52_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_7_rd52_res);
	hw_uint<32>  h3_7_rd53_res = h3_7_rd53_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_7_rd53_res);
	hw_uint<32>  h3_7_rd54_res = h3_7_rd54_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_7_rd54_res);
	hw_uint<32>  h3_7_rd55_res = h3_7_rd55_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_7_rd55_res);
	hw_uint<32>  h3_7_rd56_res = h3_7_rd56_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_7_rd56_res);
	hw_uint<32>  h3_7_rd57_res = h3_7_rd57_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_7_rd57_res);
	hw_uint<32>  h3_7_rd58_res = h3_7_rd58_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_7_rd58_res);
	hw_uint<32>  h3_7_rd59_res = h3_7_rd59_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_7_rd59_res);
	hw_uint<32>  h3_7_rd60_res = h3_7_rd60_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_7_rd60_res);
	hw_uint<32>  h3_7_rd61_res = h3_7_rd61_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_7_rd61_res);
	hw_uint<32>  h3_7_rd62_res = h3_7_rd62_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_7_rd62_res);
	hw_uint<32>  h3_7_rd63_res = h3_7_rd63_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_7_rd63_res);
	hw_uint<32>  h3_7_rd64_res = h3_7_rd64_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_7_rd64_res);
	hw_uint<32>  h3_7_rd65_res = h3_7_rd65_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_7_rd65_res);
	hw_uint<32>  h3_7_rd66_res = h3_7_rd66_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_7_rd66_res);
	hw_uint<32>  h3_7_rd67_res = h3_7_rd67_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_7_rd67_res);
	hw_uint<32>  h3_7_rd68_res = h3_7_rd68_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_7_rd68_res);
	hw_uint<32>  h3_7_rd69_res = h3_7_rd69_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_7_rd69_res);
	hw_uint<32>  h3_7_rd70_res = h3_7_rd70_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_7_rd70_res);
	hw_uint<32>  h3_7_rd71_res = h3_7_rd71_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_7_rd71_res);
	hw_uint<32>  h3_7_rd72_res = h3_7_rd72_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_7_rd72_res);
	hw_uint<32>  h3_7_rd73_res = h3_7_rd73_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_7_rd73_res);
	hw_uint<32>  h3_7_rd74_res = h3_7_rd74_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_7_rd74_res);
	hw_uint<32>  h3_7_rd75_res = h3_7_rd75_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_7_rd75_res);
	hw_uint<32>  h3_7_rd76_res = h3_7_rd76_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_7_rd76_res);
	hw_uint<32>  h3_7_rd77_res = h3_7_rd77_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_7_rd77_res);
	hw_uint<32>  h3_7_rd78_res = h3_7_rd78_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_7_rd78_res);
	hw_uint<32>  h3_7_rd79_res = h3_7_rd79_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_7_rd79_res);
	hw_uint<32>  h3_7_rd80_res = h3_7_rd80_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_7_rd80_res);
	hw_uint<32>  h3_7_rd81_res = h3_7_rd81_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_7_rd81_res);
	hw_uint<32>  h3_7_rd82_res = h3_7_rd82_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_7_rd82_res);
	hw_uint<32>  h3_7_rd83_res = h3_7_rd83_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_7_rd83_res);
	hw_uint<32>  h3_7_rd84_res = h3_7_rd84_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_7_rd84_res);
	hw_uint<32>  h3_7_rd85_res = h3_7_rd85_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_7_rd85_res);
	hw_uint<32>  h3_7_rd86_res = h3_7_rd86_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_7_rd86_res);
	hw_uint<32>  h3_7_rd87_res = h3_7_rd87_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_7_rd87_res);
	hw_uint<32>  h3_7_rd88_res = h3_7_rd88_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_7_rd88_res);
	hw_uint<32>  h3_7_rd89_res = h3_7_rd89_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_7_rd89_res);
	hw_uint<32>  h3_7_rd90_res = h3_7_rd90_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_7_rd90_res);
	hw_uint<32>  h3_7_rd91_res = h3_7_rd91_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_7_rd91_res);
	hw_uint<32>  h3_7_rd92_res = h3_7_rd92_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_7_rd92_res);
	hw_uint<32>  h3_7_rd93_res = h3_7_rd93_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_7_rd93_res);
	hw_uint<32>  h3_7_rd94_res = h3_7_rd94_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_7_rd94_res);
	hw_uint<32>  h3_7_rd95_res = h3_7_rd95_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_7_rd95_res);
	hw_uint<32>  h3_7_rd96_res = h3_7_rd96_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_7_rd96_res);
	hw_uint<32>  h3_7_rd97_res = h3_7_rd97_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_7_rd97_res);
	hw_uint<32>  h3_7_rd98_res = h3_7_rd98_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_7_rd98_res);
	hw_uint<32>  h3_7_rd99_res = h3_7_rd99_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_7_rd99_res);
	hw_uint<32>  h3_7_rd100_res = h3_7_rd100_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_7_rd100_res);
	hw_uint<32>  h3_7_rd101_res = h3_7_rd101_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_7_rd101_res);
	hw_uint<32>  h3_7_rd102_res = h3_7_rd102_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_7_rd102_res);
	hw_uint<32>  h3_7_rd103_res = h3_7_rd103_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_7_rd103_res);
	hw_uint<32>  h3_7_rd104_res = h3_7_rd104_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_7_rd104_res);
	hw_uint<32>  h3_7_rd105_res = h3_7_rd105_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_7_rd105_res);
	hw_uint<32>  h3_7_rd106_res = h3_7_rd106_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_7_rd106_res);
	hw_uint<32>  h3_7_rd107_res = h3_7_rd107_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_7_rd107_res);
	hw_uint<32>  h3_7_rd108_res = h3_7_rd108_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_7_rd108_res);
	hw_uint<32>  h3_7_rd109_res = h3_7_rd109_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_7_rd109_res);
	hw_uint<32>  h3_7_rd110_res = h3_7_rd110_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_7_rd110_res);
	hw_uint<32>  h3_7_rd111_res = h3_7_rd111_select(h3_6, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_7_rd111_res);
	return result;
}

struct h3_7_h3_7_update_0_write0_to_heat3dla_8_16_rd0_cache {
	// RAM Box: {[0, 112], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write1_to_heat3dla_8_16_rd1_cache {
	// RAM Box: {[1, 113], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write10_to_heat3dla_8_16_rd10_cache {
	// RAM Box: {[10, 122], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write11_to_heat3dla_8_16_rd11_cache {
	// RAM Box: {[11, 123], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write12_to_heat3dla_8_16_rd12_cache {
	// RAM Box: {[12, 124], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write13_to_heat3dla_8_16_rd13_cache {
	// RAM Box: {[13, 125], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write14_to_heat3dla_8_16_rd14_cache {
	// RAM Box: {[14, 126], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write15_to_heat3dla_8_16_rd15_cache {
	// RAM Box: {[15, 127], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write2_to_heat3dla_8_16_rd2_cache {
	// RAM Box: {[2, 114], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write3_to_heat3dla_8_16_rd3_cache {
	// RAM Box: {[3, 115], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write4_to_heat3dla_8_16_rd4_cache {
	// RAM Box: {[4, 116], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write5_to_heat3dla_8_16_rd5_cache {
	// RAM Box: {[5, 117], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write6_to_heat3dla_8_16_rd6_cache {
	// RAM Box: {[6, 118], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write7_to_heat3dla_8_16_rd7_cache {
	// RAM Box: {[7, 119], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write8_to_heat3dla_8_16_rd8_cache {
	// RAM Box: {[8, 120], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_h3_7_update_0_write9_to_heat3dla_8_16_rd9_cache {
	// RAM Box: {[9, 121], [0, 127], [0, 31]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct h3_7_cache {
  // # of banks: 16
  h3_7_h3_7_update_0_write0_to_heat3dla_8_16_rd0_cache h3_7_h3_7_update_0_write0_to_heat3dla_8_16_rd0;
  h3_7_h3_7_update_0_write1_to_heat3dla_8_16_rd1_cache h3_7_h3_7_update_0_write1_to_heat3dla_8_16_rd1;
  h3_7_h3_7_update_0_write10_to_heat3dla_8_16_rd10_cache h3_7_h3_7_update_0_write10_to_heat3dla_8_16_rd10;
  h3_7_h3_7_update_0_write11_to_heat3dla_8_16_rd11_cache h3_7_h3_7_update_0_write11_to_heat3dla_8_16_rd11;
  h3_7_h3_7_update_0_write12_to_heat3dla_8_16_rd12_cache h3_7_h3_7_update_0_write12_to_heat3dla_8_16_rd12;
  h3_7_h3_7_update_0_write13_to_heat3dla_8_16_rd13_cache h3_7_h3_7_update_0_write13_to_heat3dla_8_16_rd13;
  h3_7_h3_7_update_0_write14_to_heat3dla_8_16_rd14_cache h3_7_h3_7_update_0_write14_to_heat3dla_8_16_rd14;
  h3_7_h3_7_update_0_write15_to_heat3dla_8_16_rd15_cache h3_7_h3_7_update_0_write15_to_heat3dla_8_16_rd15;
  h3_7_h3_7_update_0_write2_to_heat3dla_8_16_rd2_cache h3_7_h3_7_update_0_write2_to_heat3dla_8_16_rd2;
  h3_7_h3_7_update_0_write3_to_heat3dla_8_16_rd3_cache h3_7_h3_7_update_0_write3_to_heat3dla_8_16_rd3;
  h3_7_h3_7_update_0_write4_to_heat3dla_8_16_rd4_cache h3_7_h3_7_update_0_write4_to_heat3dla_8_16_rd4;
  h3_7_h3_7_update_0_write5_to_heat3dla_8_16_rd5_cache h3_7_h3_7_update_0_write5_to_heat3dla_8_16_rd5;
  h3_7_h3_7_update_0_write6_to_heat3dla_8_16_rd6_cache h3_7_h3_7_update_0_write6_to_heat3dla_8_16_rd6;
  h3_7_h3_7_update_0_write7_to_heat3dla_8_16_rd7_cache h3_7_h3_7_update_0_write7_to_heat3dla_8_16_rd7;
  h3_7_h3_7_update_0_write8_to_heat3dla_8_16_rd8_cache h3_7_h3_7_update_0_write8_to_heat3dla_8_16_rd8;
  h3_7_h3_7_update_0_write9_to_heat3dla_8_16_rd9_cache h3_7_h3_7_update_0_write9_to_heat3dla_8_16_rd9;
};



inline void h3_7_h3_7_update_0_write0_write(hw_uint<32> & h3_7_h3_7_update_0_write0, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write0_to_heat3dla_8_16_rd0.push(h3_7_h3_7_update_0_write0);
}

inline void h3_7_h3_7_update_0_write1_write(hw_uint<32> & h3_7_h3_7_update_0_write1, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write1_to_heat3dla_8_16_rd1.push(h3_7_h3_7_update_0_write1);
}

inline void h3_7_h3_7_update_0_write10_write(hw_uint<32> & h3_7_h3_7_update_0_write10, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write10_to_heat3dla_8_16_rd10.push(h3_7_h3_7_update_0_write10);
}

inline void h3_7_h3_7_update_0_write11_write(hw_uint<32> & h3_7_h3_7_update_0_write11, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write11_to_heat3dla_8_16_rd11.push(h3_7_h3_7_update_0_write11);
}

inline void h3_7_h3_7_update_0_write12_write(hw_uint<32> & h3_7_h3_7_update_0_write12, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write12_to_heat3dla_8_16_rd12.push(h3_7_h3_7_update_0_write12);
}

inline void h3_7_h3_7_update_0_write13_write(hw_uint<32> & h3_7_h3_7_update_0_write13, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write13_to_heat3dla_8_16_rd13.push(h3_7_h3_7_update_0_write13);
}

inline void h3_7_h3_7_update_0_write14_write(hw_uint<32> & h3_7_h3_7_update_0_write14, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write14_to_heat3dla_8_16_rd14.push(h3_7_h3_7_update_0_write14);
}

inline void h3_7_h3_7_update_0_write15_write(hw_uint<32> & h3_7_h3_7_update_0_write15, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write15_to_heat3dla_8_16_rd15.push(h3_7_h3_7_update_0_write15);
}

inline void h3_7_h3_7_update_0_write2_write(hw_uint<32> & h3_7_h3_7_update_0_write2, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write2_to_heat3dla_8_16_rd2.push(h3_7_h3_7_update_0_write2);
}

inline void h3_7_h3_7_update_0_write3_write(hw_uint<32> & h3_7_h3_7_update_0_write3, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write3_to_heat3dla_8_16_rd3.push(h3_7_h3_7_update_0_write3);
}

inline void h3_7_h3_7_update_0_write4_write(hw_uint<32> & h3_7_h3_7_update_0_write4, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write4_to_heat3dla_8_16_rd4.push(h3_7_h3_7_update_0_write4);
}

inline void h3_7_h3_7_update_0_write5_write(hw_uint<32> & h3_7_h3_7_update_0_write5, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write5_to_heat3dla_8_16_rd5.push(h3_7_h3_7_update_0_write5);
}

inline void h3_7_h3_7_update_0_write6_write(hw_uint<32> & h3_7_h3_7_update_0_write6, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write6_to_heat3dla_8_16_rd6.push(h3_7_h3_7_update_0_write6);
}

inline void h3_7_h3_7_update_0_write7_write(hw_uint<32> & h3_7_h3_7_update_0_write7, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write7_to_heat3dla_8_16_rd7.push(h3_7_h3_7_update_0_write7);
}

inline void h3_7_h3_7_update_0_write8_write(hw_uint<32> & h3_7_h3_7_update_0_write8, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write8_to_heat3dla_8_16_rd8.push(h3_7_h3_7_update_0_write8);
}

inline void h3_7_h3_7_update_0_write9_write(hw_uint<32> & h3_7_h3_7_update_0_write9, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  h3_7.h3_7_h3_7_update_0_write9_to_heat3dla_8_16_rd9.push(h3_7_h3_7_update_0_write9);
}

inline hw_uint<32>  heat3dla_8_16_rd0_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd0 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write0 = h3_7.h3_7_h3_7_update_0_write0_to_heat3dla_8_16_rd0.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write0;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd1_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd1 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[1 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write1 = h3_7.h3_7_h3_7_update_0_write1_to_heat3dla_8_16_rd1.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write1;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd10_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd10 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[10 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write10 = h3_7.h3_7_h3_7_update_0_write10_to_heat3dla_8_16_rd10.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write10;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd11_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd11 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[11 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write11 = h3_7.h3_7_h3_7_update_0_write11_to_heat3dla_8_16_rd11.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write11;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd12_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd12 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[12 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write12 = h3_7.h3_7_h3_7_update_0_write12_to_heat3dla_8_16_rd12.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write12;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd13_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd13 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[13 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write13 = h3_7.h3_7_h3_7_update_0_write13_to_heat3dla_8_16_rd13.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write13;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd14_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd14 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[14 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write14 = h3_7.h3_7_h3_7_update_0_write14_to_heat3dla_8_16_rd14.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write14;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd15_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd15 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[15 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write15 = h3_7.h3_7_h3_7_update_0_write15_to_heat3dla_8_16_rd15.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write15;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd2_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd2 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[2 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write2 = h3_7.h3_7_h3_7_update_0_write2_to_heat3dla_8_16_rd2.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write2;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd3_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd3 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[3 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write3 = h3_7.h3_7_h3_7_update_0_write3_to_heat3dla_8_16_rd3.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write3;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd4_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd4 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[4 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write4 = h3_7.h3_7_h3_7_update_0_write4_to_heat3dla_8_16_rd4.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write4;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd5_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd5 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[5 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write5 = h3_7.h3_7_h3_7_update_0_write5_to_heat3dla_8_16_rd5.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write5;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd6_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd6 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[6 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write6 = h3_7.h3_7_h3_7_update_0_write6_to_heat3dla_8_16_rd6.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write6;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd7_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd7 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[7 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write7 = h3_7.h3_7_h3_7_update_0_write7_to_heat3dla_8_16_rd7.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write7;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd8_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd8 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[8 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write8 = h3_7.h3_7_h3_7_update_0_write8_to_heat3dla_8_16_rd8.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write8;
  return 0;
}

inline hw_uint<32>  heat3dla_8_16_rd9_select(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // heat3dla_8_16_rd9 read pattern: { heat3dla_8_16_update_0[d0, d1, d2] -> h3_7[9 + 16d0, d1, d2] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Read schedule : { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  // Write schedule: { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
  auto value_h3_7_h3_7_update_0_write9 = h3_7.h3_7_h3_7_update_0_write9_to_heat3dla_8_16_rd9.peek(/* one reader or all rams */ 0);
  return value_h3_7_h3_7_update_0_write9;
  return 0;
}

// # of bundles = 2
// h3_7_update_0_write
//	h3_7_h3_7_update_0_write0
//	h3_7_h3_7_update_0_write1
//	h3_7_h3_7_update_0_write2
//	h3_7_h3_7_update_0_write3
//	h3_7_h3_7_update_0_write4
//	h3_7_h3_7_update_0_write5
//	h3_7_h3_7_update_0_write6
//	h3_7_h3_7_update_0_write7
//	h3_7_h3_7_update_0_write8
//	h3_7_h3_7_update_0_write9
//	h3_7_h3_7_update_0_write10
//	h3_7_h3_7_update_0_write11
//	h3_7_h3_7_update_0_write12
//	h3_7_h3_7_update_0_write13
//	h3_7_h3_7_update_0_write14
//	h3_7_h3_7_update_0_write15
inline void h3_7_h3_7_update_0_write_bundle_write(hw_uint<512>& h3_7_update_0_write, h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  h3_7_h3_7_update_0_write0_res = h3_7_update_0_write.extract<0, 31>();
	h3_7_h3_7_update_0_write0_write(h3_7_h3_7_update_0_write0_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write1_res = h3_7_update_0_write.extract<32, 63>();
	h3_7_h3_7_update_0_write1_write(h3_7_h3_7_update_0_write1_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write2_res = h3_7_update_0_write.extract<64, 95>();
	h3_7_h3_7_update_0_write2_write(h3_7_h3_7_update_0_write2_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write3_res = h3_7_update_0_write.extract<96, 127>();
	h3_7_h3_7_update_0_write3_write(h3_7_h3_7_update_0_write3_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write4_res = h3_7_update_0_write.extract<128, 159>();
	h3_7_h3_7_update_0_write4_write(h3_7_h3_7_update_0_write4_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write5_res = h3_7_update_0_write.extract<160, 191>();
	h3_7_h3_7_update_0_write5_write(h3_7_h3_7_update_0_write5_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write6_res = h3_7_update_0_write.extract<192, 223>();
	h3_7_h3_7_update_0_write6_write(h3_7_h3_7_update_0_write6_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write7_res = h3_7_update_0_write.extract<224, 255>();
	h3_7_h3_7_update_0_write7_write(h3_7_h3_7_update_0_write7_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write8_res = h3_7_update_0_write.extract<256, 287>();
	h3_7_h3_7_update_0_write8_write(h3_7_h3_7_update_0_write8_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write9_res = h3_7_update_0_write.extract<288, 319>();
	h3_7_h3_7_update_0_write9_write(h3_7_h3_7_update_0_write9_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write10_res = h3_7_update_0_write.extract<320, 351>();
	h3_7_h3_7_update_0_write10_write(h3_7_h3_7_update_0_write10_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write11_res = h3_7_update_0_write.extract<352, 383>();
	h3_7_h3_7_update_0_write11_write(h3_7_h3_7_update_0_write11_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write12_res = h3_7_update_0_write.extract<384, 415>();
	h3_7_h3_7_update_0_write12_write(h3_7_h3_7_update_0_write12_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write13_res = h3_7_update_0_write.extract<416, 447>();
	h3_7_h3_7_update_0_write13_write(h3_7_h3_7_update_0_write13_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write14_res = h3_7_update_0_write.extract<448, 479>();
	h3_7_h3_7_update_0_write14_write(h3_7_h3_7_update_0_write14_res, h3_7, d0, d1, d2, dynamic_address);
	hw_uint<32>  h3_7_h3_7_update_0_write15_res = h3_7_update_0_write.extract<480, 511>();
	h3_7_h3_7_update_0_write15_write(h3_7_h3_7_update_0_write15_res, h3_7, d0, d1, d2, dynamic_address);
}

// heat3dla_8_16_update_0_read
//	heat3dla_8_16_rd0
//	heat3dla_8_16_rd1
//	heat3dla_8_16_rd2
//	heat3dla_8_16_rd3
//	heat3dla_8_16_rd4
//	heat3dla_8_16_rd5
//	heat3dla_8_16_rd6
//	heat3dla_8_16_rd7
//	heat3dla_8_16_rd8
//	heat3dla_8_16_rd9
//	heat3dla_8_16_rd10
//	heat3dla_8_16_rd11
//	heat3dla_8_16_rd12
//	heat3dla_8_16_rd13
//	heat3dla_8_16_rd14
//	heat3dla_8_16_rd15
inline hw_uint<512> h3_7_heat3dla_8_16_update_0_read_bundle_read(h3_7_cache& h3_7, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 16
    // heat3dla_8_16_rd0
    // heat3dla_8_16_rd1
    // heat3dla_8_16_rd2
    // heat3dla_8_16_rd3
    // heat3dla_8_16_rd4
    // heat3dla_8_16_rd5
    // heat3dla_8_16_rd6
    // heat3dla_8_16_rd7
    // heat3dla_8_16_rd8
    // heat3dla_8_16_rd9
    // heat3dla_8_16_rd10
    // heat3dla_8_16_rd11
    // heat3dla_8_16_rd12
    // heat3dla_8_16_rd13
    // heat3dla_8_16_rd14
    // heat3dla_8_16_rd15

	hw_uint<512> result;
	hw_uint<32>  heat3dla_8_16_rd0_res = heat3dla_8_16_rd0_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<0, 512>(result, heat3dla_8_16_rd0_res);
	hw_uint<32>  heat3dla_8_16_rd1_res = heat3dla_8_16_rd1_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<32, 512>(result, heat3dla_8_16_rd1_res);
	hw_uint<32>  heat3dla_8_16_rd2_res = heat3dla_8_16_rd2_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<64, 512>(result, heat3dla_8_16_rd2_res);
	hw_uint<32>  heat3dla_8_16_rd3_res = heat3dla_8_16_rd3_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<96, 512>(result, heat3dla_8_16_rd3_res);
	hw_uint<32>  heat3dla_8_16_rd4_res = heat3dla_8_16_rd4_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<128, 512>(result, heat3dla_8_16_rd4_res);
	hw_uint<32>  heat3dla_8_16_rd5_res = heat3dla_8_16_rd5_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<160, 512>(result, heat3dla_8_16_rd5_res);
	hw_uint<32>  heat3dla_8_16_rd6_res = heat3dla_8_16_rd6_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<192, 512>(result, heat3dla_8_16_rd6_res);
	hw_uint<32>  heat3dla_8_16_rd7_res = heat3dla_8_16_rd7_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<224, 512>(result, heat3dla_8_16_rd7_res);
	hw_uint<32>  heat3dla_8_16_rd8_res = heat3dla_8_16_rd8_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<256, 512>(result, heat3dla_8_16_rd8_res);
	hw_uint<32>  heat3dla_8_16_rd9_res = heat3dla_8_16_rd9_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<288, 512>(result, heat3dla_8_16_rd9_res);
	hw_uint<32>  heat3dla_8_16_rd10_res = heat3dla_8_16_rd10_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<320, 512>(result, heat3dla_8_16_rd10_res);
	hw_uint<32>  heat3dla_8_16_rd11_res = heat3dla_8_16_rd11_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<352, 512>(result, heat3dla_8_16_rd11_res);
	hw_uint<32>  heat3dla_8_16_rd12_res = heat3dla_8_16_rd12_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<384, 512>(result, heat3dla_8_16_rd12_res);
	hw_uint<32>  heat3dla_8_16_rd13_res = heat3dla_8_16_rd13_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<416, 512>(result, heat3dla_8_16_rd13_res);
	hw_uint<32>  heat3dla_8_16_rd14_res = heat3dla_8_16_rd14_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<448, 512>(result, heat3dla_8_16_rd14_res);
	hw_uint<32>  heat3dla_8_16_rd15_res = heat3dla_8_16_rd15_select(h3_7, d0, d1, d2, dynamic_address);
	set_at<480, 512>(result, heat3dla_8_16_rd15_res);
	return result;
}

struct in_cc_in_cc_update_0_write0_merged_banks_7_cache {
	// RAM Box: {[-112, 240], [-8, 134], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 7
  // 0, 25, 3457, 3480, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 22> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 23> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 3431> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3479() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3480() {
		return f6;
	}

	inline hw_uint<32>  peek_3481() {
		return f8;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f10;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write1_merged_banks_7_cache {
	// RAM Box: {[-111, 225], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write10_merged_banks_7_cache {
	// RAM Box: {[-102, 234], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write11_merged_banks_7_cache {
	// RAM Box: {[-101, 235], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write12_merged_banks_7_cache {
	// RAM Box: {[-100, 236], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write13_merged_banks_7_cache {
	// RAM Box: {[-99, 237], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write14_merged_banks_7_cache {
	// RAM Box: {[-98, 238], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write15_merged_banks_7_cache {
	// RAM Box: {[-113, 239], [-7, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 7
  // 0, 25, 3457, 3481, 3482, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 22> f9;
	hw_uint<32>  f10;
	fifo<hw_uint<32> , 3431> f11;
	hw_uint<32>  f12;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3482() {
		return f8;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f10;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f11.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f12;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f12 = f11.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f11.push(f10);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 22
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 22 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f8 = f6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write2_merged_banks_7_cache {
	// RAM Box: {[-110, 226], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write3_merged_banks_7_cache {
	// RAM Box: {[-109, 227], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write4_merged_banks_7_cache {
	// RAM Box: {[-108, 228], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write5_merged_banks_7_cache {
	// RAM Box: {[-107, 229], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write6_merged_banks_7_cache {
	// RAM Box: {[-106, 230], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write7_merged_banks_7_cache {
	// RAM Box: {[-105, 231], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write8_merged_banks_7_cache {
	// RAM Box: {[-104, 232], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_in_cc_update_0_write9_merged_banks_7_cache {
	// RAM Box: {[-103, 233], [-8, 135], [-7, 38]}
	// Capacity: 6938
	// # of read delays: 6
  // 0, 25, 3457, 3481, 3505, 6937
	hw_uint<32>  f0;
	fifo<hw_uint<32> , 24> f1;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 3431> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 23> f5;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 23> f7;
	hw_uint<32>  f8;
	fifo<hw_uint<32> , 3431> f9;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_24() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<32>  peek_25() {
		return f2;
	}

	inline hw_uint<32>  peek_3456() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_3457() {
		return f4;
	}

	inline hw_uint<32>  peek_3480() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_3481() {
		return f6;
	}

	inline hw_uint<32>  peek_3504() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_3505() {
		return f8;
	}

	inline hw_uint<32>  peek_6936() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f9.back();
	}

	inline hw_uint<32>  peek_6937() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f10 = f9.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f9.push(f8);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 23
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 23 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 3431
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 3431 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 24
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 24 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_cc_cache {
  // # of banks: 16
  in_cc_in_cc_update_0_write0_merged_banks_7_cache in_cc_in_cc_update_0_write0_merged_banks_7;
  in_cc_in_cc_update_0_write1_merged_banks_7_cache in_cc_in_cc_update_0_write1_merged_banks_7;
  in_cc_in_cc_update_0_write10_merged_banks_7_cache in_cc_in_cc_update_0_write10_merged_banks_7;
  in_cc_in_cc_update_0_write11_merged_banks_7_cache in_cc_in_cc_update_0_write11_merged_banks_7;
  in_cc_in_cc_update_0_write12_merged_banks_7_cache in_cc_in_cc_update_0_write12_merged_banks_7;
  in_cc_in_cc_update_0_write13_merged_banks_7_cache in_cc_in_cc_update_0_write13_merged_banks_7;
  in_cc_in_cc_update_0_write14_merged_banks_7_cache in_cc_in_cc_update_0_write14_merged_banks_7;
  in_cc_in_cc_update_0_write15_merged_banks_7_cache in_cc_in_cc_update_0_write15_merged_banks_7;
  in_cc_in_cc_update_0_write2_merged_banks_7_cache in_cc_in_cc_update_0_write2_merged_banks_7;
  in_cc_in_cc_update_0_write3_merged_banks_7_cache in_cc_in_cc_update_0_write3_merged_banks_7;
  in_cc_in_cc_update_0_write4_merged_banks_7_cache in_cc_in_cc_update_0_write4_merged_banks_7;
  in_cc_in_cc_update_0_write5_merged_banks_7_cache in_cc_in_cc_update_0_write5_merged_banks_7;
  in_cc_in_cc_update_0_write6_merged_banks_7_cache in_cc_in_cc_update_0_write6_merged_banks_7;
  in_cc_in_cc_update_0_write7_merged_banks_7_cache in_cc_in_cc_update_0_write7_merged_banks_7;
  in_cc_in_cc_update_0_write8_merged_banks_7_cache in_cc_in_cc_update_0_write8_merged_banks_7;
  in_cc_in_cc_update_0_write9_merged_banks_7_cache in_cc_in_cc_update_0_write9_merged_banks_7;
};



inline void in_cc_in_cc_update_0_write0_write(hw_uint<32> & in_cc_in_cc_update_0_write0, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.push(in_cc_in_cc_update_0_write0);
}

inline void in_cc_in_cc_update_0_write1_write(hw_uint<32> & in_cc_in_cc_update_0_write1, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.push(in_cc_in_cc_update_0_write1);
}

inline void in_cc_in_cc_update_0_write10_write(hw_uint<32> & in_cc_in_cc_update_0_write10, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.push(in_cc_in_cc_update_0_write10);
}

inline void in_cc_in_cc_update_0_write11_write(hw_uint<32> & in_cc_in_cc_update_0_write11, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.push(in_cc_in_cc_update_0_write11);
}

inline void in_cc_in_cc_update_0_write12_write(hw_uint<32> & in_cc_in_cc_update_0_write12, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.push(in_cc_in_cc_update_0_write12);
}

inline void in_cc_in_cc_update_0_write13_write(hw_uint<32> & in_cc_in_cc_update_0_write13, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.push(in_cc_in_cc_update_0_write13);
}

inline void in_cc_in_cc_update_0_write14_write(hw_uint<32> & in_cc_in_cc_update_0_write14, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.push(in_cc_in_cc_update_0_write14);
}

inline void in_cc_in_cc_update_0_write15_write(hw_uint<32> & in_cc_in_cc_update_0_write15, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.push(in_cc_in_cc_update_0_write15);
}

inline void in_cc_in_cc_update_0_write2_write(hw_uint<32> & in_cc_in_cc_update_0_write2, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.push(in_cc_in_cc_update_0_write2);
}

inline void in_cc_in_cc_update_0_write3_write(hw_uint<32> & in_cc_in_cc_update_0_write3, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.push(in_cc_in_cc_update_0_write3);
}

inline void in_cc_in_cc_update_0_write4_write(hw_uint<32> & in_cc_in_cc_update_0_write4, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.push(in_cc_in_cc_update_0_write4);
}

inline void in_cc_in_cc_update_0_write5_write(hw_uint<32> & in_cc_in_cc_update_0_write5, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.push(in_cc_in_cc_update_0_write5);
}

inline void in_cc_in_cc_update_0_write6_write(hw_uint<32> & in_cc_in_cc_update_0_write6, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.push(in_cc_in_cc_update_0_write6);
}

inline void in_cc_in_cc_update_0_write7_write(hw_uint<32> & in_cc_in_cc_update_0_write7, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.push(in_cc_in_cc_update_0_write7);
}

inline void in_cc_in_cc_update_0_write8_write(hw_uint<32> & in_cc_in_cc_update_0_write8, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.push(in_cc_in_cc_update_0_write8);
}

inline void in_cc_in_cc_update_0_write9_write(hw_uint<32> & in_cc_in_cc_update_0_write9, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.push(in_cc_in_cc_update_0_write9);
}

inline hw_uint<32>  h3_0_rd0_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd0 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[-1 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_3482();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd1_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd1 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd10_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd10 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd100_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd100 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd101_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd101 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd102_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd102 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd103_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd103 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd104_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd104 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd105_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd105 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd106_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd106 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd107_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd107 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd108_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd108 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd109_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd109 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd11_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd11 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd110_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd110 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[15 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write15 = in_cc.in_cc_in_cc_update_0_write15_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write15;
  return 0;
}

inline hw_uint<32>  h3_0_rd111_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd111 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_3480();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd12_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd12 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd13_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd13 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd14_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd14 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd15_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd15 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd16_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd16 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd17_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd17 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd18_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd18 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd19_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd19 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd2_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd2 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd20_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd20 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd21_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd21 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[2 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write2 = in_cc.in_cc_in_cc_update_0_write2_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write2;
  return 0;
}

inline hw_uint<32>  h3_0_rd22_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd22 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd23_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd23 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd24_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd24 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd25_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd25 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd26_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd26 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd27_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd27 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd28_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd28 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[3 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write3 = in_cc.in_cc_in_cc_update_0_write3_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write3;
  return 0;
}

inline hw_uint<32>  h3_0_rd29_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd29 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd3_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd3 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd30_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd30 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd31_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd31 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd32_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd32 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd33_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd33 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd34_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd34 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd35_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd35 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[4 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write4 = in_cc.in_cc_in_cc_update_0_write4_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write4;
  return 0;
}

inline hw_uint<32>  h3_0_rd36_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd36 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd37_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd37 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd38_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd38 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd39_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd39 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd4_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd4 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd40_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd40 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd41_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd41 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd42_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd42 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[5 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write5 = in_cc.in_cc_in_cc_update_0_write5_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write5;
  return 0;
}

inline hw_uint<32>  h3_0_rd43_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd43 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd44_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd44 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd45_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd45 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd46_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd46 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd47_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd47 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd48_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd48 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd49_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd49 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[6 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write6 = in_cc.in_cc_in_cc_update_0_write6_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write6;
  return 0;
}

inline hw_uint<32>  h3_0_rd5_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd5 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd50_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd50 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd51_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd51 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd52_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd52 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd53_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd53 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd54_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd54 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd55_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd55 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd56_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd56 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[7 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write7 = in_cc.in_cc_in_cc_update_0_write7_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write7;
  return 0;
}

inline hw_uint<32>  h3_0_rd57_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd57 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd58_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd58 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd59_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd59 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd6_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd6 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd60_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd60 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd61_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd61 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd62_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd62 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd63_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd63 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[8 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write8 = in_cc.in_cc_in_cc_update_0_write8_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write8;
  return 0;
}

inline hw_uint<32>  h3_0_rd64_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd64 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd65_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd65 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd66_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd66 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd67_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd67 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd68_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd68 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd69_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd69 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd7_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd7 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write0 = in_cc.in_cc_in_cc_update_0_write0_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write0;
  return 0;
}

inline hw_uint<32>  h3_0_rd70_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd70 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[9 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write9 = in_cc.in_cc_in_cc_update_0_write9_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write9;
  return 0;
}

inline hw_uint<32>  h3_0_rd71_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd71 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd72_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd72 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd73_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd73 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd74_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd74 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd75_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd75 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd76_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd76 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd77_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd77 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[10 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write10 = in_cc.in_cc_in_cc_update_0_write10_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write10;
  return 0;
}

inline hw_uint<32>  h3_0_rd78_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd78 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd79_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd79 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd8_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd8 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd80_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd80 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd81_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd81 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd82_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd82 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd83_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd83 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd84_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd84 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[11 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write11 = in_cc.in_cc_in_cc_update_0_write11_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write11;
  return 0;
}

inline hw_uint<32>  h3_0_rd85_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd85 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd86_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd86 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd87_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd87 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd88_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd88 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd89_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd89 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd9_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd9 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[1 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write1 = in_cc.in_cc_in_cc_update_0_write1_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write1;
  return 0;
}

inline hw_uint<32>  h3_0_rd90_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd90 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd91_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd91 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[12 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write12 = in_cc.in_cc_in_cc_update_0_write12_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write12;
  return 0;
}

inline hw_uint<32>  h3_0_rd92_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd92 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd93_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd93 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, -1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_6937();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd94_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd94 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd95_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd95 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, 1 + d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_25();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd96_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd96 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, 1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_3457();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd97_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd97 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

inline hw_uint<32>  h3_0_rd98_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd98 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[13 + 16d0, d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write13 = in_cc.in_cc_in_cc_update_0_write13_merged_banks_7.peek_3481();
  return value_in_cc_in_cc_update_0_write13;
  return 0;
}

inline hw_uint<32>  h3_0_rd99_select(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // h3_0_rd99 read pattern: { h3_0_update_0[d0, d1, d2] -> in_cc[14 + 16d0, -1 + d1, d2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Read schedule : { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
  // Write schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
  auto value_in_cc_in_cc_update_0_write14 = in_cc.in_cc_in_cc_update_0_write14_merged_banks_7.peek_3505();
  return value_in_cc_in_cc_update_0_write14;
  return 0;
}

// # of bundles = 2
// h3_0_update_0_read
//	h3_0_rd0
//	h3_0_rd1
//	h3_0_rd2
//	h3_0_rd3
//	h3_0_rd4
//	h3_0_rd5
//	h3_0_rd6
//	h3_0_rd7
//	h3_0_rd8
//	h3_0_rd9
//	h3_0_rd10
//	h3_0_rd11
//	h3_0_rd12
//	h3_0_rd13
//	h3_0_rd14
//	h3_0_rd15
//	h3_0_rd16
//	h3_0_rd17
//	h3_0_rd18
//	h3_0_rd19
//	h3_0_rd20
//	h3_0_rd21
//	h3_0_rd22
//	h3_0_rd23
//	h3_0_rd24
//	h3_0_rd25
//	h3_0_rd26
//	h3_0_rd27
//	h3_0_rd28
//	h3_0_rd29
//	h3_0_rd30
//	h3_0_rd31
//	h3_0_rd32
//	h3_0_rd33
//	h3_0_rd34
//	h3_0_rd35
//	h3_0_rd36
//	h3_0_rd37
//	h3_0_rd38
//	h3_0_rd39
//	h3_0_rd40
//	h3_0_rd41
//	h3_0_rd42
//	h3_0_rd43
//	h3_0_rd44
//	h3_0_rd45
//	h3_0_rd46
//	h3_0_rd47
//	h3_0_rd48
//	h3_0_rd49
//	h3_0_rd50
//	h3_0_rd51
//	h3_0_rd52
//	h3_0_rd53
//	h3_0_rd54
//	h3_0_rd55
//	h3_0_rd56
//	h3_0_rd57
//	h3_0_rd58
//	h3_0_rd59
//	h3_0_rd60
//	h3_0_rd61
//	h3_0_rd62
//	h3_0_rd63
//	h3_0_rd64
//	h3_0_rd65
//	h3_0_rd66
//	h3_0_rd67
//	h3_0_rd68
//	h3_0_rd69
//	h3_0_rd70
//	h3_0_rd71
//	h3_0_rd72
//	h3_0_rd73
//	h3_0_rd74
//	h3_0_rd75
//	h3_0_rd76
//	h3_0_rd77
//	h3_0_rd78
//	h3_0_rd79
//	h3_0_rd80
//	h3_0_rd81
//	h3_0_rd82
//	h3_0_rd83
//	h3_0_rd84
//	h3_0_rd85
//	h3_0_rd86
//	h3_0_rd87
//	h3_0_rd88
//	h3_0_rd89
//	h3_0_rd90
//	h3_0_rd91
//	h3_0_rd92
//	h3_0_rd93
//	h3_0_rd94
//	h3_0_rd95
//	h3_0_rd96
//	h3_0_rd97
//	h3_0_rd98
//	h3_0_rd99
//	h3_0_rd100
//	h3_0_rd101
//	h3_0_rd102
//	h3_0_rd103
//	h3_0_rd104
//	h3_0_rd105
//	h3_0_rd106
//	h3_0_rd107
//	h3_0_rd108
//	h3_0_rd109
//	h3_0_rd110
//	h3_0_rd111
inline hw_uint<3584> in_cc_h3_0_update_0_read_bundle_read(in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
  // # of ports in bundle: 112
    // h3_0_rd0
    // h3_0_rd1
    // h3_0_rd2
    // h3_0_rd3
    // h3_0_rd4
    // h3_0_rd5
    // h3_0_rd6
    // h3_0_rd7
    // h3_0_rd8
    // h3_0_rd9
    // h3_0_rd10
    // h3_0_rd11
    // h3_0_rd12
    // h3_0_rd13
    // h3_0_rd14
    // h3_0_rd15
    // h3_0_rd16
    // h3_0_rd17
    // h3_0_rd18
    // h3_0_rd19
    // h3_0_rd20
    // h3_0_rd21
    // h3_0_rd22
    // h3_0_rd23
    // h3_0_rd24
    // h3_0_rd25
    // h3_0_rd26
    // h3_0_rd27
    // h3_0_rd28
    // h3_0_rd29
    // h3_0_rd30
    // h3_0_rd31
    // h3_0_rd32
    // h3_0_rd33
    // h3_0_rd34
    // h3_0_rd35
    // h3_0_rd36
    // h3_0_rd37
    // h3_0_rd38
    // h3_0_rd39
    // h3_0_rd40
    // h3_0_rd41
    // h3_0_rd42
    // h3_0_rd43
    // h3_0_rd44
    // h3_0_rd45
    // h3_0_rd46
    // h3_0_rd47
    // h3_0_rd48
    // h3_0_rd49
    // h3_0_rd50
    // h3_0_rd51
    // h3_0_rd52
    // h3_0_rd53
    // h3_0_rd54
    // h3_0_rd55
    // h3_0_rd56
    // h3_0_rd57
    // h3_0_rd58
    // h3_0_rd59
    // h3_0_rd60
    // h3_0_rd61
    // h3_0_rd62
    // h3_0_rd63
    // h3_0_rd64
    // h3_0_rd65
    // h3_0_rd66
    // h3_0_rd67
    // h3_0_rd68
    // h3_0_rd69
    // h3_0_rd70
    // h3_0_rd71
    // h3_0_rd72
    // h3_0_rd73
    // h3_0_rd74
    // h3_0_rd75
    // h3_0_rd76
    // h3_0_rd77
    // h3_0_rd78
    // h3_0_rd79
    // h3_0_rd80
    // h3_0_rd81
    // h3_0_rd82
    // h3_0_rd83
    // h3_0_rd84
    // h3_0_rd85
    // h3_0_rd86
    // h3_0_rd87
    // h3_0_rd88
    // h3_0_rd89
    // h3_0_rd90
    // h3_0_rd91
    // h3_0_rd92
    // h3_0_rd93
    // h3_0_rd94
    // h3_0_rd95
    // h3_0_rd96
    // h3_0_rd97
    // h3_0_rd98
    // h3_0_rd99
    // h3_0_rd100
    // h3_0_rd101
    // h3_0_rd102
    // h3_0_rd103
    // h3_0_rd104
    // h3_0_rd105
    // h3_0_rd106
    // h3_0_rd107
    // h3_0_rd108
    // h3_0_rd109
    // h3_0_rd110
    // h3_0_rd111

	hw_uint<3584> result;
	hw_uint<32>  h3_0_rd0_res = h3_0_rd0_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<0, 3584>(result, h3_0_rd0_res);
	hw_uint<32>  h3_0_rd1_res = h3_0_rd1_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<32, 3584>(result, h3_0_rd1_res);
	hw_uint<32>  h3_0_rd2_res = h3_0_rd2_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<64, 3584>(result, h3_0_rd2_res);
	hw_uint<32>  h3_0_rd3_res = h3_0_rd3_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<96, 3584>(result, h3_0_rd3_res);
	hw_uint<32>  h3_0_rd4_res = h3_0_rd4_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<128, 3584>(result, h3_0_rd4_res);
	hw_uint<32>  h3_0_rd5_res = h3_0_rd5_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<160, 3584>(result, h3_0_rd5_res);
	hw_uint<32>  h3_0_rd6_res = h3_0_rd6_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<192, 3584>(result, h3_0_rd6_res);
	hw_uint<32>  h3_0_rd7_res = h3_0_rd7_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<224, 3584>(result, h3_0_rd7_res);
	hw_uint<32>  h3_0_rd8_res = h3_0_rd8_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<256, 3584>(result, h3_0_rd8_res);
	hw_uint<32>  h3_0_rd9_res = h3_0_rd9_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<288, 3584>(result, h3_0_rd9_res);
	hw_uint<32>  h3_0_rd10_res = h3_0_rd10_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<320, 3584>(result, h3_0_rd10_res);
	hw_uint<32>  h3_0_rd11_res = h3_0_rd11_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<352, 3584>(result, h3_0_rd11_res);
	hw_uint<32>  h3_0_rd12_res = h3_0_rd12_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<384, 3584>(result, h3_0_rd12_res);
	hw_uint<32>  h3_0_rd13_res = h3_0_rd13_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<416, 3584>(result, h3_0_rd13_res);
	hw_uint<32>  h3_0_rd14_res = h3_0_rd14_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<448, 3584>(result, h3_0_rd14_res);
	hw_uint<32>  h3_0_rd15_res = h3_0_rd15_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<480, 3584>(result, h3_0_rd15_res);
	hw_uint<32>  h3_0_rd16_res = h3_0_rd16_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<512, 3584>(result, h3_0_rd16_res);
	hw_uint<32>  h3_0_rd17_res = h3_0_rd17_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<544, 3584>(result, h3_0_rd17_res);
	hw_uint<32>  h3_0_rd18_res = h3_0_rd18_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<576, 3584>(result, h3_0_rd18_res);
	hw_uint<32>  h3_0_rd19_res = h3_0_rd19_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<608, 3584>(result, h3_0_rd19_res);
	hw_uint<32>  h3_0_rd20_res = h3_0_rd20_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<640, 3584>(result, h3_0_rd20_res);
	hw_uint<32>  h3_0_rd21_res = h3_0_rd21_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<672, 3584>(result, h3_0_rd21_res);
	hw_uint<32>  h3_0_rd22_res = h3_0_rd22_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<704, 3584>(result, h3_0_rd22_res);
	hw_uint<32>  h3_0_rd23_res = h3_0_rd23_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<736, 3584>(result, h3_0_rd23_res);
	hw_uint<32>  h3_0_rd24_res = h3_0_rd24_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<768, 3584>(result, h3_0_rd24_res);
	hw_uint<32>  h3_0_rd25_res = h3_0_rd25_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<800, 3584>(result, h3_0_rd25_res);
	hw_uint<32>  h3_0_rd26_res = h3_0_rd26_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<832, 3584>(result, h3_0_rd26_res);
	hw_uint<32>  h3_0_rd27_res = h3_0_rd27_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<864, 3584>(result, h3_0_rd27_res);
	hw_uint<32>  h3_0_rd28_res = h3_0_rd28_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<896, 3584>(result, h3_0_rd28_res);
	hw_uint<32>  h3_0_rd29_res = h3_0_rd29_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<928, 3584>(result, h3_0_rd29_res);
	hw_uint<32>  h3_0_rd30_res = h3_0_rd30_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<960, 3584>(result, h3_0_rd30_res);
	hw_uint<32>  h3_0_rd31_res = h3_0_rd31_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<992, 3584>(result, h3_0_rd31_res);
	hw_uint<32>  h3_0_rd32_res = h3_0_rd32_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1024, 3584>(result, h3_0_rd32_res);
	hw_uint<32>  h3_0_rd33_res = h3_0_rd33_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1056, 3584>(result, h3_0_rd33_res);
	hw_uint<32>  h3_0_rd34_res = h3_0_rd34_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1088, 3584>(result, h3_0_rd34_res);
	hw_uint<32>  h3_0_rd35_res = h3_0_rd35_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1120, 3584>(result, h3_0_rd35_res);
	hw_uint<32>  h3_0_rd36_res = h3_0_rd36_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1152, 3584>(result, h3_0_rd36_res);
	hw_uint<32>  h3_0_rd37_res = h3_0_rd37_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1184, 3584>(result, h3_0_rd37_res);
	hw_uint<32>  h3_0_rd38_res = h3_0_rd38_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1216, 3584>(result, h3_0_rd38_res);
	hw_uint<32>  h3_0_rd39_res = h3_0_rd39_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1248, 3584>(result, h3_0_rd39_res);
	hw_uint<32>  h3_0_rd40_res = h3_0_rd40_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1280, 3584>(result, h3_0_rd40_res);
	hw_uint<32>  h3_0_rd41_res = h3_0_rd41_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1312, 3584>(result, h3_0_rd41_res);
	hw_uint<32>  h3_0_rd42_res = h3_0_rd42_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1344, 3584>(result, h3_0_rd42_res);
	hw_uint<32>  h3_0_rd43_res = h3_0_rd43_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1376, 3584>(result, h3_0_rd43_res);
	hw_uint<32>  h3_0_rd44_res = h3_0_rd44_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1408, 3584>(result, h3_0_rd44_res);
	hw_uint<32>  h3_0_rd45_res = h3_0_rd45_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1440, 3584>(result, h3_0_rd45_res);
	hw_uint<32>  h3_0_rd46_res = h3_0_rd46_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1472, 3584>(result, h3_0_rd46_res);
	hw_uint<32>  h3_0_rd47_res = h3_0_rd47_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1504, 3584>(result, h3_0_rd47_res);
	hw_uint<32>  h3_0_rd48_res = h3_0_rd48_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1536, 3584>(result, h3_0_rd48_res);
	hw_uint<32>  h3_0_rd49_res = h3_0_rd49_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1568, 3584>(result, h3_0_rd49_res);
	hw_uint<32>  h3_0_rd50_res = h3_0_rd50_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1600, 3584>(result, h3_0_rd50_res);
	hw_uint<32>  h3_0_rd51_res = h3_0_rd51_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1632, 3584>(result, h3_0_rd51_res);
	hw_uint<32>  h3_0_rd52_res = h3_0_rd52_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1664, 3584>(result, h3_0_rd52_res);
	hw_uint<32>  h3_0_rd53_res = h3_0_rd53_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1696, 3584>(result, h3_0_rd53_res);
	hw_uint<32>  h3_0_rd54_res = h3_0_rd54_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1728, 3584>(result, h3_0_rd54_res);
	hw_uint<32>  h3_0_rd55_res = h3_0_rd55_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1760, 3584>(result, h3_0_rd55_res);
	hw_uint<32>  h3_0_rd56_res = h3_0_rd56_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1792, 3584>(result, h3_0_rd56_res);
	hw_uint<32>  h3_0_rd57_res = h3_0_rd57_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1824, 3584>(result, h3_0_rd57_res);
	hw_uint<32>  h3_0_rd58_res = h3_0_rd58_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1856, 3584>(result, h3_0_rd58_res);
	hw_uint<32>  h3_0_rd59_res = h3_0_rd59_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1888, 3584>(result, h3_0_rd59_res);
	hw_uint<32>  h3_0_rd60_res = h3_0_rd60_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1920, 3584>(result, h3_0_rd60_res);
	hw_uint<32>  h3_0_rd61_res = h3_0_rd61_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1952, 3584>(result, h3_0_rd61_res);
	hw_uint<32>  h3_0_rd62_res = h3_0_rd62_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<1984, 3584>(result, h3_0_rd62_res);
	hw_uint<32>  h3_0_rd63_res = h3_0_rd63_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2016, 3584>(result, h3_0_rd63_res);
	hw_uint<32>  h3_0_rd64_res = h3_0_rd64_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2048, 3584>(result, h3_0_rd64_res);
	hw_uint<32>  h3_0_rd65_res = h3_0_rd65_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2080, 3584>(result, h3_0_rd65_res);
	hw_uint<32>  h3_0_rd66_res = h3_0_rd66_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2112, 3584>(result, h3_0_rd66_res);
	hw_uint<32>  h3_0_rd67_res = h3_0_rd67_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2144, 3584>(result, h3_0_rd67_res);
	hw_uint<32>  h3_0_rd68_res = h3_0_rd68_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2176, 3584>(result, h3_0_rd68_res);
	hw_uint<32>  h3_0_rd69_res = h3_0_rd69_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2208, 3584>(result, h3_0_rd69_res);
	hw_uint<32>  h3_0_rd70_res = h3_0_rd70_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2240, 3584>(result, h3_0_rd70_res);
	hw_uint<32>  h3_0_rd71_res = h3_0_rd71_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2272, 3584>(result, h3_0_rd71_res);
	hw_uint<32>  h3_0_rd72_res = h3_0_rd72_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2304, 3584>(result, h3_0_rd72_res);
	hw_uint<32>  h3_0_rd73_res = h3_0_rd73_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2336, 3584>(result, h3_0_rd73_res);
	hw_uint<32>  h3_0_rd74_res = h3_0_rd74_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2368, 3584>(result, h3_0_rd74_res);
	hw_uint<32>  h3_0_rd75_res = h3_0_rd75_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2400, 3584>(result, h3_0_rd75_res);
	hw_uint<32>  h3_0_rd76_res = h3_0_rd76_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2432, 3584>(result, h3_0_rd76_res);
	hw_uint<32>  h3_0_rd77_res = h3_0_rd77_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2464, 3584>(result, h3_0_rd77_res);
	hw_uint<32>  h3_0_rd78_res = h3_0_rd78_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2496, 3584>(result, h3_0_rd78_res);
	hw_uint<32>  h3_0_rd79_res = h3_0_rd79_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2528, 3584>(result, h3_0_rd79_res);
	hw_uint<32>  h3_0_rd80_res = h3_0_rd80_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2560, 3584>(result, h3_0_rd80_res);
	hw_uint<32>  h3_0_rd81_res = h3_0_rd81_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2592, 3584>(result, h3_0_rd81_res);
	hw_uint<32>  h3_0_rd82_res = h3_0_rd82_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2624, 3584>(result, h3_0_rd82_res);
	hw_uint<32>  h3_0_rd83_res = h3_0_rd83_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2656, 3584>(result, h3_0_rd83_res);
	hw_uint<32>  h3_0_rd84_res = h3_0_rd84_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2688, 3584>(result, h3_0_rd84_res);
	hw_uint<32>  h3_0_rd85_res = h3_0_rd85_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2720, 3584>(result, h3_0_rd85_res);
	hw_uint<32>  h3_0_rd86_res = h3_0_rd86_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2752, 3584>(result, h3_0_rd86_res);
	hw_uint<32>  h3_0_rd87_res = h3_0_rd87_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2784, 3584>(result, h3_0_rd87_res);
	hw_uint<32>  h3_0_rd88_res = h3_0_rd88_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2816, 3584>(result, h3_0_rd88_res);
	hw_uint<32>  h3_0_rd89_res = h3_0_rd89_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2848, 3584>(result, h3_0_rd89_res);
	hw_uint<32>  h3_0_rd90_res = h3_0_rd90_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2880, 3584>(result, h3_0_rd90_res);
	hw_uint<32>  h3_0_rd91_res = h3_0_rd91_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2912, 3584>(result, h3_0_rd91_res);
	hw_uint<32>  h3_0_rd92_res = h3_0_rd92_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2944, 3584>(result, h3_0_rd92_res);
	hw_uint<32>  h3_0_rd93_res = h3_0_rd93_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<2976, 3584>(result, h3_0_rd93_res);
	hw_uint<32>  h3_0_rd94_res = h3_0_rd94_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3008, 3584>(result, h3_0_rd94_res);
	hw_uint<32>  h3_0_rd95_res = h3_0_rd95_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3040, 3584>(result, h3_0_rd95_res);
	hw_uint<32>  h3_0_rd96_res = h3_0_rd96_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3072, 3584>(result, h3_0_rd96_res);
	hw_uint<32>  h3_0_rd97_res = h3_0_rd97_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3104, 3584>(result, h3_0_rd97_res);
	hw_uint<32>  h3_0_rd98_res = h3_0_rd98_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3136, 3584>(result, h3_0_rd98_res);
	hw_uint<32>  h3_0_rd99_res = h3_0_rd99_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3168, 3584>(result, h3_0_rd99_res);
	hw_uint<32>  h3_0_rd100_res = h3_0_rd100_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3200, 3584>(result, h3_0_rd100_res);
	hw_uint<32>  h3_0_rd101_res = h3_0_rd101_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3232, 3584>(result, h3_0_rd101_res);
	hw_uint<32>  h3_0_rd102_res = h3_0_rd102_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3264, 3584>(result, h3_0_rd102_res);
	hw_uint<32>  h3_0_rd103_res = h3_0_rd103_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3296, 3584>(result, h3_0_rd103_res);
	hw_uint<32>  h3_0_rd104_res = h3_0_rd104_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3328, 3584>(result, h3_0_rd104_res);
	hw_uint<32>  h3_0_rd105_res = h3_0_rd105_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3360, 3584>(result, h3_0_rd105_res);
	hw_uint<32>  h3_0_rd106_res = h3_0_rd106_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3392, 3584>(result, h3_0_rd106_res);
	hw_uint<32>  h3_0_rd107_res = h3_0_rd107_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3424, 3584>(result, h3_0_rd107_res);
	hw_uint<32>  h3_0_rd108_res = h3_0_rd108_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3456, 3584>(result, h3_0_rd108_res);
	hw_uint<32>  h3_0_rd109_res = h3_0_rd109_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3488, 3584>(result, h3_0_rd109_res);
	hw_uint<32>  h3_0_rd110_res = h3_0_rd110_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3520, 3584>(result, h3_0_rd110_res);
	hw_uint<32>  h3_0_rd111_res = h3_0_rd111_select(in_cc, d0, d1, d2, dynamic_address);
	set_at<3552, 3584>(result, h3_0_rd111_res);
	return result;
}

// in_cc_update_0_write
//	in_cc_in_cc_update_0_write0
//	in_cc_in_cc_update_0_write1
//	in_cc_in_cc_update_0_write2
//	in_cc_in_cc_update_0_write3
//	in_cc_in_cc_update_0_write4
//	in_cc_in_cc_update_0_write5
//	in_cc_in_cc_update_0_write6
//	in_cc_in_cc_update_0_write7
//	in_cc_in_cc_update_0_write8
//	in_cc_in_cc_update_0_write9
//	in_cc_in_cc_update_0_write10
//	in_cc_in_cc_update_0_write11
//	in_cc_in_cc_update_0_write12
//	in_cc_in_cc_update_0_write13
//	in_cc_in_cc_update_0_write14
//	in_cc_in_cc_update_0_write15
inline void in_cc_in_cc_update_0_write_bundle_write(hw_uint<512>& in_cc_update_0_write, in_cc_cache& in_cc, int d0, int d1, int d2, int dynamic_address) {
	hw_uint<32>  in_cc_in_cc_update_0_write0_res = in_cc_update_0_write.extract<0, 31>();
	in_cc_in_cc_update_0_write0_write(in_cc_in_cc_update_0_write0_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write1_res = in_cc_update_0_write.extract<32, 63>();
	in_cc_in_cc_update_0_write1_write(in_cc_in_cc_update_0_write1_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write2_res = in_cc_update_0_write.extract<64, 95>();
	in_cc_in_cc_update_0_write2_write(in_cc_in_cc_update_0_write2_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write3_res = in_cc_update_0_write.extract<96, 127>();
	in_cc_in_cc_update_0_write3_write(in_cc_in_cc_update_0_write3_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write4_res = in_cc_update_0_write.extract<128, 159>();
	in_cc_in_cc_update_0_write4_write(in_cc_in_cc_update_0_write4_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write5_res = in_cc_update_0_write.extract<160, 191>();
	in_cc_in_cc_update_0_write5_write(in_cc_in_cc_update_0_write5_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write6_res = in_cc_update_0_write.extract<192, 223>();
	in_cc_in_cc_update_0_write6_write(in_cc_in_cc_update_0_write6_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write7_res = in_cc_update_0_write.extract<224, 255>();
	in_cc_in_cc_update_0_write7_write(in_cc_in_cc_update_0_write7_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write8_res = in_cc_update_0_write.extract<256, 287>();
	in_cc_in_cc_update_0_write8_write(in_cc_in_cc_update_0_write8_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write9_res = in_cc_update_0_write.extract<288, 319>();
	in_cc_in_cc_update_0_write9_write(in_cc_in_cc_update_0_write9_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write10_res = in_cc_update_0_write.extract<320, 351>();
	in_cc_in_cc_update_0_write10_write(in_cc_in_cc_update_0_write10_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write11_res = in_cc_update_0_write.extract<352, 383>();
	in_cc_in_cc_update_0_write11_write(in_cc_in_cc_update_0_write11_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write12_res = in_cc_update_0_write.extract<384, 415>();
	in_cc_in_cc_update_0_write12_write(in_cc_in_cc_update_0_write12_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write13_res = in_cc_update_0_write.extract<416, 447>();
	in_cc_in_cc_update_0_write13_write(in_cc_in_cc_update_0_write13_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write14_res = in_cc_update_0_write.extract<448, 479>();
	in_cc_in_cc_update_0_write14_write(in_cc_in_cc_update_0_write14_res, in_cc, d0, d1, d2, dynamic_address);
	hw_uint<32>  in_cc_in_cc_update_0_write15_res = in_cc_update_0_write.extract<480, 511>();
	in_cc_in_cc_update_0_write15_write(in_cc_in_cc_update_0_write15_res, in_cc, d0, d1, d2, dynamic_address);
}

// Total re-use buffer capacity: 19324928 bits


// Operation logic
inline void in_cc_update_0(HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */in, in_cc_cache& in_cc, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in
	auto in_0_c__0_value = in.read();
	auto compute_result = in_cc_generated_compute_unrolled_16(in_0_c__0_value);
	// Produce: in_cc
	in_cc_in_cc_update_0_write_bundle_write(/* arg names */compute_result, in_cc, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_0_update_0(in_cc_cache& in_cc, h3_0_cache& h3_0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in_cc
	auto in_cc_0_c__0_value = in_cc_h3_0_update_0_read_bundle_read(in_cc/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_0_generated_compute_unrolled_16(in_cc_0_c__0_value);
	// Produce: h3_0
	h3_0_h3_0_update_0_write_bundle_write(/* arg names */compute_result, h3_0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_1_update_0(h3_0_cache& h3_0, h3_1_cache& h3_1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_0
	auto h3_0_0_c__0_value = h3_0_h3_1_update_0_read_bundle_read(h3_0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_1_generated_compute_unrolled_16(h3_0_0_c__0_value);
	// Produce: h3_1
	h3_1_h3_1_update_0_write_bundle_write(/* arg names */compute_result, h3_1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_2_update_0(h3_1_cache& h3_1, h3_2_cache& h3_2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_1
	auto h3_1_0_c__0_value = h3_1_h3_2_update_0_read_bundle_read(h3_1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_2_generated_compute_unrolled_16(h3_1_0_c__0_value);
	// Produce: h3_2
	h3_2_h3_2_update_0_write_bundle_write(/* arg names */compute_result, h3_2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_3_update_0(h3_2_cache& h3_2, h3_3_cache& h3_3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_2
	auto h3_2_0_c__0_value = h3_2_h3_3_update_0_read_bundle_read(h3_2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_3_generated_compute_unrolled_16(h3_2_0_c__0_value);
	// Produce: h3_3
	h3_3_h3_3_update_0_write_bundle_write(/* arg names */compute_result, h3_3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_4_update_0(h3_3_cache& h3_3, h3_4_cache& h3_4, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_3
	auto h3_3_0_c__0_value = h3_3_h3_4_update_0_read_bundle_read(h3_3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_4_generated_compute_unrolled_16(h3_3_0_c__0_value);
	// Produce: h3_4
	h3_4_h3_4_update_0_write_bundle_write(/* arg names */compute_result, h3_4, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_5_update_0(h3_4_cache& h3_4, h3_5_cache& h3_5, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_4
	auto h3_4_0_c__0_value = h3_4_h3_5_update_0_read_bundle_read(h3_4/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_5_generated_compute_unrolled_16(h3_4_0_c__0_value);
	// Produce: h3_5
	h3_5_h3_5_update_0_write_bundle_write(/* arg names */compute_result, h3_5, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_6_update_0(h3_5_cache& h3_5, h3_6_cache& h3_6, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_5
	auto h3_5_0_c__0_value = h3_5_h3_6_update_0_read_bundle_read(h3_5/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_6_generated_compute_unrolled_16(h3_5_0_c__0_value);
	// Produce: h3_6
	h3_6_h3_6_update_0_write_bundle_write(/* arg names */compute_result, h3_6, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void h3_7_update_0(h3_6_cache& h3_6, h3_7_cache& h3_7, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_6
	auto h3_6_0_c__0_value = h3_6_h3_7_update_0_read_bundle_read(h3_6/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = h3_7_generated_compute_unrolled_16(h3_6_0_c__0_value);
	// Produce: h3_7
	h3_7_h3_7_update_0_write_bundle_write(/* arg names */compute_result, h3_7, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void heat3dla_8_16_update_0(h3_7_cache& h3_7, HWStream<hw_uint<512> >& /* buffer_args num ports = 16 */heat3dla_8_16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: h3_7
	auto h3_7_0_c__0_value = h3_7_heat3dla_8_16_update_0_read_bundle_read(h3_7/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = heat3dla_8_16_generated_compute_unrolled_16(h3_7_0_c__0_value);
	// Produce: heat3dla_8_16
	heat3dla_8_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void heat3dla_8_16_opt(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in, HWStream<hw_uint<512> >& /* get_args num ports = 16 */heat3dla_8_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("heat3dla_8_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  h3_0_cache h3_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_1_cache h3_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_2_cache h3_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_3_cache h3_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_4_cache h3_4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_5_cache h3_5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_6_cache h3_6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  h3_7_cache h3_7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in_cc_cache in_cc;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39; h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36; heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31; h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34; h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35; h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33; h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37; h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31; h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38; h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
//   { in_cc_update_0[d0, d1, d2] -> [d2, d1, d0, 1] : -8 <= d0 <= 15 and -8 <= d1 <= 135 and -8 <= d2 <= 39 }
// Condition for in_cc_update_0(((-1 + i3 == 0) && (8 + i2 >= 0) && (15 - i2 >= 0) && (8 + i1 >= 0) && (135 - i1 >= 0) && (8 + i0 >= 0) && (39 - i0 >= 0)))
//   { h3_2_update_0[d0, d1, d2] -> [3 + d2, 3 + d1, 3 + d0, 4] : -5 <= d0 <= 12 and -5 <= d1 <= 132 and -5 <= d2 <= 36 }
// Condition for h3_2_update_0(((-4 + i3 == 0) && (2 + i2 >= 0) && (15 - i2 >= 0) && (2 + i1 >= 0) && (135 - i1 >= 0) && (2 + i0 >= 0) && (39 - i0 >= 0)))
//   { heat3dla_8_16_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 10] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
// Condition for heat3dla_8_16_update_0(((-10 + i3 == 0) && (-8 + i2 >= 0) && (15 - i2 >= 0) && (-8 + i1 >= 0) && (135 - i1 >= 0) && (-8 + i0 >= 0) && (39 - i0 >= 0)))
//   { h3_4_update_0[d0, d1, d2] -> [5 + d2, 5 + d1, 5 + d0, 6] : -3 <= d0 <= 10 and -3 <= d1 <= 130 and -3 <= d2 <= 34 }
// Condition for h3_4_update_0(((-6 + i3 == 0) && (-2 + i2 >= 0) && (15 - i2 >= 0) && (-2 + i1 >= 0) && (135 - i1 >= 0) && (-2 + i0 >= 0) && (39 - i0 >= 0)))
//   { h3_3_update_0[d0, d1, d2] -> [4 + d2, 4 + d1, 4 + d0, 5] : -4 <= d0 <= 11 and -4 <= d1 <= 131 and -4 <= d2 <= 35 }
// Condition for h3_3_update_0(((-5 + i3 == 0) && (i2 >= 0) && (15 - i2 >= 0) && (i1 >= 0) && (135 - i1 >= 0) && (i0 >= 0) && (39 - i0 >= 0)))
//   { h3_5_update_0[d0, d1, d2] -> [6 + d2, 6 + d1, 6 + d0, 7] : -2 <= d0 <= 9 and -2 <= d1 <= 129 and -2 <= d2 <= 33 }
// Condition for h3_5_update_0(((-7 + i3 == 0) && (-4 + i2 >= 0) && (15 - i2 >= 0) && (-4 + i1 >= 0) && (135 - i1 >= 0) && (-4 + i0 >= 0) && (39 - i0 >= 0)))
//   { h3_1_update_0[d0, d1, d2] -> [2 + d2, 2 + d1, 2 + d0, 3] : -6 <= d0 <= 13 and -6 <= d1 <= 133 and -6 <= d2 <= 37 }
// Condition for h3_1_update_0(((-3 + i3 == 0) && (4 + i2 >= 0) && (15 - i2 >= 0) && (4 + i1 >= 0) && (135 - i1 >= 0) && (4 + i0 >= 0) && (39 - i0 >= 0)))
//   { h3_7_update_0[d0, d1, d2] -> [8 + d2, 8 + d1, 8 + d0, 9] : 0 <= d0 <= 7 and 0 <= d1 <= 127 and 0 <= d2 <= 31 }
// Condition for h3_7_update_0(((-9 + i3 == 0) && (-8 + i2 >= 0) && (15 - i2 >= 0) && (-8 + i1 >= 0) && (135 - i1 >= 0) && (-8 + i0 >= 0) && (39 - i0 >= 0)))
//   { h3_0_update_0[d0, d1, d2] -> [1 + d2, 1 + d1, 1 + d0, 2] : -7 <= d0 <= 14 and -7 <= d1 <= 134 and -7 <= d2 <= 38 }
// Condition for h3_0_update_0(((-2 + i3 == 0) && (6 + i2 >= 0) && (15 - i2 >= 0) && (6 + i1 >= 0) && (135 - i1 >= 0) && (6 + i0 >= 0) && (39 - i0 >= 0)))
//   { h3_6_update_0[d0, d1, d2] -> [7 + d2, 7 + d1, 7 + d0, 8] : -1 <= d0 <= 8 and -1 <= d1 <= 128 and -1 <= d2 <= 32 }
// Condition for h3_6_update_0(((-8 + i3 == 0) && (-6 + i2 >= 0) && (15 - i2 >= 0) && (-6 + i1 >= 0) && (135 - i1 >= 0) && (-6 + i0 >= 0) && (39 - i0 >= 0)))

  /*
  // Schedules...
    // h3_0_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
    // h3_1_update_0 -> [1*d2*1*1 + 1*2,1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
    // h3_2_update_0 -> [1*d2*1*1 + 1*3,1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
    // h3_3_update_0 -> [1*d2*1*1 + 1*4,1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
    // h3_4_update_0 -> [1*d2*1*1 + 1*5,1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
    // h3_5_update_0 -> [1*d2*1*1 + 1*6,1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
    // h3_6_update_0 -> [1*d2*1*1 + 1*7,1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
    // h3_7_update_0 -> [1*d2*1*1 + 1*8,1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
    // heat3dla_8_16_update_0 -> [1*d2*1*1 + 1*8,1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*10]
    // in_cc_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
    // in_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
for (int c0 = -8; c0 <= 39; c0++) {
  for (int c1 = -8; c1 <= 135; c1++) {
    for (int c2 = -8; c2 <= 15; c2++) {

#ifdef __VIVADO_SYNTH__
#pragma HLS pipeline II=1
#endif // __VIVADO_SYNTH__

      if ((-8 <= c2 && c2 <= 15) && ((c2 - 0) % 1 == 0) && (-8 <= c1 && c1 <= 135) && ((c1 - 0) % 1 == 0) && (-8 <= c0 && c0 <= 39) && ((c0 - 0) % 1 == 0)) {
        in_cc_update_0((c2 - 0) / 1, (c1 - 0) / 1, (c0 - 0) / 1);
      }

      if ((-6 <= c2 && c2 <= 15) && ((c2 - 1) % 1 == 0) && (-6 <= c1 && c1 <= 135) && ((c1 - 1) % 1 == 0) && (-6 <= c0 && c0 <= 39) && ((c0 - 1) % 1 == 0)) {
        h3_0_update_0((c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
      }

      if ((-4 <= c2 && c2 <= 15) && ((c2 - 2) % 1 == 0) && (-4 <= c1 && c1 <= 135) && ((c1 - 2) % 1 == 0) && (-4 <= c0 && c0 <= 39) && ((c0 - 2) % 1 == 0)) {
        h3_1_update_0((c2 - 2) / 1, (c1 - 2) / 1, (c0 - 2) / 1);
      }

      if ((-2 <= c2 && c2 <= 15) && ((c2 - 3) % 1 == 0) && (-2 <= c1 && c1 <= 135) && ((c1 - 3) % 1 == 0) && (-2 <= c0 && c0 <= 39) && ((c0 - 3) % 1 == 0)) {
        h3_2_update_0((c2 - 3) / 1, (c1 - 3) / 1, (c0 - 3) / 1);
      }

      if ((0 <= c2 && c2 <= 15) && ((c2 - 4) % 1 == 0) && (0 <= c1 && c1 <= 135) && ((c1 - 4) % 1 == 0) && (0 <= c0 && c0 <= 39) && ((c0 - 4) % 1 == 0)) {
        h3_3_update_0((c2 - 4) / 1, (c1 - 4) / 1, (c0 - 4) / 1);
      }

      if ((2 <= c2 && c2 <= 15) && ((c2 - 5) % 1 == 0) && (2 <= c1 && c1 <= 135) && ((c1 - 5) % 1 == 0) && (2 <= c0 && c0 <= 39) && ((c0 - 5) % 1 == 0)) {
        h3_4_update_0((c2 - 5) / 1, (c1 - 5) / 1, (c0 - 5) / 1);
      }

      if ((4 <= c2 && c2 <= 15) && ((c2 - 6) % 1 == 0) && (4 <= c1 && c1 <= 135) && ((c1 - 6) % 1 == 0) && (4 <= c0 && c0 <= 39) && ((c0 - 6) % 1 == 0)) {
        h3_5_update_0((c2 - 6) / 1, (c1 - 6) / 1, (c0 - 6) / 1);
      }

      if ((6 <= c2 && c2 <= 15) && ((c2 - 7) % 1 == 0) && (6 <= c1 && c1 <= 135) && ((c1 - 7) % 1 == 0) && (6 <= c0 && c0 <= 39) && ((c0 - 7) % 1 == 0)) {
        h3_6_update_0((c2 - 7) / 1, (c1 - 7) / 1, (c0 - 7) / 1);
      }

      if ((8 <= c2 && c2 <= 15) && ((c2 - 8) % 1 == 0) && (8 <= c1 && c1 <= 135) && ((c1 - 8) % 1 == 0) && (8 <= c0 && c0 <= 39) && ((c0 - 8) % 1 == 0)) {
        h3_7_update_0((c2 - 8) / 1, (c1 - 8) / 1, (c0 - 8) / 1);
      }

      if ((8 <= c2 && c2 <= 15) && ((c2 - 8) % 1 == 0) && (8 <= c1 && c1 <= 135) && ((c1 - 8) % 1 == 0) && (8 <= c0 && c0 <= 39) && ((c0 - 8) % 1 == 0)) {
        heat3dla_8_16_update_0((c2 - 8) / 1, (c1 - 8) / 1, (c0 - 8) / 1);
      }

    }
  }
}

  */
	  // Schedules...
	    // h3_0_update_0 -> [1*d2*1*1 + 1*1,1*d1*1*1 + 1*1,1*d0*1*1 + 1*1,1*2]
	    // h3_1_update_0 -> [1*d2*1*1 + 1*2,1*d1*1*1 + 1*2,1*d0*1*1 + 1*2,1*3]
	    // h3_2_update_0 -> [1*d2*1*1 + 1*3,1*d1*1*1 + 1*3,1*d0*1*1 + 1*3,1*4]
	    // h3_3_update_0 -> [1*d2*1*1 + 1*4,1*d1*1*1 + 1*4,1*d0*1*1 + 1*4,1*5]
	    // h3_4_update_0 -> [1*d2*1*1 + 1*5,1*d1*1*1 + 1*5,1*d0*1*1 + 1*5,1*6]
	    // h3_5_update_0 -> [1*d2*1*1 + 1*6,1*d1*1*1 + 1*6,1*d0*1*1 + 1*6,1*7]
	    // h3_6_update_0 -> [1*d2*1*1 + 1*7,1*d1*1*1 + 1*7,1*d0*1*1 + 1*7,1*8]
	    // h3_7_update_0 -> [1*d2*1*1 + 1*8,1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*9]
	    // heat3dla_8_16_update_0 -> [1*d2*1*1 + 1*8,1*d1*1*1 + 1*8,1*d0*1*1 + 1*8,1*10]
	    // in_cc_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*1]
	    // in_update_0 -> [1*d2*1*1 + 1*0,1*d1*1*1 + 1*0,1*d0*1*1 + 1*0,1*0]
	for (int c0 = -8; c0 <= 39; c0++) {
	  for (int c1 = -8; c1 <= 135; c1++) {
	    for (int c2 = -8; c2 <= 15; c2++) {
	
	#ifdef __VIVADO_SYNTH__
	#pragma HLS pipeline II=1
	#endif // __VIVADO_SYNTH__
	
	      if ((-8 <= c2 && c2 <= 15) && ((c2 - 0) % 1 == 0) && (-8 <= c1 && c1 <= 135) && ((c1 - 0) % 1 == 0) && (-8 <= c0 && c0 <= 39) && ((c0 - 0) % 1 == 0)) {
	        in_cc_update_0(in /* buf name */, in_cc, (c2 - 0) / 1, (c1 - 0) / 1, (c0 - 0) / 1);
	      }
	
	      if ((-6 <= c2 && c2 <= 15) && ((c2 - 1) % 1 == 0) && (-6 <= c1 && c1 <= 135) && ((c1 - 1) % 1 == 0) && (-6 <= c0 && c0 <= 39) && ((c0 - 1) % 1 == 0)) {
	        h3_0_update_0(in_cc /* buf name */, h3_0, (c2 - 1) / 1, (c1 - 1) / 1, (c0 - 1) / 1);
	      }
	
	      if ((-4 <= c2 && c2 <= 15) && ((c2 - 2) % 1 == 0) && (-4 <= c1 && c1 <= 135) && ((c1 - 2) % 1 == 0) && (-4 <= c0 && c0 <= 39) && ((c0 - 2) % 1 == 0)) {
	        h3_1_update_0(h3_0 /* buf name */, h3_1, (c2 - 2) / 1, (c1 - 2) / 1, (c0 - 2) / 1);
	      }
	
	      if ((-2 <= c2 && c2 <= 15) && ((c2 - 3) % 1 == 0) && (-2 <= c1 && c1 <= 135) && ((c1 - 3) % 1 == 0) && (-2 <= c0 && c0 <= 39) && ((c0 - 3) % 1 == 0)) {
	        h3_2_update_0(h3_1 /* buf name */, h3_2, (c2 - 3) / 1, (c1 - 3) / 1, (c0 - 3) / 1);
	      }
	
	      if ((0 <= c2 && c2 <= 15) && ((c2 - 4) % 1 == 0) && (0 <= c1 && c1 <= 135) && ((c1 - 4) % 1 == 0) && (0 <= c0 && c0 <= 39) && ((c0 - 4) % 1 == 0)) {
	        h3_3_update_0(h3_2 /* buf name */, h3_3, (c2 - 4) / 1, (c1 - 4) / 1, (c0 - 4) / 1);
	      }
	
	      if ((2 <= c2 && c2 <= 15) && ((c2 - 5) % 1 == 0) && (2 <= c1 && c1 <= 135) && ((c1 - 5) % 1 == 0) && (2 <= c0 && c0 <= 39) && ((c0 - 5) % 1 == 0)) {
	        h3_4_update_0(h3_3 /* buf name */, h3_4, (c2 - 5) / 1, (c1 - 5) / 1, (c0 - 5) / 1);
	      }
	
	      if ((4 <= c2 && c2 <= 15) && ((c2 - 6) % 1 == 0) && (4 <= c1 && c1 <= 135) && ((c1 - 6) % 1 == 0) && (4 <= c0 && c0 <= 39) && ((c0 - 6) % 1 == 0)) {
	        h3_5_update_0(h3_4 /* buf name */, h3_5, (c2 - 6) / 1, (c1 - 6) / 1, (c0 - 6) / 1);
	      }
	
	      if ((6 <= c2 && c2 <= 15) && ((c2 - 7) % 1 == 0) && (6 <= c1 && c1 <= 135) && ((c1 - 7) % 1 == 0) && (6 <= c0 && c0 <= 39) && ((c0 - 7) % 1 == 0)) {
	        h3_6_update_0(h3_5 /* buf name */, h3_6, (c2 - 7) / 1, (c1 - 7) / 1, (c0 - 7) / 1);
	      }
	
	      if ((8 <= c2 && c2 <= 15) && ((c2 - 8) % 1 == 0) && (8 <= c1 && c1 <= 135) && ((c1 - 8) % 1 == 0) && (8 <= c0 && c0 <= 39) && ((c0 - 8) % 1 == 0)) {
	        h3_7_update_0(h3_6 /* buf name */, h3_7, (c2 - 8) / 1, (c1 - 8) / 1, (c0 - 8) / 1);
	      }
	
	      if ((8 <= c2 && c2 <= 15) && ((c2 - 8) % 1 == 0) && (8 <= c1 && c1 <= 135) && ((c1 - 8) % 1 == 0) && (8 <= c0 && c0 <= 39) && ((c0 - 8) % 1 == 0)) {
	        heat3dla_8_16_update_0(h3_7 /* buf name */, heat3dla_8_16, (c2 - 8) / 1, (c1 - 8) / 1, (c0 - 8) / 1);
	      }
	
	    }
	  }
	}
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void heat3dla_8_16_opt_wrapper(HWStream<hw_uint<512> >& /* get_args num ports = 16 */in, HWStream<hw_uint<512> >& /* get_args num ports = 16 */heat3dla_8_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    heat3dla_8_16_opt(in, heat3dla_8_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { heat3dla_8_16_update_0[root = 0, heat3dla_8_16_0, heat3dla_8_16_1, heat3dla_8_16_2] -> heat3dla_8_16[0, 0] : 0 <= heat3dla_8_16_0 <= 7 and 0 <= heat3dla_8_16_1 <= 127 and 0 <= heat3dla_8_16_2 <= 31 }
const int heat3dla_8_16_update_0_write_pipe0_num_transfers = 32768;
  // { in_cc_update_0[root = 0, in_cc_0, in_cc_1, in_cc_2] -> in[0, 0] : -8 <= in_cc_0 <= 15 and -8 <= in_cc_1 <= 135 and -8 <= in_cc_2 <= 39 }
const int in_cc_update_0_read_pipe0_num_transfers = 165888;


extern "C" {

void heat3dla_8_16_opt_accel(hw_uint<512>* in_cc_update_0_read_pipe0, hw_uint<512>* heat3dla_8_16_update_0_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_cc_update_0_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = heat3dla_8_16_update_0_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_cc_update_0_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = heat3dla_8_16_update_0_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<512> > in_cc_update_0_read_pipe0_channel;
  static HWStream<hw_uint<512> > heat3dla_8_16_update_0_write_pipe0_channel;

  burst_read<512>(in_cc_update_0_read_pipe0, in_cc_update_0_read_pipe0_channel, in_cc_update_0_read_pipe0_num_transfers*size);

  heat3dla_8_16_opt_wrapper(in_cc_update_0_read_pipe0_channel, heat3dla_8_16_update_0_write_pipe0_channel, size);

  burst_write<512>(heat3dla_8_16_update_0_write_pipe0, heat3dla_8_16_update_0_write_pipe0_channel, heat3dla_8_16_update_0_write_pipe0_num_transfers*size);
}

}
extern "C" {

void heat3dla_8_16_opt_rdai(HWStream<hw_uint<512> >& in_cc_update_0_read_pipe0, HWStream<hw_uint<512> >&  heat3dla_8_16_update_0_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_cc_update_0_read_pipe0
#pragma HLS INTERFACE axis register port = heat3dla_8_16_update_0_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  heat3dla_8_16_opt(in_cc_update_0_read_pipe0, heat3dla_8_16_update_0_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

