#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xc991f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc99380 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xca3490 .functor NOT 1, L_0xccd610, C4<0>, C4<0>, C4<0>;
L_0xccd3a0 .functor XOR 1, L_0xccd240, L_0xccd300, C4<0>, C4<0>;
L_0xccd500 .functor XOR 1, L_0xccd3a0, L_0xccd460, C4<0>, C4<0>;
v0xcc9e30_0 .net *"_ivl_10", 0 0, L_0xccd460;  1 drivers
v0xcc9f30_0 .net *"_ivl_12", 0 0, L_0xccd500;  1 drivers
v0xcca010_0 .net *"_ivl_2", 0 0, L_0xcccc20;  1 drivers
v0xcca0d0_0 .net *"_ivl_4", 0 0, L_0xccd240;  1 drivers
v0xcca1b0_0 .net *"_ivl_6", 0 0, L_0xccd300;  1 drivers
v0xcca2e0_0 .net *"_ivl_8", 0 0, L_0xccd3a0;  1 drivers
v0xcca3c0_0 .net "a", 0 0, v0xcc7a00_0;  1 drivers
v0xcca460_0 .net "b", 0 0, v0xcc7aa0_0;  1 drivers
v0xcca500_0 .net "c", 0 0, v0xcc7b40_0;  1 drivers
v0xcca5a0_0 .var "clk", 0 0;
v0xcca640_0 .net "d", 0 0, v0xcc7cb0_0;  1 drivers
v0xcca6e0_0 .net "out_dut", 0 0, L_0xccd0e0;  1 drivers
v0xcca780_0 .net "out_ref", 0 0, L_0xccb750;  1 drivers
v0xcca820_0 .var/2u "stats1", 159 0;
v0xcca8c0_0 .var/2u "strobe", 0 0;
v0xcca960_0 .net "tb_match", 0 0, L_0xccd610;  1 drivers
v0xccaa20_0 .net "tb_mismatch", 0 0, L_0xca3490;  1 drivers
v0xccabf0_0 .net "wavedrom_enable", 0 0, v0xcc7da0_0;  1 drivers
v0xccac90_0 .net "wavedrom_title", 511 0, v0xcc7e40_0;  1 drivers
L_0xcccc20 .concat [ 1 0 0 0], L_0xccb750;
L_0xccd240 .concat [ 1 0 0 0], L_0xccb750;
L_0xccd300 .concat [ 1 0 0 0], L_0xccd0e0;
L_0xccd460 .concat [ 1 0 0 0], L_0xccb750;
L_0xccd610 .cmp/eeq 1, L_0xcccc20, L_0xccd500;
S_0xc99510 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xc99380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xc99c90 .functor NOT 1, v0xcc7b40_0, C4<0>, C4<0>, C4<0>;
L_0xca3d50 .functor NOT 1, v0xcc7aa0_0, C4<0>, C4<0>, C4<0>;
L_0xccaea0 .functor AND 1, L_0xc99c90, L_0xca3d50, C4<1>, C4<1>;
L_0xccaf40 .functor NOT 1, v0xcc7cb0_0, C4<0>, C4<0>, C4<0>;
L_0xccb070 .functor NOT 1, v0xcc7a00_0, C4<0>, C4<0>, C4<0>;
L_0xccb170 .functor AND 1, L_0xccaf40, L_0xccb070, C4<1>, C4<1>;
L_0xccb250 .functor OR 1, L_0xccaea0, L_0xccb170, C4<0>, C4<0>;
L_0xccb310 .functor AND 1, v0xcc7a00_0, v0xcc7b40_0, C4<1>, C4<1>;
L_0xccb3d0 .functor AND 1, L_0xccb310, v0xcc7cb0_0, C4<1>, C4<1>;
L_0xccb490 .functor OR 1, L_0xccb250, L_0xccb3d0, C4<0>, C4<0>;
L_0xccb600 .functor AND 1, v0xcc7aa0_0, v0xcc7b40_0, C4<1>, C4<1>;
L_0xccb670 .functor AND 1, L_0xccb600, v0xcc7cb0_0, C4<1>, C4<1>;
L_0xccb750 .functor OR 1, L_0xccb490, L_0xccb670, C4<0>, C4<0>;
v0xca3700_0 .net *"_ivl_0", 0 0, L_0xc99c90;  1 drivers
v0xca37a0_0 .net *"_ivl_10", 0 0, L_0xccb170;  1 drivers
v0xcc61f0_0 .net *"_ivl_12", 0 0, L_0xccb250;  1 drivers
v0xcc62b0_0 .net *"_ivl_14", 0 0, L_0xccb310;  1 drivers
v0xcc6390_0 .net *"_ivl_16", 0 0, L_0xccb3d0;  1 drivers
v0xcc64c0_0 .net *"_ivl_18", 0 0, L_0xccb490;  1 drivers
v0xcc65a0_0 .net *"_ivl_2", 0 0, L_0xca3d50;  1 drivers
v0xcc6680_0 .net *"_ivl_20", 0 0, L_0xccb600;  1 drivers
v0xcc6760_0 .net *"_ivl_22", 0 0, L_0xccb670;  1 drivers
v0xcc6840_0 .net *"_ivl_4", 0 0, L_0xccaea0;  1 drivers
v0xcc6920_0 .net *"_ivl_6", 0 0, L_0xccaf40;  1 drivers
v0xcc6a00_0 .net *"_ivl_8", 0 0, L_0xccb070;  1 drivers
v0xcc6ae0_0 .net "a", 0 0, v0xcc7a00_0;  alias, 1 drivers
v0xcc6ba0_0 .net "b", 0 0, v0xcc7aa0_0;  alias, 1 drivers
v0xcc6c60_0 .net "c", 0 0, v0xcc7b40_0;  alias, 1 drivers
v0xcc6d20_0 .net "d", 0 0, v0xcc7cb0_0;  alias, 1 drivers
v0xcc6de0_0 .net "out", 0 0, L_0xccb750;  alias, 1 drivers
S_0xcc6f40 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xc99380;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xcc7a00_0 .var "a", 0 0;
v0xcc7aa0_0 .var "b", 0 0;
v0xcc7b40_0 .var "c", 0 0;
v0xcc7c10_0 .net "clk", 0 0, v0xcca5a0_0;  1 drivers
v0xcc7cb0_0 .var "d", 0 0;
v0xcc7da0_0 .var "wavedrom_enable", 0 0;
v0xcc7e40_0 .var "wavedrom_title", 511 0;
S_0xcc71e0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xcc6f40;
 .timescale -12 -12;
v0xcc7440_0 .var/2s "count", 31 0;
E_0xc94140/0 .event negedge, v0xcc7c10_0;
E_0xc94140/1 .event posedge, v0xcc7c10_0;
E_0xc94140 .event/or E_0xc94140/0, E_0xc94140/1;
E_0xc94390 .event negedge, v0xcc7c10_0;
E_0xc7e9f0 .event posedge, v0xcc7c10_0;
S_0xcc7540 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xcc6f40;
 .timescale -12 -12;
v0xcc7740_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xcc7820 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xcc6f40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xcc7fa0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xc99380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xccb8b0 .functor NOT 1, v0xcc7aa0_0, C4<0>, C4<0>, C4<0>;
L_0xccb920 .functor AND 1, v0xcc7a00_0, L_0xccb8b0, C4<1>, C4<1>;
L_0xccba00 .functor NOT 1, v0xcc7b40_0, C4<0>, C4<0>, C4<0>;
L_0xccba70 .functor AND 1, L_0xccb920, L_0xccba00, C4<1>, C4<1>;
L_0xccbbb0 .functor AND 1, L_0xccba70, v0xcc7cb0_0, C4<1>, C4<1>;
L_0xccbc70 .functor NOT 1, v0xcc7a00_0, C4<0>, C4<0>, C4<0>;
L_0xccbd20 .functor AND 1, L_0xccbc70, v0xcc7aa0_0, C4<1>, C4<1>;
L_0xccbde0 .functor NOT 1, v0xcc7b40_0, C4<0>, C4<0>, C4<0>;
L_0xccbfb0 .functor AND 1, L_0xccbd20, L_0xccbde0, C4<1>, C4<1>;
L_0xccc0c0 .functor AND 1, L_0xccbfb0, v0xcc7cb0_0, C4<1>, C4<1>;
L_0xccc2f0 .functor OR 1, L_0xccbbb0, L_0xccc0c0, C4<0>, C4<0>;
L_0xccc3b0 .functor NOT 1, v0xcc7a00_0, C4<0>, C4<0>, C4<0>;
L_0xccc5a0 .functor NOT 1, v0xcc7aa0_0, C4<0>, C4<0>, C4<0>;
L_0xccc720 .functor AND 1, L_0xccc3b0, L_0xccc5a0, C4<1>, C4<1>;
L_0xccc530 .functor AND 1, L_0xccc720, v0xcc7b40_0, C4<1>, C4<1>;
L_0xccc900 .functor NOT 1, v0xcc7cb0_0, C4<0>, C4<0>, C4<0>;
L_0xccca00 .functor AND 1, L_0xccc530, L_0xccc900, C4<1>, C4<1>;
L_0xcccb10 .functor OR 1, L_0xccc2f0, L_0xccca00, C4<0>, C4<0>;
L_0xccccc0 .functor AND 1, v0xcc7a00_0, v0xcc7aa0_0, C4<1>, C4<1>;
L_0xcccd30 .functor AND 1, L_0xccccc0, v0xcc7b40_0, C4<1>, C4<1>;
L_0xcccea0 .functor NOT 1, v0xcc7cb0_0, C4<0>, C4<0>, C4<0>;
L_0xcccf10 .functor AND 1, L_0xcccd30, L_0xcccea0, C4<1>, C4<1>;
L_0xccd0e0 .functor OR 1, L_0xcccb10, L_0xcccf10, C4<0>, C4<0>;
v0xcc8290_0 .net *"_ivl_0", 0 0, L_0xccb8b0;  1 drivers
v0xcc8370_0 .net *"_ivl_10", 0 0, L_0xccbc70;  1 drivers
v0xcc8450_0 .net *"_ivl_12", 0 0, L_0xccbd20;  1 drivers
v0xcc8540_0 .net *"_ivl_14", 0 0, L_0xccbde0;  1 drivers
v0xcc8620_0 .net *"_ivl_16", 0 0, L_0xccbfb0;  1 drivers
v0xcc8750_0 .net *"_ivl_18", 0 0, L_0xccc0c0;  1 drivers
v0xcc8830_0 .net *"_ivl_2", 0 0, L_0xccb920;  1 drivers
v0xcc8910_0 .net *"_ivl_20", 0 0, L_0xccc2f0;  1 drivers
v0xcc89f0_0 .net *"_ivl_22", 0 0, L_0xccc3b0;  1 drivers
v0xcc8ad0_0 .net *"_ivl_24", 0 0, L_0xccc5a0;  1 drivers
v0xcc8bb0_0 .net *"_ivl_26", 0 0, L_0xccc720;  1 drivers
v0xcc8c90_0 .net *"_ivl_28", 0 0, L_0xccc530;  1 drivers
v0xcc8d70_0 .net *"_ivl_30", 0 0, L_0xccc900;  1 drivers
v0xcc8e50_0 .net *"_ivl_32", 0 0, L_0xccca00;  1 drivers
v0xcc8f30_0 .net *"_ivl_34", 0 0, L_0xcccb10;  1 drivers
v0xcc9010_0 .net *"_ivl_36", 0 0, L_0xccccc0;  1 drivers
v0xcc90f0_0 .net *"_ivl_38", 0 0, L_0xcccd30;  1 drivers
v0xcc92e0_0 .net *"_ivl_4", 0 0, L_0xccba00;  1 drivers
v0xcc93c0_0 .net *"_ivl_40", 0 0, L_0xcccea0;  1 drivers
v0xcc94a0_0 .net *"_ivl_42", 0 0, L_0xcccf10;  1 drivers
v0xcc9580_0 .net *"_ivl_6", 0 0, L_0xccba70;  1 drivers
v0xcc9660_0 .net *"_ivl_8", 0 0, L_0xccbbb0;  1 drivers
v0xcc9740_0 .net "a", 0 0, v0xcc7a00_0;  alias, 1 drivers
v0xcc97e0_0 .net "b", 0 0, v0xcc7aa0_0;  alias, 1 drivers
v0xcc98d0_0 .net "c", 0 0, v0xcc7b40_0;  alias, 1 drivers
v0xcc99c0_0 .net "d", 0 0, v0xcc7cb0_0;  alias, 1 drivers
v0xcc9ab0_0 .net "out", 0 0, L_0xccd0e0;  alias, 1 drivers
S_0xcc9c10 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xc99380;
 .timescale -12 -12;
E_0xc93ee0 .event anyedge, v0xcca8c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xcca8c0_0;
    %nor/r;
    %assign/vec4 v0xcca8c0_0, 0;
    %wait E_0xc93ee0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xcc6f40;
T_3 ;
    %fork t_1, S_0xcc71e0;
    %jmp t_0;
    .scope S_0xcc71e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcc7440_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xcc7cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc7b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc7aa0_0, 0;
    %assign/vec4 v0xcc7a00_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc7e9f0;
    %load/vec4 v0xcc7440_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xcc7440_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xcc7cb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc7b40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc7aa0_0, 0;
    %assign/vec4 v0xcc7a00_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xc94390;
    %fork TD_tb.stim1.wavedrom_stop, S_0xcc7820;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xc94140;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xcc7a00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc7aa0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xcc7b40_0, 0;
    %assign/vec4 v0xcc7cb0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xcc6f40;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xc99380;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcca5a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcca8c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xc99380;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xcca5a0_0;
    %inv;
    %store/vec4 v0xcca5a0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xc99380;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xcc7c10_0, v0xccaa20_0, v0xcca3c0_0, v0xcca460_0, v0xcca500_0, v0xcca640_0, v0xcca780_0, v0xcca6e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xc99380;
T_7 ;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xcca820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xc99380;
T_8 ;
    %wait E_0xc94140;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcca820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcca820_0, 4, 32;
    %load/vec4 v0xcca960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcca820_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xcca820_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcca820_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xcca780_0;
    %load/vec4 v0xcca780_0;
    %load/vec4 v0xcca6e0_0;
    %xor;
    %load/vec4 v0xcca780_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcca820_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xcca820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xcca820_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/kmap2/iter2/response1/top_module.sv";
