{
  "module_name": "mt8186-dai-adda.c",
  "hash_id": "3dae89c31552e0e49453785746587b25c76613a08c15d1ca0ba0e6e87d9a5db7",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8186/mt8186-dai-adda.c",
  "human_readable_source": "\n\n\n\n\n\n\n#include <linux/regmap.h>\n#include <linux/delay.h>\n#include \"mt8186-afe-clk.h\"\n#include \"mt8186-afe-common.h\"\n#include \"mt8186-afe-gpio.h\"\n#include \"mt8186-interconnection.h\"\n\nenum {\n\tUL_IIR_SW = 0,\n\tUL_IIR_5HZ,\n\tUL_IIR_10HZ,\n\tUL_IIR_25HZ,\n\tUL_IIR_50HZ,\n\tUL_IIR_75HZ,\n};\n\nenum {\n\tAUDIO_SDM_LEVEL_MUTE = 0,\n\tAUDIO_SDM_LEVEL_NORMAL = 0x1d,\n\t \n\t \n};\n\nenum {\n\tAUDIO_SDM_2ND = 0,\n\tAUDIO_SDM_3RD,\n};\n\nenum {\n\tDELAY_DATA_MISO1 = 0,\n\tDELAY_DATA_MISO2,\n};\n\nenum {\n\tMTK_AFE_ADDA_DL_RATE_8K = 0,\n\tMTK_AFE_ADDA_DL_RATE_11K = 1,\n\tMTK_AFE_ADDA_DL_RATE_12K = 2,\n\tMTK_AFE_ADDA_DL_RATE_16K = 3,\n\tMTK_AFE_ADDA_DL_RATE_22K = 4,\n\tMTK_AFE_ADDA_DL_RATE_24K = 5,\n\tMTK_AFE_ADDA_DL_RATE_32K = 6,\n\tMTK_AFE_ADDA_DL_RATE_44K = 7,\n\tMTK_AFE_ADDA_DL_RATE_48K = 8,\n\tMTK_AFE_ADDA_DL_RATE_96K = 9,\n\tMTK_AFE_ADDA_DL_RATE_192K = 10,\n};\n\nenum {\n\tMTK_AFE_ADDA_UL_RATE_8K = 0,\n\tMTK_AFE_ADDA_UL_RATE_16K = 1,\n\tMTK_AFE_ADDA_UL_RATE_32K = 2,\n\tMTK_AFE_ADDA_UL_RATE_48K = 3,\n\tMTK_AFE_ADDA_UL_RATE_96K = 4,\n\tMTK_AFE_ADDA_UL_RATE_192K = 5,\n\tMTK_AFE_ADDA_UL_RATE_48K_HD = 6,\n};\n\n#define SDM_AUTO_RESET_THRESHOLD 0x190000\n\nstruct mtk_afe_adda_priv {\n\tint dl_rate;\n\tint ul_rate;\n};\n\nstatic struct mtk_afe_adda_priv *get_adda_priv_by_name(struct mtk_base_afe *afe,\n\t\t\t\t\t\t       const char *name)\n{\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\tint dai_id;\n\n\tif (strncmp(name, \"aud_dac\", 7) == 0 || strncmp(name, \"aud_adc\", 7) == 0)\n\t\tdai_id = MT8186_DAI_ADDA;\n\telse\n\t\treturn NULL;\n\n\treturn afe_priv->dai_priv[dai_id];\n}\n\nstatic unsigned int adda_dl_rate_transform(struct mtk_base_afe *afe,\n\t\t\t\t\t   unsigned int rate)\n{\n\tswitch (rate) {\n\tcase 8000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_8K;\n\tcase 11025:\n\t\treturn MTK_AFE_ADDA_DL_RATE_11K;\n\tcase 12000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_12K;\n\tcase 16000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_16K;\n\tcase 22050:\n\t\treturn MTK_AFE_ADDA_DL_RATE_22K;\n\tcase 24000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_24K;\n\tcase 32000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_32K;\n\tcase 44100:\n\t\treturn MTK_AFE_ADDA_DL_RATE_44K;\n\tcase 48000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_48K;\n\tcase 96000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_96K;\n\tcase 192000:\n\t\treturn MTK_AFE_ADDA_DL_RATE_192K;\n\tdefault:\n\t\tdev_dbg(afe->dev, \"%s(), rate %d invalid, use 48kHz!!!\\n\",\n\t\t\t __func__, rate);\n\t}\n\n\treturn MTK_AFE_ADDA_DL_RATE_48K;\n}\n\nstatic unsigned int adda_ul_rate_transform(struct mtk_base_afe *afe,\n\t\t\t\t\t   unsigned int rate)\n{\n\tswitch (rate) {\n\tcase 8000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_8K;\n\tcase 16000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_16K;\n\tcase 32000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_32K;\n\tcase 48000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_48K;\n\tcase 96000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_96K;\n\tcase 192000:\n\t\treturn MTK_AFE_ADDA_UL_RATE_192K;\n\tdefault:\n\t\tdev_dbg(afe->dev, \"%s(), rate %d invalid, use 48kHz!!!\\n\",\n\t\t\t __func__, rate);\n\t}\n\n\treturn MTK_AFE_ADDA_UL_RATE_48K;\n}\n\n \nstatic const struct snd_kcontrol_new mtk_adda_dl_ch1_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1 Switch\", AFE_CONN3, I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL12_CH1 Switch\", AFE_CONN3, I_DL12_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1 Switch\", AFE_CONN3, I_DL2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH1 Switch\", AFE_CONN3, I_DL3_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL4_CH1 Switch\", AFE_CONN3_1, I_DL4_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL5_CH1 Switch\", AFE_CONN3_1, I_DL5_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL6_CH1 Switch\", AFE_CONN3_1, I_DL6_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL8_CH1 Switch\", AFE_CONN3_1, I_DL8_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2 Switch\", AFE_CONN3,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1 Switch\", AFE_CONN3,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"GAIN1_OUT_CH1 Switch\", AFE_CONN3,\n\t\t\t\t    I_GAIN1_OUT_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH1 Switch\", AFE_CONN3,\n\t\t\t\t    I_PCM_1_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH1 Switch\", AFE_CONN3,\n\t\t\t\t    I_PCM_2_CAP_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"SRC_1_OUT_CH1 Switch\", AFE_CONN3_1,\n\t\t\t\t    I_SRC_1_OUT_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"SRC_2_OUT_CH1 Switch\", AFE_CONN3_1,\n\t\t\t\t    I_SRC_2_OUT_CH1, 1, 0),\n};\n\nstatic const struct snd_kcontrol_new mtk_adda_dl_ch2_mix[] = {\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH1 Switch\", AFE_CONN4, I_DL1_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL1_CH2 Switch\", AFE_CONN4, I_DL1_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL12_CH2 Switch\", AFE_CONN4, I_DL12_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH1 Switch\", AFE_CONN4, I_DL2_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL2_CH2 Switch\", AFE_CONN4, I_DL2_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH1 Switch\", AFE_CONN4, I_DL3_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL3_CH2 Switch\", AFE_CONN4, I_DL3_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL4_CH2 Switch\", AFE_CONN4_1, I_DL4_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL5_CH2 Switch\", AFE_CONN4_1, I_DL5_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL6_CH2 Switch\", AFE_CONN4_1, I_DL6_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"DL8_CH2 Switch\", AFE_CONN4_1, I_DL8_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH2 Switch\", AFE_CONN4,\n\t\t\t\t    I_ADDA_UL_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"ADDA_UL_CH1 Switch\", AFE_CONN4,\n\t\t\t\t    I_ADDA_UL_CH1, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"GAIN1_OUT_CH2 Switch\", AFE_CONN4,\n\t\t\t\t    I_GAIN1_OUT_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_1_CAP_CH2 Switch\", AFE_CONN4,\n\t\t\t\t    I_PCM_1_CAP_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"PCM_2_CAP_CH2 Switch\", AFE_CONN4,\n\t\t\t\t    I_PCM_2_CAP_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"SRC_1_OUT_CH2 Switch\", AFE_CONN4_1,\n\t\t\t\t    I_SRC_1_OUT_CH2, 1, 0),\n\tSOC_DAPM_SINGLE_AUTODISABLE(\"SRC_2_OUT_CH2 Switch\", AFE_CONN4_1,\n\t\t\t\t    I_SRC_2_OUT_CH2, 1, 0),\n};\n\nenum {\n\tSUPPLY_SEQ_ADDA_AFE_ON,\n\tSUPPLY_SEQ_ADDA_DL_ON,\n\tSUPPLY_SEQ_ADDA_AUD_PAD_TOP,\n\tSUPPLY_SEQ_ADDA_MTKAIF_CFG,\n\tSUPPLY_SEQ_ADDA_FIFO,\n\tSUPPLY_SEQ_ADDA_AP_DMIC,\n\tSUPPLY_SEQ_ADDA_UL_ON,\n};\n\nstatic int mtk_adda_ul_src_dmic(struct mtk_base_afe *afe, int id)\n{\n\tunsigned int reg;\n\n\tswitch (id) {\n\tcase MT8186_DAI_ADDA:\n\tcase MT8186_DAI_AP_DMIC:\n\t\treg = AFE_ADDA_UL_SRC_CON0;\n\t\tbreak;\n\tdefault:\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tregmap_update_bits(afe->regmap, reg,\n\t\t\t   DIGMIC_3P25M_1P625M_SEL_MASK_SFT, 0);\n\tregmap_update_bits(afe->regmap, reg,\n\t\t\t   DMIC_LOW_POWER_CTL_MASK_SFT, 0);\n\n\t \n\tregmap_update_bits(afe->regmap, reg,\n\t\t\t   UL_SDM_3_LEVEL_MASK_SFT,\n\t\t\t   BIT(UL_SDM_3_LEVEL_SFT));\n\tregmap_update_bits(afe->regmap, reg,\n\t\t\t   UL_MODE_3P25M_CH1_CTL_MASK_SFT,\n\t\t\t   BIT(UL_MODE_3P25M_CH1_CTL_SFT));\n\tregmap_update_bits(afe->regmap, reg,\n\t\t\t   UL_MODE_3P25M_CH2_CTL_MASK_SFT,\n\t\t\t   BIT(UL_MODE_3P25M_CH2_CTL_SFT));\n\n\treturn 0;\n}\n\nstatic int mtk_adda_ul_event(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol,\n\t\t\t     int event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\tint mtkaif_dmic = afe_priv->mtkaif_dmic;\n\n\tdev_dbg(afe->dev, \"%s(), name %s, event 0x%x, mtkaif_dmic %d\\n\",\n\t\t__func__, w->name, event, mtkaif_dmic);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tmt8186_afe_gpio_request(afe->dev, true, MT8186_DAI_ADDA, 1);\n\n\t\t \n\t\tif (mtkaif_dmic) {\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_MTKAIF_RX_CFG0,\n\t\t\t\t\t   0x1, 0x1);\n\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_MTKAIF_RX_CFG0,\n\t\t\t\t\t   MTKAIF_RXIF_VOICE_MODE_MASK_SFT,\n\t\t\t\t\t   0x0);\n\t\t\tmtk_adda_ul_src_dmic(afe, MT8186_DAI_ADDA);\n\t\t}\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\t \n\t\tusleep_range(125, 135);\n\t\tmt8186_afe_gpio_request(afe->dev, false, MT8186_DAI_ADDA, 1);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int mtk_adda_pad_top_event(struct snd_soc_dapm_widget *w,\n\t\t\t\t  struct snd_kcontrol *kcontrol,\n\t\t\t\t  int event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tif (afe_priv->mtkaif_protocol == MTKAIF_PROTOCOL_2_CLK_P2)\n\t\t\tregmap_write(afe->regmap, AFE_AUD_PAD_TOP, 0x39);\n\t\telse\n\t\t\tregmap_write(afe->regmap, AFE_AUD_PAD_TOP, 0x31);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int mtk_adda_mtkaif_cfg_event(struct snd_soc_dapm_widget *w,\n\t\t\t\t     struct snd_kcontrol *kcontrol,\n\t\t\t\t     int event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\tint delay_data;\n\tint delay_cycle;\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tif (afe_priv->mtkaif_protocol == MTKAIF_PROTOCOL_2_CLK_P2) {\n\t\t\t \n\t\t\tregmap_write(afe->regmap, AFE_ADDA_MTKAIF_CFG0, 0x10000);\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_MTKAIF_CFG0,\n\t\t\t\t\t   MTKAIF_RXIF_CLKINV_ADC_MASK_SFT,\n\t\t\t\t\t   BIT(MTKAIF_RXIF_CLKINV_ADC_SFT));\n\n\t\t\tif (strcmp(w->name, \"ADDA_MTKAIF_CFG\") == 0) {\n\t\t\t\tif (afe_priv->mtkaif_chosen_phase[0] < 0 &&\n\t\t\t\t    afe_priv->mtkaif_chosen_phase[1] < 0) {\n\t\t\t\t\tdev_err(afe->dev,\n\t\t\t\t\t\t\"%s(), calib fail mtkaif_chosen_phase[0/1]:%d/%d\\n\",\n\t\t\t\t\t\t__func__,\n\t\t\t\t\t\tafe_priv->mtkaif_chosen_phase[0],\n\t\t\t\t\t\tafe_priv->mtkaif_chosen_phase[1]);\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\n\t\t\t\tif (afe_priv->mtkaif_chosen_phase[0] < 0 ||\n\t\t\t\t    afe_priv->mtkaif_chosen_phase[1] < 0) {\n\t\t\t\t\tdev_err(afe->dev,\n\t\t\t\t\t\t\"%s(), skip delay setting mtkaif_chosen_phase[0/1]:%d/%d\\n\",\n\t\t\t\t\t\t__func__,\n\t\t\t\t\t\tafe_priv->mtkaif_chosen_phase[0],\n\t\t\t\t\t\tafe_priv->mtkaif_chosen_phase[1]);\n\t\t\t\t\tbreak;\n\t\t\t\t}\n\t\t\t}\n\n\t\t\t \n\t\t\tif (afe_priv->mtkaif_phase_cycle[0] >=\n\t\t\t    afe_priv->mtkaif_phase_cycle[1]) {\n\t\t\t\tdelay_data = DELAY_DATA_MISO1;\n\t\t\t\tdelay_cycle = afe_priv->mtkaif_phase_cycle[0] -\n\t\t\t\t\t      afe_priv->mtkaif_phase_cycle[1];\n\t\t\t} else {\n\t\t\t\tdelay_data = DELAY_DATA_MISO2;\n\t\t\t\tdelay_cycle = afe_priv->mtkaif_phase_cycle[1] -\n\t\t\t\t\t      afe_priv->mtkaif_phase_cycle[0];\n\t\t\t}\n\n\t\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t\t   AFE_ADDA_MTKAIF_RX_CFG2,\n\t\t\t\t\t   MTKAIF_RXIF_DELAY_DATA_MASK_SFT,\n\t\t\t\t\t   delay_data <<\n\t\t\t\t\t   MTKAIF_RXIF_DELAY_DATA_SFT);\n\n\t\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t\t   AFE_ADDA_MTKAIF_RX_CFG2,\n\t\t\t\t\t   MTKAIF_RXIF_DELAY_CYCLE_MASK_SFT,\n\t\t\t\t\t   delay_cycle <<\n\t\t\t\t\t   MTKAIF_RXIF_DELAY_CYCLE_SFT);\n\n\t\t} else if (afe_priv->mtkaif_protocol == MTKAIF_PROTOCOL_2) {\n\t\t\tregmap_write(afe->regmap, AFE_ADDA_MTKAIF_CFG0, 0x10000);\n\t\t} else {\n\t\t\tregmap_write(afe->regmap, AFE_ADDA_MTKAIF_CFG0, 0);\n\t\t}\n\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int mtk_adda_dl_event(struct snd_soc_dapm_widget *w,\n\t\t\t     struct snd_kcontrol *kcontrol,\n\t\t\t     int event)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\n\tdev_dbg(afe->dev, \"%s(), name %s, event 0x%x\\n\",\n\t\t__func__, w->name, event);\n\n\tswitch (event) {\n\tcase SND_SOC_DAPM_PRE_PMU:\n\t\tmt8186_afe_gpio_request(afe->dev, true, MT8186_DAI_ADDA, 0);\n\t\tbreak;\n\tcase SND_SOC_DAPM_POST_PMD:\n\t\t \n\t\tusleep_range(125, 135);\n\t\tmt8186_afe_gpio_request(afe->dev, false, MT8186_DAI_ADDA, 0);\n\t\tbreak;\n\tdefault:\n\t\tbreak;\n\t}\n\n\treturn 0;\n}\n\nstatic int mt8186_adda_dmic_get(struct snd_kcontrol *kcontrol,\n\t\t\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\n\tucontrol->value.integer.value[0] = afe_priv->mtkaif_dmic;\n\n\treturn 0;\n}\n\nstatic int mt8186_adda_dmic_set(struct snd_kcontrol *kcontrol,\n\t\t\t\tstruct snd_ctl_elem_value *ucontrol)\n{\n\tstruct snd_soc_component *cmpnt = snd_soc_kcontrol_component(kcontrol);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\tint dmic_on;\n\n\tdmic_on = ucontrol->value.integer.value[0];\n\n\tdev_dbg(afe->dev, \"%s(), kcontrol name %s, dmic_on %d\\n\",\n\t\t__func__, kcontrol->id.name, dmic_on);\n\n\tif (afe_priv->mtkaif_dmic == dmic_on)\n\t\treturn 0;\n\n\tafe_priv->mtkaif_dmic = dmic_on;\n\n\treturn 1;\n}\n\nstatic const struct snd_kcontrol_new mtk_adda_controls[] = {\n\tSOC_SINGLE(\"ADDA_DL_GAIN\", AFE_ADDA_DL_SRC2_CON1,\n\t\t   DL_2_GAIN_CTL_PRE_SFT, DL_2_GAIN_CTL_PRE_MASK, 0),\n\tSOC_SINGLE_BOOL_EXT(\"MTKAIF_DMIC Switch\", 0,\n\t\t\t    mt8186_adda_dmic_get, mt8186_adda_dmic_set),\n};\n\n \nenum {\n\tADDA_UL_MUX_MTKAIF = 0,\n\tADDA_UL_MUX_AP_DMIC,\n\tADDA_UL_MUX_MASK = 0x1,\n};\n\nstatic const char * const adda_ul_mux_map[] = {\n\t\"MTKAIF\", \"AP_DMIC\"\n};\n\nstatic int adda_ul_map_value[] = {\n\tADDA_UL_MUX_MTKAIF,\n\tADDA_UL_MUX_AP_DMIC,\n};\n\nstatic SOC_VALUE_ENUM_SINGLE_DECL(adda_ul_mux_map_enum,\n\t\t\t\t  SND_SOC_NOPM,\n\t\t\t\t  0,\n\t\t\t\t  ADDA_UL_MUX_MASK,\n\t\t\t\t  adda_ul_mux_map,\n\t\t\t\t  adda_ul_map_value);\n\nstatic const struct snd_kcontrol_new adda_ul_mux_control =\n\tSOC_DAPM_ENUM(\"ADDA_UL_MUX Select\", adda_ul_mux_map_enum);\n\nstatic const struct snd_soc_dapm_widget mtk_dai_adda_widgets[] = {\n\t \n\tSND_SOC_DAPM_MIXER(\"ADDA_DL_CH1\", SND_SOC_NOPM, 0, 0,\n\t\t\t   mtk_adda_dl_ch1_mix,\n\t\t\t   ARRAY_SIZE(mtk_adda_dl_ch1_mix)),\n\tSND_SOC_DAPM_MIXER(\"ADDA_DL_CH2\", SND_SOC_NOPM, 0, 0,\n\t\t\t   mtk_adda_dl_ch2_mix,\n\t\t\t   ARRAY_SIZE(mtk_adda_dl_ch2_mix)),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA Enable\", SUPPLY_SEQ_ADDA_AFE_ON,\n\t\t\t      AFE_ADDA_UL_DL_CON0, ADDA_AFE_ON_SFT, 0,\n\t\t\t      NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA Playback Enable\", SUPPLY_SEQ_ADDA_DL_ON,\n\t\t\t      AFE_ADDA_DL_SRC2_CON0,\n\t\t\t      DL_2_SRC_ON_CTL_PRE_SFT, 0,\n\t\t\t      mtk_adda_dl_event,\n\t\t\t      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA Capture Enable\", SUPPLY_SEQ_ADDA_UL_ON,\n\t\t\t      AFE_ADDA_UL_SRC_CON0,\n\t\t\t      UL_SRC_ON_CTL_SFT, 0,\n\t\t\t      mtk_adda_ul_event,\n\t\t\t      SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"AUD_PAD_TOP\", SUPPLY_SEQ_ADDA_AUD_PAD_TOP,\n\t\t\t      AFE_AUD_PAD_TOP, RG_RX_FIFO_ON_SFT, 0,\n\t\t\t      mtk_adda_pad_top_event,\n\t\t\t      SND_SOC_DAPM_PRE_PMU),\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA_MTKAIF_CFG\", SUPPLY_SEQ_ADDA_MTKAIF_CFG,\n\t\t\t      SND_SOC_NOPM, 0, 0,\n\t\t\t      mtk_adda_mtkaif_cfg_event,\n\t\t\t      SND_SOC_DAPM_PRE_PMU),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"AP_DMIC_EN\", SUPPLY_SEQ_ADDA_AP_DMIC,\n\t\t\t      AFE_ADDA_UL_SRC_CON0,\n\t\t\t      UL_AP_DMIC_ON_SFT, 0,\n\t\t\t      NULL, 0),\n\n\tSND_SOC_DAPM_SUPPLY_S(\"ADDA_FIFO\", SUPPLY_SEQ_ADDA_FIFO,\n\t\t\t      AFE_ADDA_UL_DL_CON0,\n\t\t\t      AFE_ADDA_FIFO_AUTO_RST_SFT, 1,\n\t\t\t      NULL, 0),\n\n\tSND_SOC_DAPM_MUX(\"ADDA_UL_Mux\", SND_SOC_NOPM, 0, 0,\n\t\t\t &adda_ul_mux_control),\n\n\tSND_SOC_DAPM_INPUT(\"AP_DMIC_INPUT\"),\n\n\t \n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"top_mux_audio_h\"),\n\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_dac_clk\"),\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_dac_hires_clk\"),\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_dac_predis_clk\"),\n\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_adc_clk\"),\n\tSND_SOC_DAPM_CLOCK_SUPPLY(\"aud_adc_hires_clk\"),\n};\n\n#define HIRES_THRESHOLD 48000\nstatic int mtk_afe_dac_hires_connect(struct snd_soc_dapm_widget *source,\n\t\t\t\t     struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_dapm_widget *w = source;\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mtk_afe_adda_priv *adda_priv;\n\n\tadda_priv = get_adda_priv_by_name(afe, w->name);\n\n\tif (!adda_priv) {\n\t\tdev_err(afe->dev, \"%s(), adda_priv == NULL\", __func__);\n\t\treturn 0;\n\t}\n\n\treturn (adda_priv->dl_rate > HIRES_THRESHOLD) ? 1 : 0;\n}\n\nstatic int mtk_afe_adc_hires_connect(struct snd_soc_dapm_widget *source,\n\t\t\t\t     struct snd_soc_dapm_widget *sink)\n{\n\tstruct snd_soc_dapm_widget *w = source;\n\tstruct snd_soc_component *cmpnt = snd_soc_dapm_to_component(w->dapm);\n\tstruct mtk_base_afe *afe = snd_soc_component_get_drvdata(cmpnt);\n\tstruct mtk_afe_adda_priv *adda_priv;\n\n\tadda_priv = get_adda_priv_by_name(afe, w->name);\n\n\tif (!adda_priv) {\n\t\tdev_err(afe->dev, \"%s(), adda_priv == NULL\", __func__);\n\t\treturn 0;\n\t}\n\n\treturn (adda_priv->ul_rate > HIRES_THRESHOLD) ? 1 : 0;\n}\n\nstatic const struct snd_soc_dapm_route mtk_dai_adda_routes[] = {\n\t \n\t{\"ADDA_DL_CH1\", \"DL1_CH1 Switch\", \"DL1\"},\n\t{\"ADDA_DL_CH2\", \"DL1_CH1 Switch\", \"DL1\"},\n\t{\"ADDA_DL_CH2\", \"DL1_CH2 Switch\", \"DL1\"},\n\n\t{\"ADDA_DL_CH1\", \"DL12_CH1 Switch\", \"DL12\"},\n\t{\"ADDA_DL_CH2\", \"DL12_CH2 Switch\", \"DL12\"},\n\n\t{\"ADDA_DL_CH1\", \"DL6_CH1 Switch\", \"DL6\"},\n\t{\"ADDA_DL_CH2\", \"DL6_CH2 Switch\", \"DL6\"},\n\n\t{\"ADDA_DL_CH1\", \"DL8_CH1 Switch\", \"DL8\"},\n\t{\"ADDA_DL_CH2\", \"DL8_CH2 Switch\", \"DL8\"},\n\n\t{\"ADDA_DL_CH1\", \"DL2_CH1 Switch\", \"DL2\"},\n\t{\"ADDA_DL_CH2\", \"DL2_CH1 Switch\", \"DL2\"},\n\t{\"ADDA_DL_CH2\", \"DL2_CH2 Switch\", \"DL2\"},\n\n\t{\"ADDA_DL_CH1\", \"DL3_CH1 Switch\", \"DL3\"},\n\t{\"ADDA_DL_CH2\", \"DL3_CH1 Switch\", \"DL3\"},\n\t{\"ADDA_DL_CH2\", \"DL3_CH2 Switch\", \"DL3\"},\n\n\t{\"ADDA_DL_CH1\", \"DL4_CH1 Switch\", \"DL4\"},\n\t{\"ADDA_DL_CH2\", \"DL4_CH2 Switch\", \"DL4\"},\n\n\t{\"ADDA_DL_CH1\", \"DL5_CH1 Switch\", \"DL5\"},\n\t{\"ADDA_DL_CH2\", \"DL5_CH2 Switch\", \"DL5\"},\n\n\t{\"ADDA Playback\", NULL, \"ADDA_DL_CH1\"},\n\t{\"ADDA Playback\", NULL, \"ADDA_DL_CH2\"},\n\n\t{\"ADDA Playback\", NULL, \"ADDA Enable\"},\n\t{\"ADDA Playback\", NULL, \"ADDA Playback Enable\"},\n\n\t \n\t{\"ADDA_UL_Mux\", \"MTKAIF\", \"ADDA Capture\"},\n\t{\"ADDA_UL_Mux\", \"AP_DMIC\", \"AP DMIC Capture\"},\n\n\t{\"ADDA Capture\", NULL, \"ADDA Enable\"},\n\t{\"ADDA Capture\", NULL, \"ADDA Capture Enable\"},\n\t{\"ADDA Capture\", NULL, \"AUD_PAD_TOP\"},\n\t{\"ADDA Capture\", NULL, \"ADDA_MTKAIF_CFG\"},\n\n\t{\"AP DMIC Capture\", NULL, \"ADDA Enable\"},\n\t{\"AP DMIC Capture\", NULL, \"ADDA Capture Enable\"},\n\t{\"AP DMIC Capture\", NULL, \"ADDA_FIFO\"},\n\t{\"AP DMIC Capture\", NULL, \"AP_DMIC_EN\"},\n\n\t{\"AP DMIC Capture\", NULL, \"AP_DMIC_INPUT\"},\n\n\t \n\t{\"ADDA Playback\", NULL, \"aud_dac_clk\"},\n\t{\"ADDA Playback\", NULL, \"aud_dac_predis_clk\"},\n\t{\"ADDA Playback\", NULL, \"aud_dac_hires_clk\", mtk_afe_dac_hires_connect},\n\n\t{\"ADDA Capture Enable\", NULL, \"aud_adc_clk\"},\n\t{\"ADDA Capture Enable\", NULL, \"aud_adc_hires_clk\",\n\t mtk_afe_adc_hires_connect},\n\n\t \n\t{\"top_mux_audio_h\", NULL, APLL2_W_NAME},\n\n\t{\"aud_dac_hires_clk\", NULL, \"top_mux_audio_h\"},\n\t{\"aud_adc_hires_clk\", NULL, \"top_mux_audio_h\"},\n};\n\n \nstatic int mtk_dai_adda_hw_params(struct snd_pcm_substream *substream,\n\t\t\t\t  struct snd_pcm_hw_params *params,\n\t\t\t\t  struct snd_soc_dai *dai)\n{\n\tstruct mtk_base_afe *afe = snd_soc_dai_get_drvdata(dai);\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\tunsigned int rate = params_rate(params);\n\tint id = dai->id;\n\tstruct mtk_afe_adda_priv *adda_priv = afe_priv->dai_priv[id];\n\n\tdev_dbg(afe->dev, \"%s(), id %d, stream %d, rate %d\\n\",\n\t\t__func__, id, substream->stream, rate);\n\n\tif (substream->stream == SNDRV_PCM_STREAM_PLAYBACK) {\n\t\tunsigned int dl_src2_con0;\n\t\tunsigned int dl_src2_con1;\n\n\t\tadda_priv->dl_rate = rate;\n\n\t\t \n\t\tdl_src2_con0 = adda_dl_rate_transform(afe, rate) <<\n\t\t\t       DL_2_INPUT_MODE_CTL_SFT;\n\n\t\t \n\t\tdl_src2_con0 |= (0x3 << DL_2_OUTPUT_SEL_CTL_SFT);\n\n\t\t \n\t\tdl_src2_con0 |= BIT(DL_2_MUTE_CH2_OFF_CTL_PRE_SFT);\n\t\tdl_src2_con0 |= BIT(DL_2_MUTE_CH1_OFF_CTL_PRE_SFT);\n\n\t\t \n\t\tif (rate == 8000 || rate == 16000)\n\t\t\tdl_src2_con0 |= BIT(DL_2_VOICE_MODE_CTL_PRE_SFT);\n\n\t\t \n\t\tdl_src2_con1 = MTK_AFE_ADDA_DL_GAIN_NORMAL <<\n\t\t\t       DL_2_GAIN_CTL_PRE_SFT;\n\n\t\t \n\t\tdl_src2_con0 |= BIT(DL_2_GAIN_ON_CTL_PRE_SFT);\n\n\t\tif (id == MT8186_DAI_ADDA) {\n\t\t\t \n\t\t\tregmap_write(afe->regmap, AFE_ADDA_PREDIS_CON0, 0);\n\t\t\tregmap_write(afe->regmap, AFE_ADDA_PREDIS_CON1, 0);\n\n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_DL_SRC2_CON0, dl_src2_con0);\n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_DL_SRC2_CON1, dl_src2_con1);\n\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t\t   AFE_ADDA_DL_SDM_DCCOMP_CON,\n\t\t\t\t\t   ATTGAIN_CTL_MASK_SFT,\n\t\t\t\t\t   AUDIO_SDM_LEVEL_NORMAL <<\n\t\t\t\t\t   ATTGAIN_CTL_SFT);\n\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t\t   AFE_ADDA_DL_SDM_DITHER_CON,\n\t\t\t\t\t   AFE_DL_SDM_DITHER_64TAP_EN_MASK_SFT,\n\t\t\t\t\t   BIT(AFE_DL_SDM_DITHER_64TAP_EN_SFT));\n\t\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t\t   AFE_ADDA_DL_SDM_AUTO_RESET_CON,\n\t\t\t\t\t   AFE_DL_USE_NEW_2ND_SDM_MASK_SFT,\n\t\t\t\t\t   BIT(AFE_DL_USE_NEW_2ND_SDM_SFT));\n\t\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t\t   AFE_ADDA_DL_SDM_DCCOMP_CON,\n\t\t\t\t\t   USE_3RD_SDM_MASK_SFT,\n\t\t\t\t\t   AUDIO_SDM_2ND << USE_3RD_SDM_SFT);\n\n\t\t\t \n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_DL_SDM_AUTO_RESET_CON,\n\t\t\t\t     SDM_AUTO_RESET_THRESHOLD);\n\t\t\tregmap_update_bits(afe->regmap,\n\t\t\t\t\t   AFE_ADDA_DL_SDM_AUTO_RESET_CON,\n\t\t\t\t\t   SDM_AUTO_RESET_TEST_ON_MASK_SFT,\n\t\t\t\t\t   BIT(SDM_AUTO_RESET_TEST_ON_SFT));\n\t\t}\n\t} else {\n\t\tunsigned int ul_src_con0 = 0;\n\t\tunsigned int voice_mode = adda_ul_rate_transform(afe, rate);\n\n\t\tadda_priv->ul_rate = rate;\n\t\tul_src_con0 |= (voice_mode << 17) & (0x7 << 17);\n\n\t\t \n\t\tul_src_con0 |= (1 << UL_IIR_ON_TMP_CTL_SFT) &\n\t\t\t       UL_IIR_ON_TMP_CTL_MASK_SFT;\n\t\tul_src_con0 |= (UL_IIR_SW << UL_IIRMODE_CTL_SFT) &\n\t\t\t       UL_IIRMODE_CTL_MASK_SFT;\n\t\tswitch (id) {\n\t\tcase MT8186_DAI_ADDA:\n\t\tcase MT8186_DAI_AP_DMIC:\n\t\t\t \n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_IIR_COEF_02_01, 0);\n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_IIR_COEF_04_03, 0x3fb8);\n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_IIR_COEF_06_05, 0x3fb80000);\n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_IIR_COEF_08_07, 0x3fb80000);\n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_IIR_COEF_10_09, 0xc048);\n\n\t\t\tregmap_write(afe->regmap,\n\t\t\t\t     AFE_ADDA_UL_SRC_CON0, ul_src_con0);\n\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_TOP_CON0, BIT(0), 0);\n\n\t\t\t \n\t\t\tregmap_update_bits(afe->regmap, AFE_ADDA_MTKAIF_RX_CFG0, BIT(0), 0);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\n\t\t \n\t\tswitch (id) {\n\t\tcase MT8186_DAI_AP_DMIC:\n\t\t\tmtk_adda_ul_src_dmic(afe, id);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tbreak;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic const struct snd_soc_dai_ops mtk_dai_adda_ops = {\n\t.hw_params = mtk_dai_adda_hw_params,\n};\n\n \n#define MTK_ADDA_PLAYBACK_RATES (SNDRV_PCM_RATE_8000_48000 |\\\n\t\t\t\t SNDRV_PCM_RATE_96000 |\\\n\t\t\t\t SNDRV_PCM_RATE_192000)\n\n#define MTK_ADDA_CAPTURE_RATES (SNDRV_PCM_RATE_8000 |\\\n\t\t\t\tSNDRV_PCM_RATE_16000 |\\\n\t\t\t\tSNDRV_PCM_RATE_32000 |\\\n\t\t\t\tSNDRV_PCM_RATE_48000 |\\\n\t\t\t\tSNDRV_PCM_RATE_96000 |\\\n\t\t\t\tSNDRV_PCM_RATE_192000)\n\n#define MTK_ADDA_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\\\n\t\t\t  SNDRV_PCM_FMTBIT_S24_LE |\\\n\t\t\t  SNDRV_PCM_FMTBIT_S32_LE)\n\nstatic struct snd_soc_dai_driver mtk_dai_adda_driver[] = {\n\t{\n\t\t.name = \"ADDA\",\n\t\t.id = MT8186_DAI_ADDA,\n\t\t.playback = {\n\t\t\t.stream_name = \"ADDA Playback\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_ADDA_PLAYBACK_RATES,\n\t\t\t.formats = MTK_ADDA_FORMATS,\n\t\t},\n\t\t.capture = {\n\t\t\t.stream_name = \"ADDA Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_ADDA_CAPTURE_RATES,\n\t\t\t.formats = MTK_ADDA_FORMATS,\n\t\t},\n\t\t.ops = &mtk_dai_adda_ops,\n\t},\n\t{\n\t\t.name = \"AP_DMIC\",\n\t\t.id = MT8186_DAI_AP_DMIC,\n\t\t.capture = {\n\t\t\t.stream_name = \"AP DMIC Capture\",\n\t\t\t.channels_min = 1,\n\t\t\t.channels_max = 2,\n\t\t\t.rates = MTK_ADDA_CAPTURE_RATES,\n\t\t\t.formats = MTK_ADDA_FORMATS,\n\t\t},\n\t\t.ops = &mtk_dai_adda_ops,\n\t},\n};\n\nint mt8186_dai_adda_register(struct mtk_base_afe *afe)\n{\n\tstruct mtk_base_afe_dai *dai;\n\tstruct mt8186_afe_private *afe_priv = afe->platform_priv;\n\tint ret;\n\n\tdai = devm_kzalloc(afe->dev, sizeof(*dai), GFP_KERNEL);\n\tif (!dai)\n\t\treturn -ENOMEM;\n\n\tlist_add(&dai->list, &afe->sub_dais);\n\n\tdai->dai_drivers = mtk_dai_adda_driver;\n\tdai->num_dai_drivers = ARRAY_SIZE(mtk_dai_adda_driver);\n\n\tdai->controls = mtk_adda_controls;\n\tdai->num_controls = ARRAY_SIZE(mtk_adda_controls);\n\tdai->dapm_widgets = mtk_dai_adda_widgets;\n\tdai->num_dapm_widgets = ARRAY_SIZE(mtk_dai_adda_widgets);\n\tdai->dapm_routes = mtk_dai_adda_routes;\n\tdai->num_dapm_routes = ARRAY_SIZE(mtk_dai_adda_routes);\n\n\t \n\tret = mt8186_dai_set_priv(afe, MT8186_DAI_ADDA,\n\t\t\t\t  sizeof(struct mtk_afe_adda_priv), NULL);\n\tif (ret)\n\t\treturn ret;\n\n\t \n\tafe_priv->dai_priv[MT8186_DAI_AP_DMIC] =\n\t\tafe_priv->dai_priv[MT8186_DAI_ADDA];\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}