 
set ::env(PROJECT_NAME) sha_core
set ::env(DESIGN_TOP) sha256
set ::env(DESIGN_DIR)  RTL_Benchmark/Verilog/Cores/crypto_core/sha_core/trunk/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/Cores/crypto_core/sha_core/trunk/rtl/sha256.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design


