###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro04)
#  Generated on:      Thu Apr  7 22:21:59 2022
#  Design:            NextZ80
#  Command:           eval_legacy {timeDesign -postCTS}
###############################################################
Path 1: MET (9.389 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST4/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.143 (P)          0.161 (P)
          Arrival:=         20.143             10.161
 
Clock Gating Setup:-         0.000
    Required Time:=         20.143
     Launch Clock:-         10.161
        Data Path:-          0.593
            Slack:=          9.389
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.160   0.001       -   10.001  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20          75  0.160   0.160       -   10.161  
  CLK__L1_N0                  -      -     -     (net)          75      -       -       -        -  
  RC_CG_HIER_INST4/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.125   0.217   0.376   10.754  
  RC_CG_HIER_INST4/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST4/g12/B      -      B     F     AND2X1          1  0.079   0.000       -   10.754  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.160   0.001      -   20.001  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.160   0.142      -   20.143  
  CLK__L1_N0              -      -     -     (net)          75      -       -      -        -  
  RC_CG_HIER_INST4/g12/A  -      A     R     AND2X1         75  0.134   0.024      -   20.143  
#--------------------------------------------------------------------------------------------
Path 2: MET (9.525 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST3/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.143 (P)          0.161 (P)
          Arrival:=         20.143             10.161
 
Clock Gating Setup:-         0.000
    Required Time:=         20.143
     Launch Clock:-         10.161
        Data Path:-          0.457
            Slack:=          9.525
     Timing Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc   Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                    (ns)    (ns)   Given     (ns)  
#                                                                                      To           
#                                                                                   Start           
#                                                                                   Point           
#-------------------------------------------------------------------------------------------------
  CLK                         -      CLK   F     (arrival)       1  0.160   0.001       -   10.001  
  CLK                         -      -     -     (net)           1      -       -       -        -  
  CLK__L1_I0/Q                -      A->Q  F     BUX20          75  0.160   0.160       -   10.161  
  CLK__L1_N0                  -      -     -     (net)          75      -       -       -        -  
  RC_CG_HIER_INST3/enl_reg/Q  -      D->Q  F     DLLQX1          1  0.125   0.222   0.235   10.618  
  RC_CG_HIER_INST3/enl        -      -     -     (net)           1      -       -       -        -  
  RC_CG_HIER_INST3/g12/B      -      B     F     AND2X1          1  0.084   0.000       -   10.618  
#-------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                (ns)    (ns)  Given     (ns)  
#                                                                                 To           
#                                                                              Start           
#                                                                              Point           
#--------------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.160   0.001      -   20.001  
  CLK                     -      -     -     (net)           1      -       -      -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.160   0.142      -   20.143  
  CLK__L1_N0              -      -     -     (net)          75      -       -      -        -  
  RC_CG_HIER_INST3/g12/A  -      A     R     AND2X1         75  0.134   0.024      -   20.143  
#--------------------------------------------------------------------------------------------
Path 3: MET (9.587 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.142 (P)          0.156 (P)
          Arrival:=         20.142             10.156
 
Clock Gating Setup:-         0.000
    Required Time:=         20.142
     Launch Clock:-         10.156
        Data Path:-          0.399
            Slack:=          9.587
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.399   10.555  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/B      -      B      F     AND2X1          1  0.190   0.001   10.555  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.141   20.142  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST14/g13/A  -      A     R     AND2X1         75  0.134   0.023   20.142  
#-------------------------------------------------------------------------------------------------------
Path 4: MET (9.588 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.143 (P)          0.162 (P)
          Arrival:=         20.143             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.143
     Launch Clock:-         10.162
        Data Path:-          0.392
            Slack:=          9.588
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.392   10.554  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/B      -      B      F     AND2X1          1  0.181   0.001   10.554  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.141   20.143  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST17/g13/A  -      A     R     AND2X1         75  0.134   0.024   20.143  
#-------------------------------------------------------------------------------------------------------
Path 5: MET (9.592 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.119 (P)          0.161 (P)
          Arrival:=         20.119             10.161
 
Clock Gating Setup:-         0.000
    Required Time:=         20.119
     Launch Clock:-         10.161
        Data Path:-          0.366
            Slack:=          9.592
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.160   10.161  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.366   10.527  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/B      -      B      F     AND2X1          1  0.152   0.001   10.527  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.118   20.119  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST39/g13/A  -      A     R     AND2X1         75  0.125   0.000   20.119  
#-------------------------------------------------------------------------------------------------------
Path 6: MET (9.598 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.143 (P)          0.162 (P)
          Arrival:=         20.143             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.143
     Launch Clock:-         10.162
        Data Path:-          0.382
            Slack:=          9.598
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.382   10.545  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/B      -      B      F     AND2X1          1  0.170   0.001   10.545  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.142   20.143  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST18/g13/A  -      A     R     AND2X1         75  0.134   0.024   20.143  
#-------------------------------------------------------------------------------------------------------
Path 7: MET (9.602 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.122 (P)          0.160 (P)
          Arrival:=         20.122             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.122
     Launch Clock:-         10.160
        Data Path:-          0.360
            Slack:=          9.602
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.360   10.520  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/B      -      B      F     AND2X1          1  0.145   0.002   10.520  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.121   20.122  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST35/g13/A  -      A     R     AND2X1         75  0.127   0.003   20.122  
#-------------------------------------------------------------------------------------------------------
Path 8: MET (9.606 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.140 (P)          0.157 (P)
          Arrival:=         20.140             10.157
 
Clock Gating Setup:-         0.000
    Required Time:=         20.140
     Launch Clock:-         10.157
        Data Path:-          0.377
            Slack:=          9.606
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.377   10.534  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/B      -      B      F     AND2X1          1  0.164   0.001   10.534  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.139   20.140  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST15/g13/A  -      A     R     AND2X1         75  0.133   0.021   20.140  
#-------------------------------------------------------------------------------------------------------
Path 9: MET (9.607 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST2/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.133 (P)          0.162 (P)
          Arrival:=         20.133             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.133
     Launch Clock:-         10.162
        Data Path:-          0.364
            Slack:=          9.607
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                  -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.364   10.526  
  RC_CG_HIER_INST2/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST2/g12/B      -      B      F     AND2X1          1  0.150   0.001   10.526  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.160   0.132   20.133  
  CLK__L1_N0              -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST2/g12/A  -      A     R     AND2X1         75  0.131   0.015   20.133  
#-------------------------------------------------------------------------------------
Path 10: MET (9.615 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.119 (P)          0.160 (P)
          Arrival:=         20.119             10.160
 
Clock Gating Setup:-         0.000
    Required Time:=         20.119
     Launch Clock:-         10.160
        Data Path:-          0.343
            Slack:=          9.615
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.159   10.160  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.343   10.503  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/B      -      B      F     AND2X1          1  0.128   0.001   10.503  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.118   20.119  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST27/g13/A  -      A     R     AND2X1         75  0.125   0.000   20.119  
#-------------------------------------------------------------------------------------------------------
Path 11: MET (9.619 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.126 (P)          0.158 (P)
          Arrival:=         20.126             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.126
     Launch Clock:-         10.158
        Data Path:-          0.350
            Slack:=          9.619
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.350   10.507  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/B      -      B      F     AND2X1          1  0.135   0.001   10.507  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.125   20.126  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST38/g13/A  -      A     R     AND2X1         75  0.129   0.008   20.126  
#-------------------------------------------------------------------------------------------------------
Path 12: MET (9.627 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.131 (P)          0.162 (P)
          Arrival:=         20.131             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.131
     Launch Clock:-         10.162
        Data Path:-          0.342
            Slack:=          9.627
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.342   10.504  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/B      -      B      F     AND2X1          1  0.126   0.001   10.504  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.130   20.131  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST40/g13/A  -      A     R     AND2X1         75  0.130   0.012   20.131  
#-------------------------------------------------------------------------------------------------------
Path 13: MET (9.632 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.131 (P)          0.162 (P)
          Arrival:=         20.131             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.131
     Launch Clock:-         10.162
        Data Path:-          0.337
            Slack:=          9.632
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.337   10.499  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/B      -      B      F     AND2X1          1  0.121   0.001   10.499  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.130   20.131  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST33/g13/A  -      A     R     AND2X1         75  0.130   0.012   20.131  
#-------------------------------------------------------------------------------------------------------
Path 14: MET (9.633 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.134 (P)          0.158 (P)
          Arrival:=         20.134             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.134
     Launch Clock:-         10.158
        Data Path:-          0.344
            Slack:=          9.633
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.157   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.344   10.502  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/B      -      B      F     AND2X1          1  0.129   0.000   10.502  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.133   20.134  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST28/g13/A  -      A     R     AND2X1         75  0.133   0.016   20.134  
#-------------------------------------------------------------------------------------------------------
Path 15: MET (9.634 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.131 (P)          0.162 (P)
          Arrival:=         20.131             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.131
     Launch Clock:-         10.162
        Data Path:-          0.335
            Slack:=          9.634
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.335   10.497  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/B      -      B      F     AND2X1          1  0.119   0.001   10.497  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.130   20.131  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST42/g13/A  -      A     R     AND2X1         75  0.130   0.012   20.131  
#-------------------------------------------------------------------------------------------------------
Path 16: MET (9.636 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.126 (P)          0.158 (P)
          Arrival:=         20.126             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.126
     Launch Clock:-         10.158
        Data Path:-          0.332
            Slack:=          9.636
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.332   10.490  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/B      -      B      F     AND2X1          1  0.117   0.001   10.490  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.125   20.126  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST34/g13/A  -      A     R     AND2X1         75  0.129   0.008   20.126  
#-------------------------------------------------------------------------------------------------------
Path 17: MET (9.637 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.129 (P)          0.159 (P)
          Arrival:=         20.129             10.159
 
Clock Gating Setup:-         0.000
    Required Time:=         20.129
     Launch Clock:-         10.159
        Data Path:-          0.333
            Slack:=          9.637
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.158   10.159  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.333   10.492  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/B      -      B      F     AND2X1          1  0.117   0.000   10.492  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.127   20.129  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST36/g13/A  -      A     R     AND2X1         75  0.130   0.010   20.129  
#-------------------------------------------------------------------------------------------------------
Path 18: MET (9.638 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST7/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.137 (P)          0.155 (P)
          Arrival:=         20.137             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.137
     Launch Clock:-         10.155
        Data Path:-          0.344
            Slack:=          9.638
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.344   10.499  
  CPU_REGS_RC_CG_HIER_INST7/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/B      -      B      F     AND2X1          1  0.129   0.001   10.499  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.160   0.136   20.137  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST7/g13/A  -      A     R     AND2X1         75  0.131   0.018   20.137  
#----------------------------------------------------------------------------------------------
Path 19: MET (9.640 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.132 (P)          0.158 (P)
          Arrival:=         20.132             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.132
     Launch Clock:-         10.158
        Data Path:-          0.334
            Slack:=          9.640
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.157   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.334   10.493  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/B      -      B      F     AND2X1          1  0.119   0.000   10.493  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.131   20.132  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST31/g13/A  -      A     R     AND2X1         75  0.132   0.014   20.132  
#-------------------------------------------------------------------------------------------------------
Path 20: MET (9.640 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.132 (P)          0.158 (P)
          Arrival:=         20.132             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.132
     Launch Clock:-         10.158
        Data Path:-          0.335
            Slack:=          9.640
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.335   10.492  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/B      -      B      F     AND2X1          1  0.119   0.000   10.492  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.131   20.132  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST30/g13/A  -      A     R     AND2X1         75  0.132   0.013   20.132  
#-------------------------------------------------------------------------------------------------------
Path 21: MET (9.641 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.134 (P)          0.157 (P)
          Arrival:=         20.134             10.157
 
Clock Gating Setup:-         0.000
    Required Time:=         20.134
     Launch Clock:-         10.157
        Data Path:-          0.337
            Slack:=          9.641
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.337   10.494  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/B      -      B      F     AND2X1          1  0.121   0.000   10.494  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.133   20.134  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_lo_RC_CG_HIER_INST29/g13/A  -      A     R     AND2X1         75  0.133   0.015   20.134  
#-------------------------------------------------------------------------------------------------------
Path 22: MET (9.644 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST5/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST5/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.136 (P)          0.155 (P)
          Arrival:=         20.136             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.136
     Launch Clock:-         10.155
        Data Path:-          0.337
            Slack:=          9.644
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.337   10.492  
  CPU_REGS_RC_CG_HIER_INST5/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/B      -      B      F     AND2X1          1  0.122   0.001   10.492  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.160   0.135   20.136  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST5/g13/A  -      A     R     AND2X1         75  0.131   0.017   20.136  
#----------------------------------------------------------------------------------------------
Path 23: MET (9.647 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.142 (P)          0.162 (P)
          Arrival:=         20.142             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.142
     Launch Clock:-         10.162
        Data Path:-          0.334
            Slack:=          9.647
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.334   10.496  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/B      -      B      F     AND2X1          1  0.119   0.000   10.496  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.141   20.142  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST13/g13/A  -      A     R     AND2X1         75  0.134   0.024   20.142  
#-------------------------------------------------------------------------------------------------------
Path 24: MET (9.649 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.142 (P)          0.162 (P)
          Arrival:=         20.142             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.142
     Launch Clock:-         10.162
        Data Path:-          0.332
            Slack:=          9.649
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.332   10.493  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/B      -      B      F     AND2X1          1  0.116   0.001   10.493  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.141   20.142  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST23/g13/A  -      A     R     AND2X1         75  0.134   0.024   20.142  
#-------------------------------------------------------------------------------------------------------
Path 25: MET (9.649 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST6/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.136 (P)          0.154 (P)
          Arrival:=         20.136             10.154
 
Clock Gating Setup:-         0.000
    Required Time:=         20.136
     Launch Clock:-         10.154
        Data Path:-          0.332
            Slack:=          9.649
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.332   10.486  
  CPU_REGS_RC_CG_HIER_INST6/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/B      -      B      F     AND2X1          1  0.117   0.000   10.486  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.160   0.135   20.136  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST6/g13/A  -      A     R     AND2X1         75  0.131   0.017   20.136  
#----------------------------------------------------------------------------------------------
Path 26: MET (9.651 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.141 (P)          0.158 (P)
          Arrival:=         20.141             10.158
 
Clock Gating Setup:-         0.000
    Required Time:=         20.141
     Launch Clock:-         10.158
        Data Path:-          0.332
            Slack:=          9.651
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.157   10.158  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.332   10.491  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/B      -      B      F     AND2X1          1  0.117   0.000   10.491  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.140   20.141  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST16/g13/A  -      A     R     AND2X1         75  0.134   0.023   20.141  
#-------------------------------------------------------------------------------------------------------
Path 27: MET (9.651 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST9/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.137 (P)          0.155 (P)
          Arrival:=         20.137             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.137
     Launch Clock:-         10.155
        Data Path:-          0.331
            Slack:=          9.651
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.154   10.155  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.331   10.486  
  CPU_REGS_RC_CG_HIER_INST9/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/B      -      B      F     AND2X1          1  0.116   0.000   10.486  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.160   0.136   20.137  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST9/g13/A  -      A     R     AND2X1         75  0.131   0.018   20.137  
#----------------------------------------------------------------------------------------------
Path 28: MET (9.651 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.141 (P)          0.157 (P)
          Arrival:=         20.141             10.157
 
Clock Gating Setup:-         0.000
    Required Time:=         20.141
     Launch Clock:-         10.157
        Data Path:-          0.333
            Slack:=          9.651
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.334   10.490  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/B      -      B      F     AND2X1          1  0.117   0.001   10.490  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.140   20.141  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST12/g13/A  -      A     R     AND2X1         75  0.134   0.023   20.141  
#-------------------------------------------------------------------------------------------------------
Path 29: MET (9.658 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.141 (P)          0.155 (P)
          Arrival:=         20.141             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.141
     Launch Clock:-         10.155
        Data Path:-          0.328
            Slack:=          9.658
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.124   0.328   10.483  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/B      -      B      F     AND2X1          1  0.112   0.000   10.483  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.140   20.141  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST22/g13/A  -      A     R     AND2X1         75  0.133   0.022   20.141  
#-------------------------------------------------------------------------------------------------------
Path 30: MET (9.659 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.140 (P)          0.155 (P)
          Arrival:=         20.140             10.155
 
Clock Gating Setup:-         0.000
    Required Time:=         20.140
     Launch Clock:-         10.155
        Data Path:-          0.327
            Slack:=          9.659
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.153   10.155  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.124   0.327   10.481  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/B      -      B      F     AND2X1          1  0.111   0.000   10.481  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.139   20.140  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST19/g13/A  -      A     R     AND2X1         75  0.133   0.021   20.140  
#-------------------------------------------------------------------------------------------------------
Path 31: MET (9.659 ns) Clock Gating Setup Check with Pin RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) RC_CG_HIER_INST1/g12/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.144 (P)          0.162 (P)
          Arrival:=         20.144             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.144
     Launch Clock:-         10.162
        Data Path:-          0.322
            Slack:=          9.659
     Timing Path:

#------------------------------------------------------------------------------------------
# Timing Point                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                     (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------
  CLK                         -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                         -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                  -      -      -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.322   10.484  
  RC_CG_HIER_INST1/enl        -      -      -     (net)           1      -       -        -  
  RC_CG_HIER_INST1/g12/B      -      B      F     AND2X1          1  0.106   0.000   10.484  
#------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------
# Timing Point            Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------
  CLK                     -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                     -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q            -      A->Q  R     BUX20          75  0.160   0.142   20.144  
  CLK__L1_N0              -      -     -     (net)          75      -       -        -  
  RC_CG_HIER_INST1/g12/A  -      A     R     AND2X1         75  0.134   0.025   20.144  
#-------------------------------------------------------------------------------------
Path 32: MET (9.660 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST8/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST8/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.135 (P)          0.154 (P)
          Arrival:=         20.135             10.154
 
Clock Gating Setup:-         0.000
    Required Time:=         20.135
     Launch Clock:-         10.154
        Data Path:-          0.322
            Slack:=          9.660
     Timing Path:

#---------------------------------------------------------------------------------------------------
# Timing Point                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                              (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------
  CLK                                  -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                  -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                         -      A->Q   F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                           -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.322   10.476  
  CPU_REGS_RC_CG_HIER_INST8/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/B      -      B      F     AND2X1          1  0.106   0.000   10.476  
#---------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  CLK                              -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                              -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                     -      A->Q  R     BUX20          75  0.160   0.134   20.135  
  CLK__L1_N0                       -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST8/g13/A  -      A     R     AND2X1         75  0.131   0.017   20.135  
#----------------------------------------------------------------------------------------------
Path 33: MET (9.660 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.143 (P)          0.162 (P)
          Arrival:=         20.143             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.143
     Launch Clock:-         10.162
        Data Path:-          0.321
            Slack:=          9.660
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.321   10.483  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/B      -      B      F     AND2X1          1  0.105   0.000   10.483  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.142   20.143  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST24/g13/A  -      A     R     AND2X1         75  0.134   0.024   20.143  
#-------------------------------------------------------------------------------------------------------
Path 34: MET (9.661 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.140 (P)          0.157 (P)
          Arrival:=         20.140             10.157
 
Clock Gating Setup:-         0.000
    Required Time:=         20.140
     Launch Clock:-         10.157
        Data Path:-          0.322
            Slack:=          9.661
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.156   10.157  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.322   10.479  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/B      -      B      F     AND2X1          1  0.106   0.000   10.479  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.139   20.140  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST11/g13/A  -      A     R     AND2X1         75  0.133   0.021   20.140  
#-------------------------------------------------------------------------------------------------------
Path 35: MET (9.662 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.141 (P)          0.156 (P)
          Arrival:=         20.141             10.156
 
Clock Gating Setup:-         0.000
    Required Time:=         20.141
     Launch Clock:-         10.156
        Data Path:-          0.324
            Slack:=          9.662
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.155   10.156  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.124   0.324   10.480  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/B      -      B      F     AND2X1          1  0.108   0.000   10.480  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.140   20.141  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST20/g13/A  -      A     R     AND2X1         75  0.134   0.022   20.141  
#-------------------------------------------------------------------------------------------------------
Path 36: MET (9.662 ns) Clock Gating Setup Check with Pin CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.143 (P)          0.162 (P)
          Arrival:=         20.143             10.162
 
Clock Gating Setup:-         0.000
    Required Time:=         20.143
     Launch Clock:-         10.162
        Data Path:-          0.319
            Slack:=          9.662
     Timing Path:

#------------------------------------------------------------------------------------------------------------
# Timing Point                                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                       (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------
  CLK                                           -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                           -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                                  -      A->Q   F     BUX20          75  0.160   0.161   10.162  
  CLK__L1_N0                                    -      -      -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.125   0.319   10.481  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/B      -      B      F     AND2X1          1  0.103   0.000   10.481  
#------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------
# Timing Point                              Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                  (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------
  CLK                                       -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                                       -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                              -      A->Q  R     BUX20          75  0.160   0.142   20.143  
  CLK__L1_N0                                -      -     -     (net)          75      -       -        -  
  CPU_REGS_regs_hi_RC_CG_HIER_INST26/g13/A  -      A     R     AND2X1         75  0.134   0.024   20.143  
#-------------------------------------------------------------------------------------------------------
Path 37: MET (9.670 ns) Clock Gating Setup Check with Pin CPU_REGS_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) CPU_REGS_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) CLK
         Endpoint:(F) CPU_REGS_RC_CG_HIER_INST10/g13/B
            Clock:(R) CLK
 
                           Capture             Launch
       Clock Edge:+         20.000             10.000
      Src Latency:+          0.000              0.000
      Net Latency:+          0.135 (P)          0.154 (P)
          Arrival:=         20.135             10.154
 
Clock Gating Setup:-         0.000
    Required Time:=         20.135
     Launch Clock:-         10.154
        Data Path:-          0.312
            Slack:=          9.670
     Timing Path:

#----------------------------------------------------------------------------------------------------
# Timing Point                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                               (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------
  CLK                                   -      CLK    F     (arrival)       1  0.160   0.001   10.001  
  CLK                                   -      -      -     (net)           1      -       -        -  
  CLK__L1_I0/Q                          -      A->Q   F     BUX20          75  0.160   0.153   10.154  
  CLK__L1_N0                            -      -      -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q  F     DLLQX1          1  0.122   0.312   10.466  
  CPU_REGS_RC_CG_HIER_INST10/enl        -      -      -     (net)           1      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/B      -      B      F     AND2X1          1  0.096   0.000   10.466  
#----------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                      Flags  Arc   Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  CLK                               -      CLK   R     (arrival)       1  0.160   0.001   20.001  
  CLK                               -      -     -     (net)           1      -       -        -  
  CLK__L1_I0/Q                      -      A->Q  R     BUX20          75  0.160   0.134   20.135  
  CLK__L1_N0                        -      -     -     (net)          75      -       -        -  
  CPU_REGS_RC_CG_HIER_INST10/g13/A  -      A     R     AND2X1         75  0.131   0.016   20.135  
#-----------------------------------------------------------------------------------------------

