<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1862744a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1862744a.v</a>
defines: 
time_elapsed: 0.119s
ram usage: 10628 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1862744a.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1862744a.v</a>
module main;
	reg pass = 1&#39;b1;
	reg v1 = 1&#39;b0;
	reg v2 = 1&#39;b0;
	reg v3 = 1&#39;b0;
	reg v4 = 1&#39;b0;
	reg v5 = 1&#39;b0;
	reg v6 = 1&#39;b0;
	reg v7 = 1&#39;b0;
	reg v8 = 1&#39;b0;
	reg v9 = 1&#39;b0;
	reg v10 = 1&#39;b0;
	reg v11 = 1&#39;b0;
	reg v12 = 1&#39;b0;
	reg cond = 1&#39;b1;
	reg [1:0] cval = 2&#39;b00;
	always #(1) v1 = 1&#39;b1;
	always v2 = #(1) 1&#39;b1;
	always #(1) v3 = 1&#39;b1;
	always #(1) v4 = 1&#39;b1;
	always if (cond)
		#(1) v5 = 1&#39;b1;
	else
		#(1) v5 = 1&#39;b0;
	always #(1) v6 = 1&#39;b1;
	always begin
		#(1)
			;
		v7 = 1&#39;b1;
	end
	always begin
		#(0)
			;
		#(1) v8 = 1&#39;b1;
	end
	always begin
		if (cond)
			#(1) v9 = 1&#39;b0;
		else
			v9 = 1&#39;b0;
		#(1) v9 = 1&#39;b1;
	end
	always repeat (1) #(1) v10 = 1&#39;b1;
	always case (cval)
		2&#39;b00:
			#(1) v11 = 1&#39;b1;
		2&#39;b01:
			#(1) v11 = 1&#39;bx;
		default:
			#(1) v11 = 1&#39;bz;
	endcase
	task definite_delay;
		
		#(1) v12 = 1&#39;b1;
	endtask
	always definite_delay;
	initial begin
		#(3)
			;
		if (v1 != 1&#39;b1) begin
			$display(&#34;Failed delayed assignment.&#34;);
			pass = 1&#39;b0;
		end
		if (v2 != 1&#39;b1) begin
			$display(&#34;Failed intra-assignment delay.&#34;);
			pass = 1&#39;b0;
		end
		if (v3 != 1&#39;b1) begin
			$display(&#34;Failed simple if statement.&#34;);
			pass = 1&#39;b0;
		end
		if (v4 != 1&#39;b1) begin
			$display(&#34;Failed constant if/else statement.&#34;);
			pass = 1&#39;b0;
		end
		if (v5 != 1&#39;b1) begin
			$display(&#34;Failed if/else statement.&#34;);
			pass = 1&#39;b0;
		end
		if (v6 != 1&#39;b1) begin
			$display(&#34;Failed block (1).&#34;);
			pass = 1&#39;b0;
		end
		if (v7 != 1&#39;b1) begin
			$display(&#34;Failed block (2).&#34;);
			pass = 1&#39;b0;
		end
		if (v8 != 1&#39;b1) begin
			$display(&#34;Failed block (3).&#34;);
			pass = 1&#39;b0;
		end
		if (v9 != 1&#39;b1) begin
			$display(&#34;Failed block (4).&#34;);
			pass = 1&#39;b0;
		end
		if (v10 != 1&#39;b1) begin
			$display(&#34;Failed repeat.&#34;);
			pass = 1&#39;b0;
		end
		if (v11 != 1&#39;b1) begin
			$display(&#34;Failed case.&#34;);
			pass = 1&#39;b0;
		end
		if (v12 != 1&#39;b1) begin
			$display(&#34;Failed task.&#34;);
			pass = 1&#39;b0;
		end
		if (pass)
			$display(&#34;PASSED&#34;);
		$finish;
	end
endmodule

</pre>
</body>