

================================================================
== Vitis HLS Report for 'fir_optimized'
================================================================
* Date:           Wed Oct  1 18:58:36 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fir_optimized
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.923 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.92>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%input_r_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %input_r" [../HLS/symmetrical_fir_filter.cpp:9]   --->   Operation 8 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_45" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 9 'load' 'fir_optimized_int_int_shift_reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_4 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_44" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 10 'load' 'fir_optimized_int_int_shift_reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_4, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_45" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 11 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_5 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_43" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 12 'load' 'fir_optimized_int_int_shift_reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_5, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_44" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 13 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_6 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_42" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 14 'load' 'fir_optimized_int_int_shift_reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_6, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_43" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 15 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_7 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_41" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 16 'load' 'fir_optimized_int_int_shift_reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_7, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_42" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 17 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_40_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 18 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_40_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_41" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 19 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_39_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 20 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_39_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 21 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_38_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 22 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_38_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 23 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_37_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 24 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_37_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 25 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_36_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 26 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_36_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 27 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_8 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_35" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 28 'load' 'fir_optimized_int_int_shift_reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_8, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 29 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_9 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_34" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 30 'load' 'fir_optimized_int_int_shift_reg_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_9, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_35" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 31 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_10 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_33" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 32 'load' 'fir_optimized_int_int_shift_reg_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_10, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_34" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 33 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_11 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_32" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 34 'load' 'fir_optimized_int_int_shift_reg_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_11, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_33" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 35 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_12 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_31" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 36 'load' 'fir_optimized_int_int_shift_reg_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_12, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_32" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 37 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_30_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 38 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_31" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 39 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_29_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 40 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 41 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_28_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 42 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 43 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_27_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 44 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 45 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_26_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 46 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 47 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_13 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_25" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 48 'load' 'fir_optimized_int_int_shift_reg_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_13, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 49 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_14 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_24" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 50 'load' 'fir_optimized_int_int_shift_reg_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_14, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_25" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 51 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_15 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_23" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 52 'load' 'fir_optimized_int_int_shift_reg_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_15, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_24" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 53 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_16 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_22" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 54 'load' 'fir_optimized_int_int_shift_reg_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_16, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_23" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 55 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_17 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_21" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 56 'load' 'fir_optimized_int_int_shift_reg_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_17, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_22" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 57 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_20_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 58 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_21" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 59 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_19_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 60 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 61 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_18_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 62 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 63 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_17_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 64 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 65 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_16_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 66 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 67 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_18 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 68 'load' 'fir_optimized_int_int_shift_reg_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_18, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 69 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_19 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 70 'load' 'fir_optimized_int_int_shift_reg_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_19, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 71 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_20 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 72 'load' 'fir_optimized_int_int_shift_reg_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_20, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 73 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_21 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 74 'load' 'fir_optimized_int_int_shift_reg_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_21, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 75 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_22 = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 76 'load' 'fir_optimized_int_int_shift_reg_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_22, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 77 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%p_ZZ13fir_optimizedPiiE9shift_reg_10_load = load i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 78 'load' 'p_ZZ13fir_optimizedPiiE9shift_reg_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 79 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_9_load = load i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 80 'load' 'fir_optimized_int_int_shift_reg_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_9_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 81 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_8_load = load i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 82 'load' 'fir_optimized_int_int_shift_reg_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_8_load, i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 83 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_7_load = load i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 84 'load' 'fir_optimized_int_int_shift_reg_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_7_load, i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 85 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_6_load = load i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 86 'load' 'fir_optimized_int_int_shift_reg_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_6_load, i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 87 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_5_load = load i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 88 'load' 'fir_optimized_int_int_shift_reg_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_5_load, i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 89 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_4_load = load i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 90 'load' 'fir_optimized_int_int_shift_reg_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_4_load, i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 91 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_3_load = load i32 %fir_optimized_int_int_shift_reg_3" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 92 'load' 'fir_optimized_int_int_shift_reg_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_3_load, i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 93 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_2_load = load i32 %fir_optimized_int_int_shift_reg_2" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 94 'load' 'fir_optimized_int_int_shift_reg_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_2_load, i32 %fir_optimized_int_int_shift_reg_3" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 95 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_1_load = load i32 %fir_optimized_int_int_shift_reg_1" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 96 'load' 'fir_optimized_int_int_shift_reg_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_1_load, i32 %fir_optimized_int_int_shift_reg_2" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 97 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%fir_optimized_int_int_shift_reg_load = load i32 %fir_optimized_int_int_shift_reg" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 98 'load' 'fir_optimized_int_int_shift_reg_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%store_ln34 = store i32 %fir_optimized_int_int_shift_reg_load, i32 %fir_optimized_int_int_shift_reg_1" [../HLS/symmetrical_fir_filter.cpp:34]   --->   Operation 99 'store' 'store_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%store_ln36 = store i32 %input_r_read, i32 %fir_optimized_int_int_shift_reg" [../HLS/symmetrical_fir_filter.cpp:36]   --->   Operation 100 'store' 'store_ln36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (2.55ns)   --->   "%add_ln49 = add i32 %fir_optimized_int_int_shift_reg_21, i32 %fir_optimized_int_int_shift_reg_11" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 101 'add' 'add_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (2.55ns)   --->   "%add_ln49_1 = add i32 %fir_optimized_int_int_shift_reg_22, i32 %fir_optimized_int_int_shift_reg_10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 102 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln49_2 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_10_load, i32 %fir_optimized_int_int_shift_reg_9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 103 'add' 'add_ln49_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (2.55ns)   --->   "%add_ln49_3 = add i32 %fir_optimized_int_int_shift_reg_9_load, i32 %fir_optimized_int_int_shift_reg_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 104 'add' 'add_ln49_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (2.55ns)   --->   "%add_ln49_4 = add i32 %fir_optimized_int_int_shift_reg_8_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_36_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 105 'add' 'add_ln49_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (2.55ns)   --->   "%add_ln49_5 = add i32 %fir_optimized_int_int_shift_reg_7_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_37_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 106 'add' 'add_ln49_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (2.55ns)   --->   "%add_ln49_6 = add i32 %fir_optimized_int_int_shift_reg_6_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_38_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 107 'add' 'add_ln49_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (2.55ns)   --->   "%add_ln49_7 = add i32 %fir_optimized_int_int_shift_reg_5_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_39_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 108 'add' 'add_ln49_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (2.55ns)   --->   "%add_ln49_8 = add i32 %fir_optimized_int_int_shift_reg_4_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_40_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 109 'add' 'add_ln49_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (2.55ns)   --->   "%add_ln49_9 = add i32 %fir_optimized_int_int_shift_reg_3_load, i32 %fir_optimized_int_int_shift_reg_7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 110 'add' 'add_ln49_9' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (2.55ns)   --->   "%add_ln49_10 = add i32 %fir_optimized_int_int_shift_reg_2_load, i32 %fir_optimized_int_int_shift_reg_6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 111 'add' 'add_ln49_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (2.55ns)   --->   "%add_ln49_11 = add i32 %fir_optimized_int_int_shift_reg_1_load, i32 %fir_optimized_int_int_shift_reg_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 112 'add' 'add_ln49_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (2.55ns)   --->   "%add_ln49_12 = add i32 %fir_optimized_int_int_shift_reg, i32 %input_r_read" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 113 'add' 'add_ln49_12' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (2.55ns)   --->   "%add_ln49_13 = add i32 %fir_optimized_int_int_shift_reg_load, i32 %fir_optimized_int_int_shift_reg_4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 114 'add' 'add_ln49_13' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln49_6 = shl i32 %add_ln49_3, i32 10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 115 'shl' 'shl_ln49_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%shl_ln49_7 = shl i32 %add_ln49_3, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 116 'shl' 'shl_ln49_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_3 = sub i32 %shl_ln49_6, i32 %shl_ln49_7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 117 'sub' 'sub_ln49_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln49_8 = shl i32 %add_ln49_3, i32 5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 118 'shl' 'shl_ln49_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_4 = sub i32 %sub_ln49_3, i32 %shl_ln49_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 119 'sub' 'sub_ln49_4' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 120 [1/1] (2.55ns)   --->   "%add_ln49_14 = add i32 %fir_optimized_int_int_shift_reg_17, i32 %fir_optimized_int_int_shift_reg_15" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 120 'add' 'add_ln49_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (2.55ns)   --->   "%add_ln49_15 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_20_load, i32 %fir_optimized_int_int_shift_reg_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 121 'add' 'add_ln49_15' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (2.55ns)   --->   "%add_ln49_16 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_19_load, i32 %fir_optimized_int_int_shift_reg_13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 122 'add' 'add_ln49_16' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (2.55ns)   --->   "%add_ln49_17 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_18_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_26_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 123 'add' 'add_ln49_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (2.55ns)   --->   "%add_ln49_18 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_17_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_27_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 124 'add' 'add_ln49_18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (2.55ns)   --->   "%add_ln49_19 = add i32 %p_ZZ13fir_optimizedPiiE9shift_reg_16_load, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_28_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 125 'add' 'add_ln49_19' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (2.55ns)   --->   "%add_ln49_20 = add i32 %fir_optimized_int_int_shift_reg_18, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_29_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 126 'add' 'add_ln49_20' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (2.55ns)   --->   "%add_ln49_21 = add i32 %fir_optimized_int_int_shift_reg_19, i32 %p_ZZ13fir_optimizedPiiE9shift_reg_30_load" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 127 'add' 'add_ln49_21' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (2.55ns)   --->   "%add_ln49_22 = add i32 %fir_optimized_int_int_shift_reg_20, i32 %fir_optimized_int_int_shift_reg_12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 128 'add' 'add_ln49_22' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%shl_ln49_27 = shl i32 %add_ln49_14, i32 5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 129 'shl' 'shl_ln49_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%shl_ln49_28 = shl i32 %add_ln49_14, i32 3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 130 'shl' 'shl_ln49_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_13 = sub i32 %shl_ln49_27, i32 %shl_ln49_28" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 131 'sub' 'sub_ln49_13' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 132 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_54 = add i32 %sub_ln49_13, i32 %add_ln49_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 132 'add' 'add_ln49_54' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln49_31 = shl i32 %add_ln49_16, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 133 'shl' 'shl_ln49_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln49_32 = shl i32 %add_ln49_16, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 134 'shl' 'shl_ln49_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_15 = sub i32 %shl_ln49_31, i32 %shl_ln49_32" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 135 'sub' 'sub_ln49_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 136 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_16 = sub i32 %sub_ln49_15, i32 %add_ln49_16" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 136 'sub' 'sub_ln49_16' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 6.92>
ST_2 : Operation 137 [2/2] (6.91ns)   --->   "%mul_ln49 = mul i32 %add_ln49, i32 4294967050" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 137 'mul' 'mul_ln49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln49_9 = shl i32 %add_ln49_3, i32 3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 138 'shl' 'shl_ln49_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_46 = add i32 %sub_ln49_4, i32 %shl_ln49_9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 139 'add' 'add_ln49_46' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%shl_ln49_10 = shl i32 %add_ln49_3, i32 1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 140 'shl' 'shl_ln49_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_5 = sub i32 %add_ln49_46, i32 %shl_ln49_10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 141 'sub' 'sub_ln49_5' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 142 [2/2] (6.91ns)   --->   "%mul_ln49_1 = mul i32 %add_ln49_5, i32 4294967182" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 142 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [2/2] (6.91ns)   --->   "%mul_ln49_2 = mul i32 %add_ln49_6, i32 4294966392" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 143 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [2/2] (6.91ns)   --->   "%mul_ln49_4 = mul i32 %add_ln49_8, i32 4294965955" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 144 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [2/2] (6.91ns)   --->   "%mul_ln49_5 = mul i32 %add_ln49_9, i32 4294967001" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 145 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_7)   --->   "%shl_ln49_13 = shl i32 %add_ln49_10, i32 11" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 146 'shl' 'shl_ln49_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_7)   --->   "%shl_ln49_14 = shl i32 %add_ln49_10, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 147 'shl' 'shl_ln49_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_7 = sub i32 %shl_ln49_13, i32 %shl_ln49_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 148 'sub' 'sub_ln49_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln49_15 = shl i32 %add_ln49_10, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 149 'shl' 'shl_ln49_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_47 = add i32 %sub_ln49_7, i32 %shl_ln49_15" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 150 'add' 'add_ln49_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln49_16 = shl i32 %add_ln49_10, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 151 'shl' 'shl_ln49_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_48 = add i32 %add_ln49_47, i32 %shl_ln49_16" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 152 'add' 'add_ln49_48' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_10)   --->   "%shl_ln49_21 = shl i32 %add_ln49_12, i32 13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 153 'shl' 'shl_ln49_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_10)   --->   "%shl_ln49_22 = shl i32 %add_ln49_12, i32 10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 154 'shl' 'shl_ln49_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_10 = sub i32 %shl_ln49_21, i32 %shl_ln49_22" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 155 'sub' 'sub_ln49_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%shl_ln49_23 = shl i32 %add_ln49_12, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 156 'shl' 'shl_ln49_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_51 = add i32 %sub_ln49_10, i32 %shl_ln49_23" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 157 'add' 'add_ln49_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_52 = add i32 %add_ln49_51, i32 %add_ln49_12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 158 'add' 'add_ln49_52' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_14)   --->   "%shl_ln49_29 = shl i32 %add_ln49_15, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 159 'shl' 'shl_ln49_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_14)   --->   "%shl_ln49_30 = shl i32 %add_ln49_15, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 160 'shl' 'shl_ln49_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_14 = sub i32 %shl_ln49_29, i32 %shl_ln49_30" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 161 'sub' 'sub_ln49_14' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_17)   --->   "%shl_ln49_33 = shl i32 %add_ln49_17, i32 5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 162 'shl' 'shl_ln49_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_17)   --->   "%shl_ln49_34 = shl i32 %add_ln49_17, i32 3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 163 'shl' 'shl_ln49_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_17 = sub i32 %shl_ln49_33, i32 %shl_ln49_34" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 164 'sub' 'sub_ln49_17' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [2/2] (6.91ns)   --->   "%mul_ln49_7 = mul i32 %add_ln49_20, i32 4294966843" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 165 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [2/2] (6.91ns)   --->   "%mul_ln49_8 = mul i32 %add_ln49_21, i32 4294966727" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 166 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_24 = add i32 %sub_ln49_16, i32 %sub_ln49_17" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 167 'add' 'add_ln49_24' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 168 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_25 = add i32 %add_ln49_24, i32 %sub_ln49_14" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 168 'add' 'add_ln49_25' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 6.92>
ST_3 : Operation 169 [1/2] (6.91ns)   --->   "%mul_ln49 = mul i32 %add_ln49, i32 4294967050" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 169 'mul' 'mul_ln49' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49)   --->   "%shl_ln49 = shl i32 %add_ln49_1, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 170 'shl' 'shl_ln49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49)   --->   "%shl_ln49_1 = shl i32 %add_ln49_1, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 171 'shl' 'shl_ln49_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49 = sub i32 %shl_ln49, i32 %shl_ln49_1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 172 'sub' 'sub_ln49' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln49_2 = shl i32 %add_ln49_1, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 173 'shl' 'shl_ln49_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_1 = sub i32 %sub_ln49, i32 %shl_ln49_2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 174 'sub' 'sub_ln49_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%shl_ln49_3 = shl i32 %add_ln49_1, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 175 'shl' 'shl_ln49_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_2 = sub i32 %sub_ln49_1, i32 %shl_ln49_3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 176 'sub' 'sub_ln49_2' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%shl_ln49_4 = shl i32 %add_ln49_2, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 177 'shl' 'shl_ln49_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%shl_ln49_5 = shl i32 %add_ln49_2, i32 6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 178 'shl' 'shl_ln49_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_45 = add i32 %shl_ln49_4, i32 %shl_ln49_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 179 'add' 'add_ln49_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 180 [1/2] (6.91ns)   --->   "%mul_ln49_1 = mul i32 %add_ln49_5, i32 4294967182" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 180 'mul' 'mul_ln49_1' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/2] (6.91ns)   --->   "%mul_ln49_2 = mul i32 %add_ln49_6, i32 4294966392" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 181 'mul' 'mul_ln49_2' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [2/2] (6.91ns)   --->   "%mul_ln49_3 = mul i32 %add_ln49_7, i32 4294965840" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 182 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/2] (6.91ns)   --->   "%mul_ln49_4 = mul i32 %add_ln49_8, i32 4294965955" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 183 'mul' 'mul_ln49_4' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/2] (6.91ns)   --->   "%mul_ln49_5 = mul i32 %add_ln49_9, i32 4294967001" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 184 'mul' 'mul_ln49_5' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%shl_ln49_17 = shl i32 %add_ln49_10, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 185 'shl' 'shl_ln49_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_49 = add i32 %add_ln49_48, i32 %shl_ln49_17" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 186 'add' 'add_ln49_49' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_8 = sub i32 %add_ln49_49, i32 %add_ln49_10" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 187 'sub' 'sub_ln49_8' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%shl_ln49_18 = shl i32 %add_ln49_11, i32 12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 188 'shl' 'shl_ln49_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%shl_ln49_19 = shl i32 %add_ln49_11, i32 7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 189 'shl' 'shl_ln49_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_9 = sub i32 %shl_ln49_18, i32 %shl_ln49_19" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 190 'sub' 'sub_ln49_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln49_20 = shl i32 %add_ln49_11, i32 4" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 191 'shl' 'shl_ln49_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_50 = add i32 %sub_ln49_9, i32 %shl_ln49_20" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 192 'add' 'add_ln49_50' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_11)   --->   "%shl_ln49_24 = shl i32 %add_ln49_13, i32 13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 193 'shl' 'shl_ln49_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_11)   --->   "%shl_ln49_25 = shl i32 %add_ln49_13, i32 11" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 194 'shl' 'shl_ln49_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_11 = sub i32 %shl_ln49_24, i32 %shl_ln49_25" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 195 'sub' 'sub_ln49_11' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%shl_ln49_26 = shl i32 %add_ln49_13, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 196 'shl' 'shl_ln49_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_12 = sub i32 %sub_ln49_11, i32 %shl_ln49_26" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 197 'sub' 'sub_ln49_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_53 = add i32 %sub_ln49_12, i32 %add_ln49_13" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 198 'add' 'add_ln49_53' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [2/2] (6.91ns)   --->   "%mul_ln49_6 = mul i32 %add_ln49_18, i32 4294967212" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 199 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/2] (6.91ns)   --->   "%mul_ln49_7 = mul i32 %add_ln49_20, i32 4294966843" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 200 'mul' 'mul_ln49_7' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/2] (6.91ns)   --->   "%mul_ln49_8 = mul i32 %add_ln49_21, i32 4294966727" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 201 'mul' 'mul_ln49_8' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%shl_ln49_37 = shl i32 %add_ln49_22, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 202 'shl' 'shl_ln49_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_20 = sub i32 0, i32 %shl_ln49_37" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 203 'sub' 'sub_ln49_20' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln49_38 = shl i32 %add_ln49_22, i32 1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 204 'shl' 'shl_ln49_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%sub_ln49_21 = sub i32 %sub_ln49_20, i32 %shl_ln49_38" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 205 'sub' 'sub_ln49_21' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_23 = add i32 %add_ln49_54, i32 %add_ln49_52" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 206 'add' 'add_ln49_23' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 207 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_26 = add i32 %add_ln49_25, i32 %add_ln49_23" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 207 'add' 'add_ln49_26' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 208 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_33 = add i32 %add_ln49_45, i32 %sub_ln49_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 208 'add' 'add_ln49_33' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.92>
ST_4 : Operation 209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_44 = add i32 %sub_ln49_2, i32 %add_ln49_1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 209 'add' 'add_ln49_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_6)   --->   "%shl_ln49_11 = shl i32 %add_ln49_4, i32 9" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 210 'shl' 'shl_ln49_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_6)   --->   "%shl_ln49_12 = shl i32 %add_ln49_4, i32 1" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 211 'shl' 'shl_ln49_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_6 = sub i32 %shl_ln49_11, i32 %shl_ln49_12" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 212 'sub' 'sub_ln49_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 213 [1/2] (6.91ns)   --->   "%mul_ln49_3 = mul i32 %add_ln49_7, i32 4294965840" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 213 'mul' 'mul_ln49_3' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 214 [1/2] (6.91ns)   --->   "%mul_ln49_6 = mul i32 %add_ln49_18, i32 4294967212" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 214 'mul' 'mul_ln49_6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node sub_ln49_18)   --->   "%shl_ln49_35 = shl i32 %add_ln49_19, i32 8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 215 'shl' 'shl_ln49_35' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln49_18 = sub i32 0, i32 %shl_ln49_35" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 216 'sub' 'sub_ln49_18' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%shl_ln49_36 = shl i32 %add_ln49_19, i32 2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 217 'shl' 'shl_ln49_36' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln49_19 = sub i32 %sub_ln49_18, i32 %shl_ln49_36" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 218 'sub' 'sub_ln49_19' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 219 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_27 = add i32 %sub_ln49_19, i32 %mul_ln49_7" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 219 'add' 'add_ln49_27' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_29 = add i32 %sub_ln49_21, i32 %mul_ln49" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 220 'add' 'add_ln49_29' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 221 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_30 = add i32 %add_ln49_29, i32 %mul_ln49_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 221 'add' 'add_ln49_30' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 222 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_34 = add i32 %add_ln49_33, i32 %add_ln49_44" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 222 'add' 'add_ln49_34' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_35 = add i32 %mul_ln49_1, i32 %mul_ln49_2" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 223 'add' 'add_ln49_35' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 224 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_36 = add i32 %add_ln49_35, i32 %sub_ln49_6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 224 'add' 'add_ln49_36' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 225 [1/1] (2.55ns)   --->   "%add_ln49_38 = add i32 %mul_ln49_4, i32 %mul_ln49_5" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 225 'add' 'add_ln49_38' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_40 = add i32 %add_ln49_50, i32 %add_ln49_53" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 226 'add' 'add_ln49_40' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 227 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_41 = add i32 %add_ln49_40, i32 %sub_ln49_8" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 227 'add' 'add_ln49_41' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 228 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_28 = add i32 %add_ln49_27, i32 %mul_ln49_6" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 228 'add' 'add_ln49_28' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 229 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_31 = add i32 %add_ln49_30, i32 %add_ln49_28" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 229 'add' 'add_ln49_31' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 230 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_39 = add i32 %add_ln49_38, i32 %mul_ln49_3" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 230 'add' 'add_ln49_39' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 231 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_42 = add i32 %add_ln49_41, i32 %add_ln49_39" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 231 'add' 'add_ln49_42' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_37 = add i32 %add_ln49_36, i32 %add_ln49_34" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 232 'add' 'add_ln49_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 233 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln49_43 = add i32 %add_ln49_42, i32 %add_ln49_37" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 233 'add' 'add_ln49_43' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 234 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty" [../HLS/symmetrical_fir_filter.cpp:40]   --->   Operation 234 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 235 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../HLS/symmetrical_fir_filter.cpp:9]   --->   Operation 235 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 236 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %output_r"   --->   Operation 236 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 237 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 237 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 238 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %input_r"   --->   Operation 238 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 239 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_r, void @empty_0, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 239 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 240 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln49_32 = add i32 %add_ln49_31, i32 %add_ln49_26" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 240 'add' 'add_ln49_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 241 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%acc = add i32 %add_ln49_43, i32 %add_ln49_32" [../HLS/symmetrical_fir_filter.cpp:49]   --->   Operation 241 'add' 'acc' <Predicate = true> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln58 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %output_r, i32 %acc" [../HLS/symmetrical_fir_filter.cpp:58]   --->   Operation 242 'write' 'write_ln58' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [../HLS/symmetrical_fir_filter.cpp:59]   --->   Operation 243 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.923ns
The critical path consists of the following:
	'load' operation 32 bit ('fir_optimized_int_int_shift_reg_8', ../HLS/symmetrical_fir_filter.cpp:34) on static variable 'p_ZZ13fir_optimizedPiiE9shift_reg_35' [75]  (0.000 ns)
	'add' operation 32 bit ('add_ln49_3', ../HLS/symmetrical_fir_filter.cpp:49) [151]  (2.552 ns)
	'shl' operation 32 bit ('shl_ln49_6', ../HLS/symmetrical_fir_filter.cpp:49) [174]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln49_3', ../HLS/symmetrical_fir_filter.cpp:49) [176]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln49_4', ../HLS/symmetrical_fir_filter.cpp:49) [178]  (4.371 ns)

 <State 2>: 6.923ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln49_13', ../HLS/symmetrical_fir_filter.cpp:49) [191]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln49_7', ../HLS/symmetrical_fir_filter.cpp:49) [193]  (2.552 ns)
	'add' operation 32 bit ('add_ln49_47', ../HLS/symmetrical_fir_filter.cpp:49) [195]  (0.000 ns)
	'add' operation 32 bit ('add_ln49_48', ../HLS/symmetrical_fir_filter.cpp:49) [197]  (4.371 ns)

 <State 3>: 6.923ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln49', ../HLS/symmetrical_fir_filter.cpp:49) [163]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln49', ../HLS/symmetrical_fir_filter.cpp:49) [165]  (2.552 ns)
	'sub' operation 32 bit ('sub_ln49_1', ../HLS/symmetrical_fir_filter.cpp:49) [167]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln49_2', ../HLS/symmetrical_fir_filter.cpp:49) [169]  (4.371 ns)

 <State 4>: 6.923ns
The critical path consists of the following:
	'shl' operation 32 bit ('shl_ln49_35', ../HLS/symmetrical_fir_filter.cpp:49) [242]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln49_18', ../HLS/symmetrical_fir_filter.cpp:49) [243]  (2.552 ns)
	'sub' operation 32 bit ('sub_ln49_19', ../HLS/symmetrical_fir_filter.cpp:49) [245]  (0.000 ns)
	'add' operation 32 bit ('add_ln49_27', ../HLS/symmetrical_fir_filter.cpp:49) [256]  (4.371 ns)

 <State 5>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln49_28', ../HLS/symmetrical_fir_filter.cpp:49) [257]  (0.000 ns)
	'add' operation 32 bit ('add_ln49_31', ../HLS/symmetrical_fir_filter.cpp:49) [260]  (4.371 ns)

 <State 6>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln49_37', ../HLS/symmetrical_fir_filter.cpp:49) [266]  (0.000 ns)
	'add' operation 32 bit ('add_ln49_43', ../HLS/symmetrical_fir_filter.cpp:49) [272]  (4.371 ns)

 <State 7>: 4.371ns
The critical path consists of the following:
	'add' operation 32 bit ('add_ln49_32', ../HLS/symmetrical_fir_filter.cpp:49) [261]  (0.000 ns)
	'add' operation 32 bit ('acc', ../HLS/symmetrical_fir_filter.cpp:49) [273]  (4.371 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
