Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Oct  5 17:28:46 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -file obj/post_route_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (63)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (21)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (63)
-------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: valid_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (21)
-------------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.007        0.000                      0                  929        0.045        0.000                      0                  929        3.020        0.000                       0                   926  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
gclk   {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                0.007        0.000                      0                  929        0.045        0.000                      0                  929        3.020        0.000                       0                   926  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (required time - arrival time)
  Source:                 uut/divisor_reg[23][0]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/p_reg[25][28]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        9.892ns  (logic 5.549ns (56.096%)  route 4.343ns (43.904%))
  Logic Levels:           24  (CARRY4=20 LUT2=1 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.565     5.073    uut/clk_100mhz_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  uut/divisor_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.529 r  uut/divisor_reg[23][0]/Q
                         net (fo=7, routed)           1.107     6.636    uut/divisor_reg[23]_23[0]
    SLICE_X39Y47         LUT4 (Prop_lut4_I1_O)        0.124     6.760 r  uut/dividend_reg[29][5]_srl3_i_36/O
                         net (fo=1, routed)           0.000     6.760    uut/dividend_reg[29][5]_srl3_i_36_n_0
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.292 r  uut/dividend_reg[29][5]_srl3_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.292    uut/dividend_reg[29][5]_srl3_i_20_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.406 r  uut/dividend_reg[29][5]_srl3_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.406    uut/dividend_reg[29][5]_srl3_i_11_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.520 r  uut/dividend_reg[29][5]_srl3_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.520    uut/dividend_reg[29][5]_srl3_i_2_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.634 r  uut/dividend_reg[29][5]_srl3_i_1/CO[3]
                         net (fo=33, routed)          1.200     8.834    uut/dividend_reg[29][5]_srl3_i_1_n_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I2_O)        0.124     8.958 r  uut/p[25][6]_i_9/O
                         net (fo=1, routed)           0.000     8.958    uut/p[25][6]_i_9_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.491 r  uut/p_reg[25][6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.491    uut/p_reg[25][6]_i_2_n_0
    SLICE_X38Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.608 r  uut/p_reg[25][10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.608    uut/p_reg[25][10]_i_2_n_0
    SLICE_X38Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.725 r  uut/p_reg[25][14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.725    uut/p_reg[25][14]_i_2_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.842 r  uut/p_reg[25][18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.842    uut/p_reg[25][18]_i_2_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.959 r  uut/p_reg[25][22]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.960    uut/p_reg[25][22]_i_2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.077 r  uut/p_reg[25][26]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.077    uut/p_reg[25][26]_i_2_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.400 f  uut/p_reg[25][30]_i_3/O[1]
                         net (fo=4, routed)           0.852    11.252    uut/p_reg[25][30]_i_3_n_6
    SLICE_X39Y46         LUT2 (Prop_lut2_I1_O)        0.306    11.558 r  uut/dividend_reg[29][4]_srl3_i_10/O
                         net (fo=1, routed)           0.000    11.558    uut/dividend_reg[29][4]_srl3_i_10_n_0
    SLICE_X39Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.090 r  uut/dividend_reg[29][4]_srl3_i_1/CO[3]
                         net (fo=33, routed)          1.182    13.272    uut/dividend_reg[29][4]_srl3_i_1_n_0
    SLICE_X40Y43         LUT3 (Prop_lut3_I2_O)        0.124    13.396 r  uut/p[25][2]_i_4/O
                         net (fo=1, routed)           0.000    13.396    uut/p[25][2]_i_4_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.946 r  uut/p_reg[25][2]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.946    uut/p_reg[25][2]_i_1_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.060 r  uut/p_reg[25][6]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.060    uut/p_reg[25][6]_i_1_n_0
    SLICE_X40Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.174 r  uut/p_reg[25][10]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.174    uut/p_reg[25][10]_i_1_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.288 r  uut/p_reg[25][14]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.288    uut/p_reg[25][14]_i_1_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.402 r  uut/p_reg[25][18]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.402    uut/p_reg[25][18]_i_1_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.516 r  uut/p_reg[25][22]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.516    uut/p_reg[25][22]_i_1_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.630 r  uut/p_reg[25][26]_i_1/CO[3]
                         net (fo=1, routed)           0.001    14.631    uut/p_reg[25][26]_i_1_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.965 r  uut/p_reg[25][30]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.965    uut/p_reg[25][30]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  uut/p_reg[25][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=925, routed)         1.438    14.767    uut/clk_100mhz_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  uut/p_reg[25][28]/C
                         clock pessimism              0.179    14.946    
                         clock uncertainty           -0.035    14.910    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.062    14.972    uut/p_reg[25][28]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -14.965    
  -------------------------------------------------------------------
                         slack                                  0.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 uut/divisor_reg[21][8]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            uut/divisor_reg[23][8]/D
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (gclk rise@0.000ns - gclk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.170%)  route 0.238ns (62.830%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.843    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.869 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.564     1.432    uut/clk_100mhz_IBUF_BUFG
    SLICE_X31Y49         FDRE                                         r  uut/divisor_reg[21][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y49         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  uut/divisor_reg[21][8]/Q
                         net (fo=7, routed)           0.238     1.812    uut/divisor_reg[21]_22[8]
    SLICE_X37Y48         FDRE                                         r  uut/divisor_reg[23][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.085    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.114 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=925, routed)         0.833     1.946    uut/clk_100mhz_IBUF_BUFG
    SLICE_X37Y48         FDRE                                         r  uut/divisor_reg[23][8]/C
                         clock pessimism             -0.250     1.696    
    SLICE_X37Y48         FDRE (Hold_fdre_C_D)         0.070     1.766    uut/divisor_reg[23][8]
  -------------------------------------------------------------------
                         required time                         -1.766    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_100mhz_IBUF_BUFG_inst/I
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         6.000       5.020      SLICE_X56Y43   uut/dividend_reg[11][28]_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X56Y43   uut/dividend_reg[11][28]_srl6/CLK



