INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sachit_Chopra/Vivado Projects/FIFO_16x8/FIFO_16x8.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sachit_Chopra/Vivado Projects/FIFO_16x8/FIFO_16x8.srcs/sim_1/new/FIFO_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO_tb
