## 可综合设计

- 行为级建模，算法级建模
- 不一定可综合
![[Pasted image 20221018102233.png]]



- 每一行代码必须具有电路意义，能够映射成实际电路结构
- coding之前尽量把波形图画出来，再开始coding
- 不同综合器的综合子集不一样




![[Pasted image 20221018102550.png]]

![[Pasted image 20221018102747.png]]

仿真是对的，电路是错的

![[Pasted image 20221018103500.png]]

![[Pasted image 20221018103556.png]]



![[Pasted image 20221018104252.png]]







![[Pasted image 20221018105229.png]]


![[Pasted image 20221018105331.png]]
门控时钟会用锁存器


分支覆盖完全

![[Pasted image 20221018105724.png]]


![[Pasted image 20221018105806.png]]


下面a作为触发器使能信号
![[Pasted image 20221018105924.png]]

![[Pasted image 20221018110020.png]]



执行一个之后后面的不会执行，并行if都会执行，z可能多次被赋值，
![[Pasted image 20221018110548.png]]



casez和case情况


![[Pasted image 20221018111539.png]]

case里面有问号通通不支持。
![[Pasted image 20221018111604.png]]



![[Pasted image 20221018111909.png]]



晚到的信号尽量靠近输出，这样后面的也没有延迟


![[Pasted image 20221018112226.png]]



![[Pasted image 20221018112822.png]]



![[Pasted image 20221018113547.png]]

函数只能是组合逻辑
function

![[Pasted image 20221018113621.png]]


![[Pasted image 20221018113727.png]]


**避免逻辑反馈环**

O是输出也是输入

![[Pasted image 20221019163402.png]]

![[Pasted image 20221020104918.png]]


用寄存器打断。
![[Pasted image 20221020105348.png]]


![[Pasted image 20221020111028.png]]

![[Pasted image 20221020111154.png]]









