Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 31 11:21:53 2017
| Host         : FilipePc running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex3_wrapper_timing_summary_routed.rpt -rpx ex3_wrapper_timing_summary_routed.rpx
| Design       : ex3_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: ex3_i/clock_divider_1hz_0/U0/internal_clock_reg[26]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.294        0.000                      0                  203        0.168        0.000                      0                  203        4.500        0.000                       0                   108  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.294        0.000                      0                  203        0.168        0.000                      0                  203        4.500        0.000                       0                   108  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.842ns (27.117%)  route 2.263ns (72.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.533     8.439    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610    15.033    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD0_reg[1]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y93         FDRE (Setup_fdre_C_R)       -0.524    14.732    ex3_i/BinToBCD16_0/U0/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD0_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.842ns (27.117%)  route 2.263ns (72.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.533     8.439    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD0_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610    15.033    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y93         FDRE (Setup_fdre_C_R)       -0.524    14.732    ex3_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD0_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.842ns (27.117%)  route 2.263ns (72.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.533     8.439    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD0_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610    15.033    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD0_reg[3]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y93         FDRE (Setup_fdre_C_R)       -0.524    14.732    ex3_i/BinToBCD16_0/U0/BCD0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.842ns (27.117%)  route 2.263ns (72.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.533     8.439    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610    15.033    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y93         FDRE (Setup_fdre_C_R)       -0.524    14.732    ex3_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.294ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD3_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.842ns (27.117%)  route 2.263ns (72.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.533     8.439    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610    15.033    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_reg[1]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X84Y93         FDRE (Setup_fdre_C_R)       -0.524    14.732    ex3_i/BinToBCD16_0/U0/BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.294    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.842ns (26.834%)  route 2.296ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.565     8.472    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.612    15.035    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD2_reg[1]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_R)       -0.429    14.845    ex3_i/BinToBCD16_0/U0/BCD2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD4_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.842ns (26.834%)  route 2.296ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.565     8.472    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.612    15.035    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[1]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_R)       -0.429    14.845    ex3_i/BinToBCD16_0/U0/BCD4_reg[1]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD4_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.842ns (26.834%)  route 2.296ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.565     8.472    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.612    15.035    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[2]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_R)       -0.429    14.845    ex3_i/BinToBCD16_0/U0/BCD4_reg[2]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD4_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 0.842ns (26.834%)  route 2.296ns (73.166%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.035ns = ( 15.035 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.565     8.472    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.612    15.035    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[3]/C
                         clock pessimism              0.275    15.310    
                         clock uncertainty           -0.035    15.274    
    SLICE_X87Y94         FDRE (Setup_fdre_C_R)       -0.429    14.845    ex3_i/BinToBCD16_0/U0/BCD4_reg[3]
  -------------------------------------------------------------------
                         required time                         14.845    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.389ns  (required time - arrival time)
  Source:                 ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.105ns  (logic 0.842ns (27.117%)  route 2.263ns (72.883%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.334ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.731     5.334    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.419     5.753 r  ex3_i/BinToBCD16_0/U0/index_c_reg[2]/Q
                         net (fo=5, routed)           0.702     6.455    ex3_i/BinToBCD16_0/U0/index_c[2]
    SLICE_X87Y91         LUT3 (Prop_lut3_I2_O)        0.299     6.754 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=4, routed)           1.028     7.782    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y92         LUT6 (Prop_lut6_I0_O)        0.124     7.906 r  ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=20, routed)          0.533     8.439    ex3_i/BinToBCD16_0/U0/BCD4[3]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.610    15.033    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X85Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD2_reg[0]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X85Y93         FDRE (Setup_fdre_C_R)       -0.429    14.827    ex3_i/BinToBCD16_0/U0/BCD2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -8.439    
  -------------------------------------------------------------------
                         slack                                  6.389    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.042%)  route 0.087ns (31.958%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.607     1.526    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_c_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ex3_i/BinToBCD16_0/U0/BCD4_c_reg[2]/Q
                         net (fo=6, routed)           0.087     1.755    ex3_i/BinToBCD16_0/U0/BCD4_c[2]
    SLICE_X87Y94         LUT5 (Prop_lut5_I1_O)        0.045     1.800 r  ex3_i/BinToBCD16_0/U0/BCD4[1]_i_1/O
                         net (fo=1, routed)           0.000     1.800    ex3_i/BinToBCD16_0/U0/BCD4[1]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.879     2.044    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.092     1.631    ex3_i/BinToBCD16_0/U0/BCD4_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.823%)  route 0.097ns (34.177%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.607     1.526    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD2_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  ex3_i/BinToBCD16_0/U0/BCD2_c_reg[1]/Q
                         net (fo=8, routed)           0.097     1.764    ex3_i/BinToBCD16_0/U0/BCD2_c[1]
    SLICE_X87Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.809 r  ex3_i/BinToBCD16_0/U0/BCD2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.809    ex3_i/BinToBCD16_0/U0/BCD2[1]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.879     2.044    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD2_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.091     1.630    ex3_i/BinToBCD16_0/U0/BCD2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/index_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     1.525    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex3_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=68, routed)          0.120     1.786    ex3_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X87Y91         LUT4 (Prop_lut4_I1_O)        0.048     1.834 r  ex3_i/BinToBCD16_0/U0/index_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    ex3_i/BinToBCD16_0/U0/index_c[1]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     2.043    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[1]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.107     1.645    ex3_i/BinToBCD16_0/U0/index_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.998%)  route 0.140ns (43.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     1.525    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/Q
                         net (fo=8, routed)           0.140     1.807    ex3_i/BinToBCD16_0/U0/BCD3_c[1]
    SLICE_X84Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.852 r  ex3_i/BinToBCD16_0/U0/BCD3[1]_i_1/O
                         net (fo=1, routed)           0.000     1.852    ex3_i/BinToBCD16_0/U0/BCD3[1]_i_1_n_0
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     2.043    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X84Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_reg[1]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X84Y93         FDRE (Hold_fdre_C_D)         0.121     1.662    ex3_i/BinToBCD16_0/U0/BCD3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.662    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/index_c_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     1.525    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex3_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=68, routed)          0.120     1.786    ex3_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X87Y91         LUT3 (Prop_lut3_I0_O)        0.045     1.831 r  ex3_i/BinToBCD16_0/U0/index_c[0]_i_1/O
                         net (fo=1, routed)           0.000     1.831    ex3_i/BinToBCD16_0/U0/index_c[0]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     2.043    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[0]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.091     1.629    ex3_i/BinToBCD16_0/U0/index_c_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/index_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     1.525    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X86Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y91         FDRE (Prop_fdre_C_Q)         0.141     1.666 f  ex3_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=68, routed)          0.121     1.787    ex3_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X87Y91         LUT5 (Prop_lut5_I2_O)        0.045     1.832 r  ex3_i/BinToBCD16_0/U0/index_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    ex3_i/BinToBCD16_0/U0/index_c[4]_i_1_n_0
    SLICE_X87Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     2.043    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X87Y91         FDRE                                         r  ex3_i/BinToBCD16_0/U0/index_c_reg[4]/C
                         clock pessimism             -0.504     1.538    
    SLICE_X87Y91         FDRE (Hold_fdre_C_D)         0.092     1.630    ex3_i/BinToBCD16_0/U0/index_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.251ns (73.015%)  route 0.093ns (26.985%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.601     1.520    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X80Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y92         FDRE (Prop_fdre_C_Q)         0.148     1.668 r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[4]/Q
                         net (fo=1, routed)           0.093     1.761    ex3_i/BinToBCD16_0/U0/int_rg_c[4]
    SLICE_X80Y92         LUT2 (Prop_lut2_I0_O)        0.103     1.864 r  ex3_i/BinToBCD16_0/U0/int_rg_c[5]_i_1/O
                         net (fo=1, routed)           0.000     1.864    ex3_i/BinToBCD16_0/U0/int_rg_n[5]
    SLICE_X80Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.873     2.038    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X80Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[5]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X80Y92         FDRE (Hold_fdre_C_D)         0.131     1.651    ex3_i/BinToBCD16_0/U0/int_rg_c_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.998%)  route 0.140ns (43.002%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     1.525    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/Q
                         net (fo=8, routed)           0.140     1.807    ex3_i/BinToBCD16_0/U0/BCD3_c[1]
    SLICE_X85Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  ex3_i/BinToBCD16_0/U0/BCD4[0]_i_1/O
                         net (fo=1, routed)           0.000     1.852    ex3_i/BinToBCD16_0/U0/BCD4[0]_i_1_n_0
    SLICE_X85Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.878     2.043    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X85Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD4_reg[0]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X85Y93         FDRE (Hold_fdre_C_D)         0.092     1.633    ex3_i/BinToBCD16_0/U0/BCD4_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/int_rg_c_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.226ns (72.621%)  route 0.085ns (27.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.601     1.520    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X81Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y92         FDRE (Prop_fdre_C_Q)         0.128     1.648 r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[9]/Q
                         net (fo=1, routed)           0.085     1.734    ex3_i/BinToBCD16_0/U0/int_rg_c[9]
    SLICE_X81Y92         LUT2 (Prop_lut2_I0_O)        0.098     1.832 r  ex3_i/BinToBCD16_0/U0/int_rg_c[10]_i_1/O
                         net (fo=1, routed)           0.000     1.832    ex3_i/BinToBCD16_0/U0/int_rg_n[10]
    SLICE_X81Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.873     2.038    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X81Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/int_rg_c_reg[10]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X81Y92         FDRE (Hold_fdre_C_D)         0.091     1.611    ex3_i/BinToBCD16_0/U0/int_rg_c_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex3_i/BinToBCD16_0/U0/BCD3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.192ns (56.073%)  route 0.150ns (43.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.606     1.525    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X83Y93         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y93         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  ex3_i/BinToBCD16_0/U0/BCD3_c_reg[1]/Q
                         net (fo=8, routed)           0.150     1.817    ex3_i/BinToBCD16_0/U0/BCD3_c[1]
    SLICE_X85Y92         LUT5 (Prop_lut5_I1_O)        0.051     1.868 r  ex3_i/BinToBCD16_0/U0/BCD3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.868    ex3_i/BinToBCD16_0/U0/BCD3[3]_i_1_n_0
    SLICE_X85Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.877     2.042    ex3_i/BinToBCD16_0/U0/clk
    SLICE_X85Y92         FDRE                                         r  ex3_i/BinToBCD16_0/U0/BCD3_reg[3]/C
                         clock pessimism             -0.501     1.540    
    SLICE_X85Y92         FDRE (Hold_fdre_C_D)         0.107     1.647    ex3_i/BinToBCD16_0/U0/BCD3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y91    ex3_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y94    ex3_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y94    ex3_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y94    ex3_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y92    ex3_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y93    ex3_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y93    ex3_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y93    ex3_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y93    ex3_i/BinToBCD16_0/U0/BCD1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    ex3_i/EightDispControl_0/U0/div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    ex3_i/EightDispControl_0/U0/div_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    ex3_i/EightDispControl_0/U0/div_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y86    ex3_i/EightDispControl_0/U0/div_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    ex3_i/EightDispControl_0/U0/div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    ex3_i/EightDispControl_0/U0/div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    ex3_i/EightDispControl_0/U0/div_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y88    ex3_i/EightDispControl_0/U0/div_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    ex3_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y94    ex3_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y91    ex3_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y92    ex3_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    ex3_i/BinToBCD16_0/U0/BCD3_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    ex3_i/BinToBCD16_0/U0/BCD3_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    ex3_i/EightDispControl_0/U0/div_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    ex3_i/EightDispControl_0/U0/div_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    ex3_i/EightDispControl_0/U0/div_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y87    ex3_i/EightDispControl_0/U0/div_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    ex3_i/clock_divider_1hz_0/U0/internal_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    ex3_i/clock_divider_1hz_0/U0/internal_clock_reg[11]/C



