#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf4a6f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf4a880 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xf3d2d0 .functor NOT 1, L_0xf97950, C4<0>, C4<0>, C4<0>;
L_0xf97730 .functor XOR 2, L_0xf975d0, L_0xf97690, C4<00>, C4<00>;
L_0xf97840 .functor XOR 2, L_0xf97730, L_0xf977a0, C4<00>, C4<00>;
v0xf934b0_0 .net *"_ivl_10", 1 0, L_0xf977a0;  1 drivers
v0xf935b0_0 .net *"_ivl_12", 1 0, L_0xf97840;  1 drivers
v0xf93690_0 .net *"_ivl_2", 1 0, L_0xf96870;  1 drivers
v0xf93750_0 .net *"_ivl_4", 1 0, L_0xf975d0;  1 drivers
v0xf93830_0 .net *"_ivl_6", 1 0, L_0xf97690;  1 drivers
v0xf93960_0 .net *"_ivl_8", 1 0, L_0xf97730;  1 drivers
v0xf93a40_0 .net "a", 0 0, v0xf907a0_0;  1 drivers
v0xf93ae0_0 .net "b", 0 0, v0xf90840_0;  1 drivers
v0xf93b80_0 .net "c", 0 0, v0xf908e0_0;  1 drivers
v0xf93c20_0 .var "clk", 0 0;
v0xf93cc0_0 .net "d", 0 0, v0xf90a20_0;  1 drivers
v0xf93d60_0 .net "out_pos_dut", 0 0, L_0xf97450;  1 drivers
v0xf93e00_0 .net "out_pos_ref", 0 0, L_0xf95330;  1 drivers
v0xf93ea0_0 .net "out_sop_dut", 0 0, L_0xf963c0;  1 drivers
v0xf93f40_0 .net "out_sop_ref", 0 0, L_0xf6af50;  1 drivers
v0xf93fe0_0 .var/2u "stats1", 223 0;
v0xf94080_0 .var/2u "strobe", 0 0;
v0xf94120_0 .net "tb_match", 0 0, L_0xf97950;  1 drivers
v0xf941f0_0 .net "tb_mismatch", 0 0, L_0xf3d2d0;  1 drivers
v0xf94290_0 .net "wavedrom_enable", 0 0, v0xf90cf0_0;  1 drivers
v0xf94360_0 .net "wavedrom_title", 511 0, v0xf90d90_0;  1 drivers
L_0xf96870 .concat [ 1 1 0 0], L_0xf95330, L_0xf6af50;
L_0xf975d0 .concat [ 1 1 0 0], L_0xf95330, L_0xf6af50;
L_0xf97690 .concat [ 1 1 0 0], L_0xf97450, L_0xf963c0;
L_0xf977a0 .concat [ 1 1 0 0], L_0xf95330, L_0xf6af50;
L_0xf97950 .cmp/eeq 2, L_0xf96870, L_0xf97840;
S_0xf4aa10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xf4a880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf3d6b0 .functor AND 1, v0xf908e0_0, v0xf90a20_0, C4<1>, C4<1>;
L_0xf3da90 .functor NOT 1, v0xf907a0_0, C4<0>, C4<0>, C4<0>;
L_0xf3de70 .functor NOT 1, v0xf90840_0, C4<0>, C4<0>, C4<0>;
L_0xf3e0f0 .functor AND 1, L_0xf3da90, L_0xf3de70, C4<1>, C4<1>;
L_0xf55310 .functor AND 1, L_0xf3e0f0, v0xf908e0_0, C4<1>, C4<1>;
L_0xf6af50 .functor OR 1, L_0xf3d6b0, L_0xf55310, C4<0>, C4<0>;
L_0xf947b0 .functor NOT 1, v0xf90840_0, C4<0>, C4<0>, C4<0>;
L_0xf94820 .functor OR 1, L_0xf947b0, v0xf90a20_0, C4<0>, C4<0>;
L_0xf94930 .functor AND 1, v0xf908e0_0, L_0xf94820, C4<1>, C4<1>;
L_0xf949f0 .functor NOT 1, v0xf907a0_0, C4<0>, C4<0>, C4<0>;
L_0xf94ac0 .functor OR 1, L_0xf949f0, v0xf90840_0, C4<0>, C4<0>;
L_0xf94b30 .functor AND 1, L_0xf94930, L_0xf94ac0, C4<1>, C4<1>;
L_0xf94cb0 .functor NOT 1, v0xf90840_0, C4<0>, C4<0>, C4<0>;
L_0xf94d20 .functor OR 1, L_0xf94cb0, v0xf90a20_0, C4<0>, C4<0>;
L_0xf94c40 .functor AND 1, v0xf908e0_0, L_0xf94d20, C4<1>, C4<1>;
L_0xf94eb0 .functor NOT 1, v0xf907a0_0, C4<0>, C4<0>, C4<0>;
L_0xf94fb0 .functor OR 1, L_0xf94eb0, v0xf90a20_0, C4<0>, C4<0>;
L_0xf95070 .functor AND 1, L_0xf94c40, L_0xf94fb0, C4<1>, C4<1>;
L_0xf95220 .functor XNOR 1, L_0xf94b30, L_0xf95070, C4<0>, C4<0>;
v0xf3cc00_0 .net *"_ivl_0", 0 0, L_0xf3d6b0;  1 drivers
v0xf3d000_0 .net *"_ivl_12", 0 0, L_0xf947b0;  1 drivers
v0xf3d3e0_0 .net *"_ivl_14", 0 0, L_0xf94820;  1 drivers
v0xf3d7c0_0 .net *"_ivl_16", 0 0, L_0xf94930;  1 drivers
v0xf3dba0_0 .net *"_ivl_18", 0 0, L_0xf949f0;  1 drivers
v0xf3df80_0 .net *"_ivl_2", 0 0, L_0xf3da90;  1 drivers
v0xf3e200_0 .net *"_ivl_20", 0 0, L_0xf94ac0;  1 drivers
v0xf8ed10_0 .net *"_ivl_24", 0 0, L_0xf94cb0;  1 drivers
v0xf8edf0_0 .net *"_ivl_26", 0 0, L_0xf94d20;  1 drivers
v0xf8eed0_0 .net *"_ivl_28", 0 0, L_0xf94c40;  1 drivers
v0xf8efb0_0 .net *"_ivl_30", 0 0, L_0xf94eb0;  1 drivers
v0xf8f090_0 .net *"_ivl_32", 0 0, L_0xf94fb0;  1 drivers
v0xf8f170_0 .net *"_ivl_36", 0 0, L_0xf95220;  1 drivers
L_0x7f65cd75d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xf8f230_0 .net *"_ivl_38", 0 0, L_0x7f65cd75d018;  1 drivers
v0xf8f310_0 .net *"_ivl_4", 0 0, L_0xf3de70;  1 drivers
v0xf8f3f0_0 .net *"_ivl_6", 0 0, L_0xf3e0f0;  1 drivers
v0xf8f4d0_0 .net *"_ivl_8", 0 0, L_0xf55310;  1 drivers
v0xf8f5b0_0 .net "a", 0 0, v0xf907a0_0;  alias, 1 drivers
v0xf8f670_0 .net "b", 0 0, v0xf90840_0;  alias, 1 drivers
v0xf8f730_0 .net "c", 0 0, v0xf908e0_0;  alias, 1 drivers
v0xf8f7f0_0 .net "d", 0 0, v0xf90a20_0;  alias, 1 drivers
v0xf8f8b0_0 .net "out_pos", 0 0, L_0xf95330;  alias, 1 drivers
v0xf8f970_0 .net "out_sop", 0 0, L_0xf6af50;  alias, 1 drivers
v0xf8fa30_0 .net "pos0", 0 0, L_0xf94b30;  1 drivers
v0xf8faf0_0 .net "pos1", 0 0, L_0xf95070;  1 drivers
L_0xf95330 .functor MUXZ 1, L_0x7f65cd75d018, L_0xf94b30, L_0xf95220, C4<>;
S_0xf8fc70 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xf4a880;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xf907a0_0 .var "a", 0 0;
v0xf90840_0 .var "b", 0 0;
v0xf908e0_0 .var "c", 0 0;
v0xf90980_0 .net "clk", 0 0, v0xf93c20_0;  1 drivers
v0xf90a20_0 .var "d", 0 0;
v0xf90b10_0 .var/2u "fail", 0 0;
v0xf90bb0_0 .var/2u "fail1", 0 0;
v0xf90c50_0 .net "tb_match", 0 0, L_0xf97950;  alias, 1 drivers
v0xf90cf0_0 .var "wavedrom_enable", 0 0;
v0xf90d90_0 .var "wavedrom_title", 511 0;
E_0xf49060/0 .event negedge, v0xf90980_0;
E_0xf49060/1 .event posedge, v0xf90980_0;
E_0xf49060 .event/or E_0xf49060/0, E_0xf49060/1;
S_0xf8ffa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xf8fc70;
 .timescale -12 -12;
v0xf901e0_0 .var/2s "i", 31 0;
E_0xf48f00 .event posedge, v0xf90980_0;
S_0xf902e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xf8fc70;
 .timescale -12 -12;
v0xf904e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xf905c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xf8fc70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xf90f70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xf4a880;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xf954e0 .functor NOT 1, v0xf907a0_0, C4<0>, C4<0>, C4<0>;
L_0xf95570 .functor AND 1, L_0xf954e0, v0xf90840_0, C4<1>, C4<1>;
L_0xf95760 .functor AND 1, L_0xf95570, v0xf908e0_0, C4<1>, C4<1>;
L_0xf95930 .functor AND 1, L_0xf95760, v0xf90a20_0, C4<1>, C4<1>;
L_0xf95b30 .functor AND 1, v0xf907a0_0, v0xf90840_0, C4<1>, C4<1>;
L_0xf95cb0 .functor NOT 1, v0xf908e0_0, C4<0>, C4<0>, C4<0>;
L_0xf95d60 .functor AND 1, L_0xf95b30, L_0xf95cb0, C4<1>, C4<1>;
L_0xf95e70 .functor NOT 1, v0xf90a20_0, C4<0>, C4<0>, C4<0>;
L_0xf95f30 .functor AND 1, L_0xf95d60, L_0xf95e70, C4<1>, C4<1>;
L_0xf96040 .functor OR 1, L_0xf95930, L_0xf95f30, C4<0>, C4<0>;
L_0xf961b0 .functor AND 1, v0xf907a0_0, v0xf90840_0, C4<1>, C4<1>;
L_0xf96220 .functor AND 1, L_0xf961b0, v0xf908e0_0, C4<1>, C4<1>;
L_0xf96300 .functor AND 1, L_0xf96220, v0xf90a20_0, C4<1>, C4<1>;
L_0xf963c0 .functor OR 1, L_0xf96040, L_0xf96300, C4<0>, C4<0>;
L_0xf96290 .functor OR 1, v0xf907a0_0, v0xf90840_0, C4<0>, C4<0>;
L_0xf965a0 .functor NOT 1, v0xf908e0_0, C4<0>, C4<0>, C4<0>;
L_0xf966a0 .functor OR 1, L_0xf96290, L_0xf965a0, C4<0>, C4<0>;
L_0xf967b0 .functor OR 1, L_0xf966a0, v0xf90a20_0, C4<0>, C4<0>;
L_0xf96910 .functor NOT 1, v0xf90840_0, C4<0>, C4<0>, C4<0>;
L_0xf96980 .functor OR 1, v0xf907a0_0, L_0xf96910, C4<0>, C4<0>;
L_0xf96af0 .functor OR 1, L_0xf96980, v0xf908e0_0, C4<0>, C4<0>;
L_0xf96bb0 .functor OR 1, L_0xf96af0, v0xf90a20_0, C4<0>, C4<0>;
L_0xf96d30 .functor AND 1, L_0xf967b0, L_0xf96bb0, C4<1>, C4<1>;
L_0xf96e40 .functor NOT 1, v0xf907a0_0, C4<0>, C4<0>, C4<0>;
L_0xf96f80 .functor OR 1, L_0xf96e40, v0xf90840_0, C4<0>, C4<0>;
L_0xf97040 .functor NOT 1, v0xf908e0_0, C4<0>, C4<0>, C4<0>;
L_0xf97190 .functor OR 1, L_0xf96f80, L_0xf97040, C4<0>, C4<0>;
L_0xf972a0 .functor OR 1, L_0xf97190, v0xf90a20_0, C4<0>, C4<0>;
L_0xf97450 .functor AND 1, L_0xf96d30, L_0xf972a0, C4<1>, C4<1>;
v0xf91130_0 .net *"_ivl_0", 0 0, L_0xf954e0;  1 drivers
v0xf91210_0 .net *"_ivl_10", 0 0, L_0xf95cb0;  1 drivers
v0xf912f0_0 .net *"_ivl_12", 0 0, L_0xf95d60;  1 drivers
v0xf913e0_0 .net *"_ivl_14", 0 0, L_0xf95e70;  1 drivers
v0xf914c0_0 .net *"_ivl_16", 0 0, L_0xf95f30;  1 drivers
v0xf915f0_0 .net *"_ivl_18", 0 0, L_0xf96040;  1 drivers
v0xf916d0_0 .net *"_ivl_2", 0 0, L_0xf95570;  1 drivers
v0xf917b0_0 .net *"_ivl_20", 0 0, L_0xf961b0;  1 drivers
v0xf91890_0 .net *"_ivl_22", 0 0, L_0xf96220;  1 drivers
v0xf91a00_0 .net *"_ivl_24", 0 0, L_0xf96300;  1 drivers
v0xf91ae0_0 .net *"_ivl_28", 0 0, L_0xf96290;  1 drivers
v0xf91bc0_0 .net *"_ivl_30", 0 0, L_0xf965a0;  1 drivers
v0xf91ca0_0 .net *"_ivl_32", 0 0, L_0xf966a0;  1 drivers
v0xf91d80_0 .net *"_ivl_34", 0 0, L_0xf967b0;  1 drivers
v0xf91e60_0 .net *"_ivl_36", 0 0, L_0xf96910;  1 drivers
v0xf91f40_0 .net *"_ivl_38", 0 0, L_0xf96980;  1 drivers
v0xf92020_0 .net *"_ivl_4", 0 0, L_0xf95760;  1 drivers
v0xf92210_0 .net *"_ivl_40", 0 0, L_0xf96af0;  1 drivers
v0xf922f0_0 .net *"_ivl_42", 0 0, L_0xf96bb0;  1 drivers
v0xf923d0_0 .net *"_ivl_44", 0 0, L_0xf96d30;  1 drivers
v0xf924b0_0 .net *"_ivl_46", 0 0, L_0xf96e40;  1 drivers
v0xf92590_0 .net *"_ivl_48", 0 0, L_0xf96f80;  1 drivers
v0xf92670_0 .net *"_ivl_50", 0 0, L_0xf97040;  1 drivers
v0xf92750_0 .net *"_ivl_52", 0 0, L_0xf97190;  1 drivers
v0xf92830_0 .net *"_ivl_54", 0 0, L_0xf972a0;  1 drivers
v0xf92910_0 .net *"_ivl_6", 0 0, L_0xf95930;  1 drivers
v0xf929f0_0 .net *"_ivl_8", 0 0, L_0xf95b30;  1 drivers
v0xf92ad0_0 .net "a", 0 0, v0xf907a0_0;  alias, 1 drivers
v0xf92b70_0 .net "b", 0 0, v0xf90840_0;  alias, 1 drivers
v0xf92c60_0 .net "c", 0 0, v0xf908e0_0;  alias, 1 drivers
v0xf92d50_0 .net "d", 0 0, v0xf90a20_0;  alias, 1 drivers
v0xf92e40_0 .net "out_pos", 0 0, L_0xf97450;  alias, 1 drivers
v0xf92f00_0 .net "out_sop", 0 0, L_0xf963c0;  alias, 1 drivers
S_0xf93290 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xf4a880;
 .timescale -12 -12;
E_0xf329f0 .event anyedge, v0xf94080_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xf94080_0;
    %nor/r;
    %assign/vec4 v0xf94080_0, 0;
    %wait E_0xf329f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xf8fc70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf90b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf90bb0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xf8fc70;
T_4 ;
    %wait E_0xf49060;
    %load/vec4 v0xf90c50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xf90b10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xf8fc70;
T_5 ;
    %wait E_0xf48f00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %wait E_0xf48f00;
    %load/vec4 v0xf90b10_0;
    %store/vec4 v0xf90bb0_0, 0, 1;
    %fork t_1, S_0xf8ffa0;
    %jmp t_0;
    .scope S_0xf8ffa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xf901e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xf901e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xf48f00;
    %load/vec4 v0xf901e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf901e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xf901e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xf8fc70;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf49060;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xf90a20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf908e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xf90840_0, 0;
    %assign/vec4 v0xf907a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xf90b10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xf90bb0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xf4a880;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf93c20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xf94080_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xf4a880;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xf93c20_0;
    %inv;
    %store/vec4 v0xf93c20_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xf4a880;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xf90980_0, v0xf941f0_0, v0xf93a40_0, v0xf93ae0_0, v0xf93b80_0, v0xf93cc0_0, v0xf93f40_0, v0xf93ea0_0, v0xf93e00_0, v0xf93d60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xf4a880;
T_9 ;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xf4a880;
T_10 ;
    %wait E_0xf49060;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf93fe0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf93fe0_0, 4, 32;
    %load/vec4 v0xf94120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf93fe0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xf93fe0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf93fe0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xf93f40_0;
    %load/vec4 v0xf93f40_0;
    %load/vec4 v0xf93ea0_0;
    %xor;
    %load/vec4 v0xf93f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf93fe0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf93fe0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xf93e00_0;
    %load/vec4 v0xf93e00_0;
    %load/vec4 v0xf93d60_0;
    %xor;
    %load/vec4 v0xf93e00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf93fe0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xf93fe0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xf93fe0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/ece241_2013_q2/iter0/response19/top_module.sv";
