<dec f='linux/arch/x86/include/asm/apic.h' l='172' type='int setup_APIC_eilvt(u8 lvt_off, u8 vector, u8 msg_type, u8 mask)'/>
<use f='linux/arch/x86/events/amd/ibs.c' l='784' u='c' c='get_eilvt'/>
<use f='linux/arch/x86/events/amd/ibs.c' l='789' u='c' c='put_eilvt'/>
<use f='linux/arch/x86/events/amd/ibs.c' l='933' u='c' c='setup_APIC_ibs'/>
<use f='linux/arch/x86/events/amd/ibs.c' l='946' u='c' c='clear_APIC_ibs'/>
<def f='linux/arch/x86/kernel/apic/apic.c' l='423' ll='451' type='int setup_APIC_eilvt(u8 offset, u8 vector, u8 msg_type, u8 mask)'/>
<dec f='linux/arch/x86/kernel/apic/apic.c' l='452' type='int setup_APIC_eilvt(u8 , u8 , u8 , u8 )'/>
<use f='linux/arch/x86/kernel/apic/apic.c' l='452' c='setup_APIC_eilvt'/>
<use f='linux/arch/x86/kernel/apic/apic.c' l='452' u='a'/>
<use f='linux/arch/x86/kernel/apic/apic.c' l='452' u='a'/>
<doc f='linux/arch/x86/kernel/apic/apic.c' l='417'>/*
 * If mask=1, the LVT entry does not generate interrupts while mask=0
 * enables the vector. See also the BKDGs. Must be called with
 * preemption disabled.
 */</doc>
<use f='linux/arch/x86/kernel/cpu/mcheck/mce_amd.c' l='374' u='c' c='setup_APIC_mce_threshold'/>
<use f='linux/arch/x86/kernel/cpu/mcheck/mce_amd.c' l='383' u='c' c='setup_APIC_deferred_error'/>
