Analysis & Synthesis report for mc2
Mon Oct 14 22:41:31 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|ps2keyb:kb|keymap_seq_s
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated
 18. Parameter Settings for User Entity Instance: pll:U00|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vga:vga1
 20. Parameter Settings for User Entity Instance: osd:osd1
 21. Parameter Settings for User Entity Instance: core_info:info1
 22. Parameter Settings for User Entity Instance: ps2keyb:kb|ps2_iobase:ps2_alt0
 23. Parameter Settings for Inferred Entity Instance: osd:osd1|altsyncram:osd_buffer_rtl_0
 24. altpll Parameter Settings by Entity Instance
 25. altsyncram Parameter Settings by Entity Instance
 26. Port Connectivity Checks: "ps2keyb:kb|ps2_iobase:ps2_alt0"
 27. Port Connectivity Checks: "ps2keyb:kb"
 28. Port Connectivity Checks: "core_info:info1"
 29. Port Connectivity Checks: "osd:osd1"
 30. Port Connectivity Checks: "vga:vga1"
 31. Port Connectivity Checks: "pll:U00"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Oct 14 22:41:30 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mc2                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 978                                         ;
;     Total combinational functions  ; 877                                         ;
;     Dedicated logic registers      ; 416                                         ;
; Total registers                    ; 416                                         ;
; Total pins                         ; 42                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 16,384                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                        ;
+------------------------------------------------------------------+--------------+--------------------+
; Option                                                           ; Setting      ; Default Value      ;
+------------------------------------------------------------------+--------------+--------------------+
; Device                                                           ; EP4CE22F17C8 ;                    ;
; Top-level entity name                                            ; top          ; mc2                ;
; Family name                                                      ; Cyclone IV E ; Cyclone V          ;
; Power Optimization During Synthesis                              ; Off          ; Normal compilation ;
; Use smart compilation                                            ; Off          ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On           ; On                 ;
; Enable compact report table                                      ; Off          ; Off                ;
; Restructure Multiplexers                                         ; Auto         ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off          ; Off                ;
; Preserve fewer node names                                        ; On           ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable       ; Enable             ;
; Verilog Version                                                  ; Verilog_2001 ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993    ; VHDL_1993          ;
; State Machine Processing                                         ; Auto         ; Auto               ;
; Safe State Machine                                               ; Off          ; Off                ;
; Extract Verilog State Machines                                   ; On           ; On                 ;
; Extract VHDL State Machines                                      ; On           ; On                 ;
; Ignore Verilog initial constructs                                ; Off          ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000         ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250          ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On           ; On                 ;
; Infer RAMs from Raw Logic                                        ; On           ; On                 ;
; Parallel Synthesis                                               ; On           ; On                 ;
; DSP Block Balancing                                              ; Auto         ; Auto               ;
; NOT Gate Push-Back                                               ; On           ; On                 ;
; Power-Up Don't Care                                              ; On           ; On                 ;
; Remove Redundant Logic Cells                                     ; Off          ; Off                ;
; Remove Duplicate Registers                                       ; On           ; On                 ;
; Ignore CARRY Buffers                                             ; Off          ; Off                ;
; Ignore CASCADE Buffers                                           ; Off          ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off          ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off          ; Off                ;
; Ignore LCELL Buffers                                             ; Off          ; Off                ;
; Ignore SOFT Buffers                                              ; On           ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off          ; Off                ;
; Optimization Technique                                           ; Balanced     ; Balanced           ;
; Carry Chain Length                                               ; 70           ; 70                 ;
; Auto Carry Chains                                                ; On           ; On                 ;
; Auto Open-Drain Pins                                             ; On           ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off          ; Off                ;
; Auto ROM Replacement                                             ; On           ; On                 ;
; Auto RAM Replacement                                             ; On           ; On                 ;
; Auto DSP Block Replacement                                       ; On           ; On                 ;
; Auto Shift Register Replacement                                  ; Auto         ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto         ; Auto               ;
; Auto Clock Enable Replacement                                    ; On           ; On                 ;
; Strict RAM Replacement                                           ; Off          ; Off                ;
; Allow Synchronous Control Signals                                ; On           ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off          ; Off                ;
; Auto RAM Block Balancing                                         ; On           ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off          ; Off                ;
; Auto Resource Sharing                                            ; Off          ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off          ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off          ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off          ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On           ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off          ; Off                ;
; Timing-Driven Synthesis                                          ; On           ; On                 ;
; Report Parameter Settings                                        ; On           ; On                 ;
; Report Source Assignments                                        ; On           ; On                 ;
; Report Connectivity Checks                                       ; On           ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off          ; Off                ;
; Synchronization Register Chain Length                            ; 2            ; 2                  ;
; HDL message level                                                ; Level2       ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off          ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000         ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000         ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100          ; 100                ;
; Clock MUX Protection                                             ; On           ; On                 ;
; Auto Gated Clock Conversion                                      ; Off          ; Off                ;
; Block Design Naming                                              ; Auto         ; Auto               ;
; SDC constraint protection                                        ; Off          ; Off                ;
; Synthesis Effort                                                 ; Auto         ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On           ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off          ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium       ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto         ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On           ; On                 ;
+------------------------------------------------------------------+--------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-12        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                    ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+
; ../../src/core_info.vhd          ; yes             ; User VHDL File               ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/core_info.vhd                    ;         ;
; ../../src/osd.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv                           ;         ;
; ../../src/ps2_iobase.vhd         ; yes             ; User VHDL File               ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd                   ;         ;
; ../../src/keyboard.vhd           ; yes             ; User VHDL File               ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd                     ;         ;
; ../../src/vga.v                  ; yes             ; User Verilog HDL File        ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/vga.v                            ;         ;
; top.vhd                          ; yes             ; User VHDL File               ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd                ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd                ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/altpll.tdf                                                       ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/aglobal181.inc                                                   ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/stratix_pll.inc                                                  ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                   ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                            ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                      ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                   ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                    ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/altrom.inc                                                       ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/altram.inc                                                       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartus18.1/quartus/libraries/megafunctions/altdpram.inc                                                     ;         ;
; db/altsyncram_dvd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/altsyncram_dvd1.tdf ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 978                                                                        ;
;                                             ;                                                                            ;
; Total combinational functions               ; 877                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 428                                                                        ;
;     -- 3 input functions                    ; 148                                                                        ;
;     -- <=2 input functions                  ; 301                                                                        ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 597                                                                        ;
;     -- arithmetic mode                      ; 280                                                                        ;
;                                             ;                                                                            ;
; Total registers                             ; 416                                                                        ;
;     -- Dedicated logic registers            ; 416                                                                        ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 42                                                                         ;
; Total memory bits                           ; 16384                                                                      ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:U00|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 304                                                                        ;
; Total fan-out                               ; 4258                                                                       ;
; Average fan-out                             ; 3.06                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                      ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
; |top                                      ; 877 (41)            ; 416 (28)                  ; 16384       ; 0            ; 0       ; 0         ; 42   ; 0            ; |top                                                                     ; top             ; work         ;
;    |core_info:info1|                      ; 320 (320)           ; 94 (94)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|core_info:info1                                                     ; core_info       ; work         ;
;    |osd:osd1|                             ; 341 (341)           ; 220 (220)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd:osd1                                                            ; osd             ; work         ;
;       |altsyncram:osd_buffer_rtl_0|       ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd:osd1|altsyncram:osd_buffer_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_dvd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated ; altsyncram_dvd1 ; work         ;
;    |pll:U00|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:U00                                                             ; pll             ; work         ;
;       |altpll:altpll_component|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:U00|altpll:altpll_component                                     ; altpll          ; work         ;
;          |pll_altpll:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:U00|altpll:altpll_component|pll_altpll:auto_generated           ; pll_altpll      ; work         ;
;    |ps2keyb:kb|                           ; 133 (59)            ; 52 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2keyb:kb                                                          ; ps2keyb         ; work         ;
;       |ps2_iobase:ps2_alt0|               ; 74 (74)             ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ps2keyb:kb|ps2_iobase:ps2_alt0                                      ; ps2_iobase      ; work         ;
;    |vga:vga1|                             ; 42 (42)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|vga:vga1                                                            ; vga             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                    ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2048         ; 8            ; 2048         ; 8            ; 16384 ; None ;
+--------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 13.0    ; N/A          ; N/A          ; |top|pll:U00    ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ps2keyb:kb|keymap_seq_s                                                                    ;
+----------------------+---------------------+----------------------+----------------------+----------------------+
; Name                 ; keymap_seq_s.KM_END ; keymap_seq_s.KM_SEND ; keymap_seq_s.KM_READ ; keymap_seq_s.KM_IDLE ;
+----------------------+---------------------+----------------------+----------------------+----------------------+
; keymap_seq_s.KM_IDLE ; 0                   ; 0                    ; 0                    ; 0                    ;
; keymap_seq_s.KM_READ ; 0                   ; 0                    ; 1                    ; 1                    ;
; keymap_seq_s.KM_SEND ; 0                   ; 1                    ; 0                    ; 1                    ;
; keymap_seq_s.KM_END  ; 1                   ; 0                    ; 0                    ; 1                    ;
+----------------------+---------------------+----------------------+----------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                        ;
+---------------------------------------------------+-------------------------------------------------------+
; Register name                                     ; Reason for Removal                                    ;
+---------------------------------------------------+-------------------------------------------------------+
; ps2keyb:kb|ps2_iobase:ps2_alt0|ps2_clk_io~reg0    ; Stuck at GND due to stuck port data_in                ;
; core_info:info1|pixels[0,8,16,24,32,40,48,56..63] ; Stuck at GND due to stuck port data_in                ;
; vga:vga1|pixel[0..7]                              ; Stuck at GND due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[0]                         ; Stuck at VCC due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[7]                         ; Stuck at GND due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[6]                         ; Stuck at VCC due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[5]                         ; Stuck at GND due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[4]                         ; Stuck at VCC due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[3]                         ; Stuck at GND due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[2]                         ; Stuck at VCC due to stuck port data_in                ;
; ps2keyb:kb|data_send_s[1]                         ; Stuck at GND due to stuck port data_in                ;
; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[1,3,5,7]     ; Stuck at GND due to stuck port data_in                ;
; osd:osd1|color[1,2]                               ; Stuck at GND due to stuck port data_in                ;
; osd:osd1|color[0]                                 ; Stuck at VCC due to stuck port data_in                ;
; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[0]           ; Merged with ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[2]   ;
; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[2]           ; Merged with ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[4]   ;
; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[4]           ; Merged with ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[6]   ;
; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[6]           ; Merged with ps2keyb:kb|ps2_iobase:ps2_alt0|sigsending ;
; core_info:info1|pixels[7,15,31,47,55]             ; Merged with core_info:info1|pixels[23]                ;
; core_info:info1|pixels[3]                         ; Merged with core_info:info1|pixels[4]                 ;
; osd:osd1|pixsz[24..31]                            ; Merged with osd:osd1|pixsz[23]                        ;
; clock_div_q[0]                                    ; Merged with vga:vga1|h_cnt[0]                         ;
; clock_div_q[2..7]                                 ; Lost fanout                                           ;
; Total Number of Removed Registers = 64            ;                                                       ;
+---------------------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                     ;
+---------------------------+---------------------------+-----------------------------------------+
; Register name             ; Reason for Removal        ; Registers Removed due to This Register  ;
+---------------------------+---------------------------+-----------------------------------------+
; ps2keyb:kb|data_send_s[7] ; Stuck at GND              ; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[7] ;
;                           ; due to stuck port data_in ;                                         ;
; ps2keyb:kb|data_send_s[5] ; Stuck at GND              ; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[5] ;
;                           ; due to stuck port data_in ;                                         ;
; ps2keyb:kb|data_send_s[3] ; Stuck at GND              ; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[3] ;
;                           ; due to stuck port data_in ;                                         ;
; ps2keyb:kb|data_send_s[1] ; Stuck at GND              ; ps2keyb:kb|ps2_iobase:ps2_alt0|hdata[1] ;
;                           ; due to stuck port data_in ;                                         ;
+---------------------------+---------------------------+-----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 416   ;
; Number of registers using Synchronous Clear  ; 114   ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 73    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 212   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------+
; Inverted Register Statistics                            ;
+-----------------------------------------------+---------+
; Inverted Register                             ; Fan out ;
+-----------------------------------------------+---------+
; osd:osd1|cnf_byte[1]                          ; 4       ;
; osd:osd1|cnf_byte[2]                          ; 2       ;
; osd:osd1|cnf_byte[3]                          ; 2       ;
; osd:osd1|osd_enable                           ; 2       ;
; stm_rst_o~reg0                                ; 1       ;
; stm_rst_o~en                                  ; 1       ;
; power_on_s[7]                                 ; 2       ;
; power_on_s[6]                                 ; 2       ;
; power_on_s[0]                                 ; 3       ;
; power_on_s[5]                                 ; 2       ;
; power_on_s[4]                                 ; 2       ;
; power_on_s[3]                                 ; 2       ;
; power_on_s[2]                                 ; 2       ;
; power_on_s[1]                                 ; 2       ;
; ps2keyb:kb|ps2_iobase:ps2_alt0|sigclkreleased ; 2       ;
; joy1_s[1]                                     ; 1       ;
; ps2keyb:kb|keys_s[2]                          ; 1       ;
; joy1_s[2]                                     ; 1       ;
; joy1_s[3]                                     ; 1       ;
; ps2keyb:kb|keys_s[3]                          ; 1       ;
; ps2keyb:kb|keys_s[1]                          ; 1       ;
; joy1_s[0]                                     ; 1       ;
; ps2keyb:kb|keys_s[0]                          ; 1       ;
; joy1_s[6]                                     ; 2       ;
; joy1_s[5]                                     ; 1       ;
; joy1_s[4]                                     ; 1       ;
; ps2keyb:kb|keys_s[4]                          ; 1       ;
; osd:osd1|cnf_byte[0]                          ; 5       ;
; Total number of inverted registers = 28       ;         ;
+-----------------------------------------------+---------+


+------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions               ;
+-------------------------+---------------------------+------+
; Register Name           ; Megafunction              ; Type ;
+-------------------------+---------------------------+------+
; osd:osd1|osd_byte[0..7] ; osd:osd1|osd_buffer_rtl_0 ; RAM  ;
+-------------------------+---------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|osd:osd1|bcnt[1]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|osd:osd1|bcnt[10]                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|core_info:info1|localY[2]                        ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |top|core_info:info1|localX[1]                        ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ps2keyb:kb|ps2_iobase:ps2_alt0|\FROMPS2:count[3] ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |top|core_info:info1|vPos[7]                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|osd:osd1|pixcnt[5]                               ;
; 64:1               ; 6 bits    ; 252 LEs       ; 144 LEs              ; 108 LEs                ; Yes        ; |top|core_info:info1|cChar[3]                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ps2keyb:kb|keys_s[0]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ps2keyb:kb|ps2_iobase:ps2_alt0|fcount[2]         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|ps2keyb:kb|ps2_iobase:ps2_alt0|rcount[0]         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ps2keyb:kb|keymap_seq_s                          ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |top|ps2keyb:kb|keymap_seq_s                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for osd:osd1|altsyncram:osd_buffer_rtl_0|altsyncram_dvd1:auto_generated ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:U00|altpll:altpll_component ;
+-------------------------------+-----------------------+----------------------+
; Parameter Name                ; Value                 ; Type                 ;
+-------------------------------+-----------------------+----------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped              ;
; PLL_TYPE                      ; AUTO                  ; Untyped              ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped              ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped              ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped              ;
; SCAN_CHAIN                    ; LONG                  ; Untyped              ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped              ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer       ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped              ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped              ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped              ;
; LOCK_HIGH                     ; 1                     ; Untyped              ;
; LOCK_LOW                      ; 1                     ; Untyped              ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped              ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped              ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped              ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped              ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped              ;
; SKIP_VCO                      ; OFF                   ; Untyped              ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped              ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped              ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped              ;
; BANDWIDTH                     ; 0                     ; Untyped              ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped              ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped              ;
; DOWN_SPREAD                   ; 0                     ; Untyped              ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped              ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped              ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped              ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped              ;
; CLK1_MULTIPLY_BY              ; 63                    ; Signed Integer       ;
; CLK0_MULTIPLY_BY              ; 63                    ; Signed Integer       ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped              ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped              ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer       ;
; CLK0_DIVIDE_BY                ; 125                   ; Signed Integer       ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped              ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped              ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped              ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer       ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped              ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped              ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped              ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped              ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped              ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped              ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped              ;
; DPA_DIVIDER                   ; 0                     ; Untyped              ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped              ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped              ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped              ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped              ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped              ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped              ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped              ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped              ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped              ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped              ;
; VCO_MIN                       ; 0                     ; Untyped              ;
; VCO_MAX                       ; 0                     ; Untyped              ;
; VCO_CENTER                    ; 0                     ; Untyped              ;
; PFD_MIN                       ; 0                     ; Untyped              ;
; PFD_MAX                       ; 0                     ; Untyped              ;
; M_INITIAL                     ; 0                     ; Untyped              ;
; M                             ; 0                     ; Untyped              ;
; N                             ; 1                     ; Untyped              ;
; M2                            ; 1                     ; Untyped              ;
; N2                            ; 1                     ; Untyped              ;
; SS                            ; 1                     ; Untyped              ;
; C0_HIGH                       ; 0                     ; Untyped              ;
; C1_HIGH                       ; 0                     ; Untyped              ;
; C2_HIGH                       ; 0                     ; Untyped              ;
; C3_HIGH                       ; 0                     ; Untyped              ;
; C4_HIGH                       ; 0                     ; Untyped              ;
; C5_HIGH                       ; 0                     ; Untyped              ;
; C6_HIGH                       ; 0                     ; Untyped              ;
; C7_HIGH                       ; 0                     ; Untyped              ;
; C8_HIGH                       ; 0                     ; Untyped              ;
; C9_HIGH                       ; 0                     ; Untyped              ;
; C0_LOW                        ; 0                     ; Untyped              ;
; C1_LOW                        ; 0                     ; Untyped              ;
; C2_LOW                        ; 0                     ; Untyped              ;
; C3_LOW                        ; 0                     ; Untyped              ;
; C4_LOW                        ; 0                     ; Untyped              ;
; C5_LOW                        ; 0                     ; Untyped              ;
; C6_LOW                        ; 0                     ; Untyped              ;
; C7_LOW                        ; 0                     ; Untyped              ;
; C8_LOW                        ; 0                     ; Untyped              ;
; C9_LOW                        ; 0                     ; Untyped              ;
; C0_INITIAL                    ; 0                     ; Untyped              ;
; C1_INITIAL                    ; 0                     ; Untyped              ;
; C2_INITIAL                    ; 0                     ; Untyped              ;
; C3_INITIAL                    ; 0                     ; Untyped              ;
; C4_INITIAL                    ; 0                     ; Untyped              ;
; C5_INITIAL                    ; 0                     ; Untyped              ;
; C6_INITIAL                    ; 0                     ; Untyped              ;
; C7_INITIAL                    ; 0                     ; Untyped              ;
; C8_INITIAL                    ; 0                     ; Untyped              ;
; C9_INITIAL                    ; 0                     ; Untyped              ;
; C0_MODE                       ; BYPASS                ; Untyped              ;
; C1_MODE                       ; BYPASS                ; Untyped              ;
; C2_MODE                       ; BYPASS                ; Untyped              ;
; C3_MODE                       ; BYPASS                ; Untyped              ;
; C4_MODE                       ; BYPASS                ; Untyped              ;
; C5_MODE                       ; BYPASS                ; Untyped              ;
; C6_MODE                       ; BYPASS                ; Untyped              ;
; C7_MODE                       ; BYPASS                ; Untyped              ;
; C8_MODE                       ; BYPASS                ; Untyped              ;
; C9_MODE                       ; BYPASS                ; Untyped              ;
; C0_PH                         ; 0                     ; Untyped              ;
; C1_PH                         ; 0                     ; Untyped              ;
; C2_PH                         ; 0                     ; Untyped              ;
; C3_PH                         ; 0                     ; Untyped              ;
; C4_PH                         ; 0                     ; Untyped              ;
; C5_PH                         ; 0                     ; Untyped              ;
; C6_PH                         ; 0                     ; Untyped              ;
; C7_PH                         ; 0                     ; Untyped              ;
; C8_PH                         ; 0                     ; Untyped              ;
; C9_PH                         ; 0                     ; Untyped              ;
; L0_HIGH                       ; 1                     ; Untyped              ;
; L1_HIGH                       ; 1                     ; Untyped              ;
; G0_HIGH                       ; 1                     ; Untyped              ;
; G1_HIGH                       ; 1                     ; Untyped              ;
; G2_HIGH                       ; 1                     ; Untyped              ;
; G3_HIGH                       ; 1                     ; Untyped              ;
; E0_HIGH                       ; 1                     ; Untyped              ;
; E1_HIGH                       ; 1                     ; Untyped              ;
; E2_HIGH                       ; 1                     ; Untyped              ;
; E3_HIGH                       ; 1                     ; Untyped              ;
; L0_LOW                        ; 1                     ; Untyped              ;
; L1_LOW                        ; 1                     ; Untyped              ;
; G0_LOW                        ; 1                     ; Untyped              ;
; G1_LOW                        ; 1                     ; Untyped              ;
; G2_LOW                        ; 1                     ; Untyped              ;
; G3_LOW                        ; 1                     ; Untyped              ;
; E0_LOW                        ; 1                     ; Untyped              ;
; E1_LOW                        ; 1                     ; Untyped              ;
; E2_LOW                        ; 1                     ; Untyped              ;
; E3_LOW                        ; 1                     ; Untyped              ;
; L0_INITIAL                    ; 1                     ; Untyped              ;
; L1_INITIAL                    ; 1                     ; Untyped              ;
; G0_INITIAL                    ; 1                     ; Untyped              ;
; G1_INITIAL                    ; 1                     ; Untyped              ;
; G2_INITIAL                    ; 1                     ; Untyped              ;
; G3_INITIAL                    ; 1                     ; Untyped              ;
; E0_INITIAL                    ; 1                     ; Untyped              ;
; E1_INITIAL                    ; 1                     ; Untyped              ;
; E2_INITIAL                    ; 1                     ; Untyped              ;
; E3_INITIAL                    ; 1                     ; Untyped              ;
; L0_MODE                       ; BYPASS                ; Untyped              ;
; L1_MODE                       ; BYPASS                ; Untyped              ;
; G0_MODE                       ; BYPASS                ; Untyped              ;
; G1_MODE                       ; BYPASS                ; Untyped              ;
; G2_MODE                       ; BYPASS                ; Untyped              ;
; G3_MODE                       ; BYPASS                ; Untyped              ;
; E0_MODE                       ; BYPASS                ; Untyped              ;
; E1_MODE                       ; BYPASS                ; Untyped              ;
; E2_MODE                       ; BYPASS                ; Untyped              ;
; E3_MODE                       ; BYPASS                ; Untyped              ;
; L0_PH                         ; 0                     ; Untyped              ;
; L1_PH                         ; 0                     ; Untyped              ;
; G0_PH                         ; 0                     ; Untyped              ;
; G1_PH                         ; 0                     ; Untyped              ;
; G2_PH                         ; 0                     ; Untyped              ;
; G3_PH                         ; 0                     ; Untyped              ;
; E0_PH                         ; 0                     ; Untyped              ;
; E1_PH                         ; 0                     ; Untyped              ;
; E2_PH                         ; 0                     ; Untyped              ;
; E3_PH                         ; 0                     ; Untyped              ;
; M_PH                          ; 0                     ; Untyped              ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped              ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped              ;
; CLK0_COUNTER                  ; G0                    ; Untyped              ;
; CLK1_COUNTER                  ; G0                    ; Untyped              ;
; CLK2_COUNTER                  ; G0                    ; Untyped              ;
; CLK3_COUNTER                  ; G0                    ; Untyped              ;
; CLK4_COUNTER                  ; G0                    ; Untyped              ;
; CLK5_COUNTER                  ; G0                    ; Untyped              ;
; CLK6_COUNTER                  ; E0                    ; Untyped              ;
; CLK7_COUNTER                  ; E1                    ; Untyped              ;
; CLK8_COUNTER                  ; E2                    ; Untyped              ;
; CLK9_COUNTER                  ; E3                    ; Untyped              ;
; L0_TIME_DELAY                 ; 0                     ; Untyped              ;
; L1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G0_TIME_DELAY                 ; 0                     ; Untyped              ;
; G1_TIME_DELAY                 ; 0                     ; Untyped              ;
; G2_TIME_DELAY                 ; 0                     ; Untyped              ;
; G3_TIME_DELAY                 ; 0                     ; Untyped              ;
; E0_TIME_DELAY                 ; 0                     ; Untyped              ;
; E1_TIME_DELAY                 ; 0                     ; Untyped              ;
; E2_TIME_DELAY                 ; 0                     ; Untyped              ;
; E3_TIME_DELAY                 ; 0                     ; Untyped              ;
; M_TIME_DELAY                  ; 0                     ; Untyped              ;
; N_TIME_DELAY                  ; 0                     ; Untyped              ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped              ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped              ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped              ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped              ;
; ENABLE0_COUNTER               ; L0                    ; Untyped              ;
; ENABLE1_COUNTER               ; L0                    ; Untyped              ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped              ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped              ;
; LOOP_FILTER_C                 ; 5                     ; Untyped              ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped              ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped              ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped              ;
; VCO_POST_SCALE                ; 0                     ; Untyped              ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped              ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped              ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped              ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK0                     ; PORT_USED             ; Untyped              ;
; PORT_CLK1                     ; PORT_USED             ; Untyped              ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped              ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped              ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped              ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped              ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped              ;
; PORT_ARESET                   ; PORT_USED             ; Untyped              ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped              ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped              ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped              ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped              ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped              ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped              ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped              ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped              ;
; M_TEST_SOURCE                 ; 5                     ; Untyped              ;
; C0_TEST_SOURCE                ; 5                     ; Untyped              ;
; C1_TEST_SOURCE                ; 5                     ; Untyped              ;
; C2_TEST_SOURCE                ; 5                     ; Untyped              ;
; C3_TEST_SOURCE                ; 5                     ; Untyped              ;
; C4_TEST_SOURCE                ; 5                     ; Untyped              ;
; C5_TEST_SOURCE                ; 5                     ; Untyped              ;
; C6_TEST_SOURCE                ; 5                     ; Untyped              ;
; C7_TEST_SOURCE                ; 5                     ; Untyped              ;
; C8_TEST_SOURCE                ; 5                     ; Untyped              ;
; C9_TEST_SOURCE                ; 5                     ; Untyped              ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped              ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped              ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped              ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped              ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped              ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped              ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped              ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped              ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE       ;
+-------------------------------+-----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga:vga1 ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; H              ; 640   ; Signed Integer               ;
; HFP            ; 16    ; Signed Integer               ;
; HS             ; 96    ; Signed Integer               ;
; HBP            ; 48    ; Signed Integer               ;
; V              ; 480   ; Signed Integer               ;
; VFP            ; 10    ; Signed Integer               ;
; VS             ; 2     ; Signed Integer               ;
; VBP            ; 33    ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: osd:osd1 ;
+----------------+------------+-------------------------+
; Parameter Name ; Value      ; Type                    ;
+----------------+------------+-------------------------+
; STRLEN         ; 0          ; Signed Integer          ;
; OSD_X_OFFSET   ; 0000010010 ; Unsigned Binary         ;
; OSD_Y_OFFSET   ; 0000001111 ; Unsigned Binary         ;
; OSD_COLOR      ; 001        ; Unsigned Binary         ;
; OSD_VISIBLE    ; 01         ; Unsigned Binary         ;
+----------------+------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: core_info:info1 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; yoffset        ; 440   ; Signed Integer                      ;
; xoffset        ; 325   ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2keyb:kb|ps2_iobase:ps2_alt0 ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; clkfreq_g      ; 875   ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: osd:osd1|altsyncram:osd_buffer_rtl_0 ;
+------------------------------------+----------------------+---------------------------+
; Parameter Name                     ; Value                ; Type                      ;
+------------------------------------+----------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                   ;
; WIDTH_A                            ; 8                    ; Untyped                   ;
; WIDTHAD_A                          ; 11                   ; Untyped                   ;
; NUMWORDS_A                         ; 2048                 ; Untyped                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                   ;
; WIDTH_B                            ; 8                    ; Untyped                   ;
; WIDTHAD_B                          ; 11                   ; Untyped                   ;
; NUMWORDS_B                         ; 2048                 ; Untyped                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_dvd1      ; Untyped                   ;
+------------------------------------+----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                    ;
+-------------------------------+---------------------------------+
; Name                          ; Value                           ;
+-------------------------------+---------------------------------+
; Number of entity instances    ; 1                               ;
; Entity Instance               ; pll:U00|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                          ;
;     -- PLL_TYPE               ; AUTO                            ;
;     -- PRIMARY_CLOCK          ; INCLK0                          ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                           ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                               ;
;     -- VCO_MULTIPLY_BY        ; 0                               ;
;     -- VCO_DIVIDE_BY          ; 0                               ;
+-------------------------------+---------------------------------+


+----------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                 ;
+-------------------------------------------+--------------------------------------+
; Name                                      ; Value                                ;
+-------------------------------------------+--------------------------------------+
; Number of entity instances                ; 1                                    ;
; Entity Instance                           ; osd:osd1|altsyncram:osd_buffer_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                            ;
;     -- WIDTH_A                            ; 8                                    ;
;     -- NUMWORDS_A                         ; 2048                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                         ;
;     -- WIDTH_B                            ; 8                                    ;
;     -- NUMWORDS_B                         ; 2048                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                            ;
+-------------------------------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2keyb:kb|ps2_iobase:ps2_alt0"                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; send_rdy_o   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sigsending_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2keyb:kb"                                                                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; enable_i       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; functionkeys_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "core_info:info1"          ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; core_char1_s[5..1] ; Input ; Info     ; Stuck at GND ;
; core_char1_s[0]    ; Input ; Info     ; Stuck at VCC ;
; core_char2_s       ; Input ; Info     ; Stuck at GND ;
; core_char3_s[5..1] ; Input ; Info     ; Stuck at GND ;
; core_char3_s[0]    ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "osd:osd1"                                                                                                                                                                ;
+--------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity         ; Details                                                                                                                                      ;
+--------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; red_in[0]                ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; green_in[0]              ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; blue_in[0]               ; Input  ; Info             ; Stuck at GND                                                                                                                                 ;
; red_out[0]               ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; green_out[0]             ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; blue_out[0]              ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; pump_active_o            ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sram_a_o                 ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sram_d_o                 ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; sram_we_n_o              ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o          ; Output ; Critical Warning ; Can't connect expression with 2 array dimensions to port with 1 array dimensions                                                             ;
; config_buffer_o[15..3]   ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o[2][7..6] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o[1][7..6] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; config_buffer_o[0][7..6] ; Output ; Info             ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; conf_str                 ; Input  ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------------------+--------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga:vga1"                                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; scanlines ; Input  ; Info     ; Stuck at GND                                                                        ;
; blank     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:U00"                                                                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; areset ; Input  ; Info     ; Stuck at GND                                                                        ;
; c1     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 42                          ;
; cycloneiii_ff         ; 416                         ;
;     CLR               ; 30                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 135                         ;
;     ENA CLR           ; 27                          ;
;     ENA CLR SLD       ; 11                          ;
;     ENA SCLR          ; 39                          ;
;     SCLR              ; 75                          ;
;     plain             ; 94                          ;
; cycloneiii_io_obuf    ; 7                           ;
; cycloneiii_lcell_comb ; 877                         ;
;     arith             ; 280                         ;
;         2 data inputs ; 211                         ;
;         3 data inputs ; 69                          ;
;     normal            ; 597                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 34                          ;
;         2 data inputs ; 52                          ;
;         3 data inputs ; 79                          ;
;         4 data inputs ; 428                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 9.70                        ;
; Average LUT depth     ; 3.77                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Oct 14 22:41:17 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mc2 -c mc2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/core_info.vhd
    Info (12022): Found design unit 1: core_info-rtl File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/core_info.vhd Line: 38
    Info (12023): Found entity 1: core_info File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/core_info.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/osd.sv
    Info (12023): Found entity 1: osd File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/osd.sv Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/encoder.vhd
    Info (12022): Found design unit 1: encoder-rtl File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/encoder.vhd Line: 22
    Info (12023): Found entity 1: encoder File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/encoder.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/altddio_out1.vhd
    Info (12022): Found design unit 1: altddio_out1-SYN File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/altddio_out1.vhd Line: 53
    Info (12023): Found entity 1: altddio_out1 File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/altddio_out1.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmidelay.vhd
    Info (12022): Found design unit 1: hdmi_delay_line-rtl File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmidelay.vhd Line: 21
    Info (12023): Found entity 1: hdmi_delay_line File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmidelay.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmidataencoder.v
    Info (12023): Found entity 1: hdmidataencoder File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmidataencoder.v Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmi_out_altera.vhd
    Info (12022): Found design unit 1: hdmi_out_altera-Behavioral File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi_out_altera.vhd Line: 49
    Info (12023): Found entity 1: hdmi_out_altera File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi_out_altera.vhd Line: 37
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/hdmi/hdmi.vhd
    Info (12022): Found design unit 1: hdmi-rtl File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi.vhd Line: 50
    Info (12023): Found entity 1: hdmi File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/hdmi/hdmi.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/debounce.vhd
    Info (12022): Found design unit 1: debounce-logic File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/debounce.vhd Line: 36
    Info (12023): Found entity 1: debounce File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/debounce.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard-logic File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_keyboard.vhd Line: 38
    Info (12023): Found entity 1: ps2_keyboard File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_keyboard.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/ps2_iobase.vhd
    Info (12022): Found design unit 1: ps2_iobase-rtl File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 40
    Info (12023): Found entity 1: ps2_iobase File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/keyboard.vhd
    Info (12022): Found design unit 1: ps2keyb-rtl File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 61
    Info (12023): Found entity 1: ps2keyb File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file /users/csanc/personaldrive/proyectos/multicore/spi/cores/_multicore_core/src/vga.v
    Info (12023): Found entity 1: vga File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/vga.v Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: top-Behavior File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 95
    Info (12023): Found entity 1: top File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd Line: 54
    Info (12023): Found entity 1: pll File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd Line: 42
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top.vhd(191): object "clk_dvi" assigned a value but never read File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 191
Warning (10541): VHDL Signal Declaration warning at top.vhd(198): used implicit default value for signal "btn_reset_s" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 198
Warning (10036): Verilog HDL or VHDL warning at top.vhd(217): object "vga_blank_s" assigned a value but never read File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 217
Warning (10036): Verilog HDL or VHDL warning at top.vhd(228): object "FKeys_s" assigned a value but never read File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 228
Warning (10036): Verilog HDL or VHDL warning at top.vhd(232): object "joy2_s" assigned a value but never read File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 232
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(301): port or argument "red_out" has 1/5 unassociated elements File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 301
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(301): port or argument "green_out" has 1/5 unassociated elements File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 301
Critical Warning (10920): VHDL Incomplete Partial Association warning at top.vhd(301): port or argument "blue_out" has 1/5 unassociated elements File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 301
Info (12128): Elaborating entity "pll" for hierarchy "pll:U00" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 275
Info (12128): Elaborating entity "altpll" for hierarchy "pll:U00|altpll:altpll_component" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "pll:U00|altpll:altpll_component" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd Line: 148
Info (12133): Instantiated megafunction "pll:U00|altpll:altpll_component" with the following parameter: File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/pll.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "125"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "63"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "63"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v Line: 30
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:U00|altpll:altpll_component|pll_altpll:auto_generated" File: d:/quartus18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga" for hierarchy "vga:vga1" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 283
Info (12128): Elaborating entity "osd" for hierarchy "osd:osd1" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 301
Info (12128): Elaborating entity "core_info" for hierarchy "core_info:info1" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 339
Info (12128): Elaborating entity "ps2keyb" for hierarchy "ps2keyb:kb" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 370
Warning (10036): Verilog HDL or VHDL warning at keyboard.vhd(73): object "ctrl_s" assigned a value but never read File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 73
Warning (10036): Verilog HDL or VHDL warning at keyboard.vhd(74): object "alt_s" assigned a value but never read File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 74
Warning (10036): Verilog HDL or VHDL warning at keyboard.vhd(88): object "ps2_sigsend_s" assigned a value but never read File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 88
Warning (10631): VHDL Process Statement warning at keyboard.vhd(132): inferring latch(es) for signal or variable "keys_s", which holds its previous value in one or more paths through the process File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Warning (10631): VHDL Process Statement warning at keyboard.vhd(132): inferring latch(es) for signal or variable "fnkeys_s", which holds its previous value in one or more paths through the process File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[12]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[11]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[10]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[9]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[8]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[7]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[6]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[5]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[4]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[3]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[2]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "fnkeys_s[1]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "keys_s[5]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "keys_s[6]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (10041): Inferred latch for "keys_s[7]" at keyboard.vhd(132) File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 132
Info (12128): Elaborating entity "ps2_iobase" for hierarchy "ps2keyb:kb|ps2_iobase:ps2_alt0" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/keyboard.vhd Line: 96
Warning (276027): Inferred dual-clock RAM node "osd:osd1|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "osd:osd1|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "osd:osd1|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "osd:osd1|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dvd1.tdf
    Info (12023): Found entity 1: altsyncram_dvd1 File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/altsyncram_dvd1.tdf Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "stm_b12_io" has no driver File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 88
    Warning (13040): bidirectional pin "stm_b13_io" has no driver File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 89
    Warning (13040): bidirectional pin "stm_b15_io" has no driver File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 91
Info (13000): Registers with preset signals will power-up high File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 49
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ps2keyb:kb|ps2_iobase:ps2_alt0|ps2_data_io~en" is converted into an equivalent circuit using register "ps2keyb:kb|ps2_iobase:ps2_alt0|ps2_data_io~en_emulated" and latch "ps2keyb:kb|ps2_iobase:ps2_alt0|ps2_data_io~1" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 29
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_r_o[0]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 71
    Warning (13410): Pin "vga_r_o[1]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 71
    Warning (13410): Pin "vga_r_o[2]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 71
    Warning (13410): Pin "vga_g_o[0]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 72
    Warning (13410): Pin "vga_g_o[1]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 72
    Warning (13410): Pin "vga_g_o[2]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 72
    Warning (13410): Pin "vga_b_o[0]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 73
    Warning (13410): Pin "vga_b_o[1]" is stuck at GND File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 73
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register ps2keyb:kb|ps2_iobase:ps2_alt0|rcount[2] will power up to Low File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 58
    Critical Warning (18010): Register ps2keyb:kb|ps2_iobase:ps2_alt0|rcount[0] will power up to Low File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 58
    Critical Warning (18010): Register ps2keyb:kb|ps2_iobase:ps2_alt0|fcount[2] will power up to Low File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 58
    Critical Warning (18010): Register ps2keyb:kb|ps2_iobase:ps2_alt0|fcount[0] will power up to Low File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/src/ps2_iobase.vhd Line: 58
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/output_files/mc2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "pll:U00|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/db/pll_altpll.v Line: 50
Warning (21074): Design contains 10 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "btn_n_i[1]" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "btn_n_i[2]" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "btn_n_i[3]" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "btn_n_i[4]" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 14
    Warning (15610): No output dependent on input pin "joy2_up_i" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 56
    Warning (15610): No output dependent on input pin "joy2_down_i" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 57
    Warning (15610): No output dependent on input pin "joy2_left_i" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 58
    Warning (15610): No output dependent on input pin "joy2_right_i" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 59
    Warning (15610): No output dependent on input pin "joy2_p6_i" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 60
    Warning (15610): No output dependent on input pin "joy2_p9_i" File: C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/top.vhd Line: 61
Info (21057): Implemented 1039 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 19 output pins
    Info (21060): Implemented 6 bidirectional pins
    Info (21061): Implemented 988 logic cells
    Info (21064): Implemented 8 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 48 warnings
    Info: Peak virtual memory: 4878 megabytes
    Info: Processing ended: Mon Oct 14 22:41:31 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/csanc/PersonalDrive/proyectos/Multicore/SPI/CORES/_Multicore_core/synth/UnAmiga/output_files/mc2.map.smsg.


