
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003626                       # Number of seconds simulated
sim_ticks                                  3626381703                       # Number of ticks simulated
final_tick                               530618820315                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169634                       # Simulator instruction rate (inst/s)
host_op_rate                                   214182                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304302                       # Simulator tick rate (ticks/s)
host_mem_usage                               16887760                       # Number of bytes of host memory used
host_seconds                                 11917.06                       # Real time elapsed on the host
sim_insts                                  2021537452                       # Number of instructions simulated
sim_ops                                    2552415886                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       521600                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       206976                       # Number of bytes read from this memory
system.physmem.bytes_read::total               739072                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           10496                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       142464                       # Number of bytes written to this memory
system.physmem.bytes_written::total            142464                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4075                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1617                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  5774                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1113                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1113                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1517766                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    143834831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1376579                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     57075073                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               203804249                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1517766                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1376579                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2894345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39285440                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39285440                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39285440                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1517766                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    143834831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1376579                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     57075073                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              243089689                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8696360                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3147443                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2553697                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214623                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1290038                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1237395                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334187                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9276                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292424                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17341606                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3147443                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1571582                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3660542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1130147                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        602141                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621034                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99556                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8465746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.526145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.325293                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4805204     56.76%     56.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229725      2.71%     59.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          258547      3.05%     62.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          476913      5.63%     68.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          213936      2.53%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328018      3.87%     74.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180183      2.13%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          154548      1.83%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1818672     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8465746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361926                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.994122                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475156                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       553717                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3492417                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35917                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        908538                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535501                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2081                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20648263                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4932                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        908538                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3665630                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         151233                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       138925                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3333400                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       268015                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19841333                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5242                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        143225                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        77531                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1829                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27791622                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92409316                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92409316                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10730939                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4132                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2473                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           685877                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1850908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944024                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13427                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       278360                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18634876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4136                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14994456                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29625                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6309829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18886490                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          764                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8465746                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771191                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.924272                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2978584     35.18%     35.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797570     21.23%     56.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1209268     14.28%     70.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       844912      9.98%     80.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       712479      8.42%     89.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       381215      4.50%     93.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       379096      4.48%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87929      1.04%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74693      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8465746                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108828     76.23%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             3      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15743     11.03%     87.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18188     12.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12501074     83.37%     83.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212337      1.42%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1492228      9.95%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       787167      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14994456                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.724222                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142762                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009521                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38627045                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24948999                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14558045                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15137218                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        29725                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       725565                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          207                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          171                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       238807                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        908538                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          59665                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9552                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18639017                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65628                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1850908                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944024                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2454                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          6970                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          171                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126088                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       124172                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       250260                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14708901                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392384                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       285555                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2147146                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082865                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754762                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.691386                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14569648                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14558045                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9530228                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26742244                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.674039                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356374                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6357361                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217367                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7557208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.625162                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.162165                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2999116     39.69%     39.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051687     27.15%     66.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       841973     11.14%     77.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419219      5.55%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       427973      5.66%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       166776      2.21%     91.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183207      2.42%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94671      1.25%     95.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372586      4.93%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7557208                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372586                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25823503                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38187476                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5513                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 230614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.869636                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.869636                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149907                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149907                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66119354                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20126246                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19097415                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8696360                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3209466                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2612659                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217031                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1314852                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1251350                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          338555                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9677                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3362568                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17512091                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3209466                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1589905                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3882281                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1116645                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        487244                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           39                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1647941                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        88767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8629762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.510589                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.324774                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4747481     55.01%     55.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          401338      4.65%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          400533      4.64%     64.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          499022      5.78%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          154468      1.79%     71.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          196038      2.27%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          163428      1.89%     76.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          151950      1.76%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1915504     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8629762                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.369059                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.013727                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3526821                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       459439                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3711461                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        34725                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        897312                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       544673                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          338                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20883142                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1951                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        897312                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3686818                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          54691                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       220821                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3583893                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       186224                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20161112                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        115354                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        50440                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28303262                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     93933448                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     93933448                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17588424                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10714838                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3698                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1947                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           513331                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1867299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       968801                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8938                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       328220                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18957506                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3709                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15269270                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31697                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6316122                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19071747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          146                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8629762                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769373                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.908306                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3063375     35.50%     35.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1784797     20.68%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1213299     14.06%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       836391      9.69%     79.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       824020      9.55%     89.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398614      4.62%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       376937      4.37%     98.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        60702      0.70%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        71627      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8629762                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          96855     75.58%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16153     12.60%     88.18% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15145     11.82%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12763834     83.59%     83.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       191321      1.25%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1745      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1510212      9.89%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       802158      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15269270                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755823                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             128153                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008393                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39328152                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25277461                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14844001                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15397423                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        18743                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       719676                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       240134                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        897312                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          31561                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4668                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18961220                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        39946                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1867299                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       968801                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1933                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3646                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       130990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       122500                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       253490                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     15005305                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1409976                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       263965                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2185531                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2143878                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            775555                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.725470                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14861444                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14844001                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9640238                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27200562                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.706921                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354413                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10230651                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12610959                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6350297                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3563                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       218601                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7732450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.630914                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.161501                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3044675     39.38%     39.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2111332     27.30%     66.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       857451     11.09%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       466696      6.04%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       410642      5.31%     89.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       167764      2.17%     91.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188702      2.44%     93.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       110467      1.43%     95.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       374721      4.85%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7732450                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10230651                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12610959                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1876290                       # Number of memory references committed
system.switch_cpus1.commit.loads              1147623                       # Number of loads committed
system.switch_cpus1.commit.membars               1772                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1829961                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11352464                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       260656                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       374721                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26318816                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38820699                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2375                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  66598                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10230651                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12610959                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10230651                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.850030                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.850030                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.176429                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.176429                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67352596                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20632904                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19286196                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3556                       # number of misc regfile writes
system.l2.replacements                           5786                       # number of replacements
system.l2.tagsinuse                       2045.988498                       # Cycle average of tags in use
system.l2.total_refs                            61058                       # Total number of references to valid blocks.
system.l2.sampled_refs                           7834                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.793975                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            14.470017                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.881532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    851.815237                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.626032                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    438.588854                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            403.666157                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            309.940670                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007065                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.006778                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.415925                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.006653                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.214155                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.197103                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.151338                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999018                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3434                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2245                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5684                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1669                       # number of Writeback hits
system.l2.Writeback_hits::total                  1669                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           63                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3497                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2283                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5785                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3497                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2283                       # number of overall hits
system.l2.overall_hits::total                    5785                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4075                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1617                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  5774                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4075                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1617                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5774                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4075                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1617                       # number of overall misses
system.l2.overall_misses::total                  5774                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2010895                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    184606172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1858706                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     72546035                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       261021808                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2010895                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    184606172                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1858706                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     72546035                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        261021808                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2010895                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    184606172                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1858706                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     72546035                       # number of overall miss cycles
system.l2.overall_miss_latency::total       261021808                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7509                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3862                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               11458                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1669                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1669                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           63                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               101                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7572                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3900                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                11559                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7572                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3900                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               11559                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.542682                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.418695                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.503927                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.538167                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.414615                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.499524                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.538167                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.414615                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.499524                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst        46765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45302.128098                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47659.128205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44864.585652                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45206.409422                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst        46765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45302.128098                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47659.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44864.585652                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45206.409422                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst        46765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45302.128098                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47659.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44864.585652                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45206.409422                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1113                       # number of writebacks
system.l2.writebacks::total                      1113                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4075                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1617                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             5774                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4075                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5774                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4075                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5774                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1763656                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    161141271                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1636758                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     63167631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    227709316                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1763656                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    161141271                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1636758                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     63167631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    227709316                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1763656                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    161141271                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1636758                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     63167631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    227709316                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.542682                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.418695                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.503927                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.538167                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.414615                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.499524                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.538167                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.414615                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.499524                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41015.255814                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39543.870184                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 41968.153846                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39064.706865                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39437.013509                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41015.255814                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39543.870184                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 41968.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39064.706865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39437.013509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41015.255814                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39543.870184                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 41968.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39064.706865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39437.013509                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               514.354480                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001629700                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1929922.350674                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.354480                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067876                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.824286                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1620973                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1620973                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1620973                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1620973                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1620973                       # number of overall hits
system.cpu0.icache.overall_hits::total        1620973                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           61                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           61                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           61                       # number of overall misses
system.cpu0.icache.overall_misses::total           61                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2787428                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2787428                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2787428                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2787428                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2787428                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2787428                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621034                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621034                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621034                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621034                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621034                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 45695.540984                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 45695.540984                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 45695.540984                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 45695.540984                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 45695.540984                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 45695.540984                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2306121                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2306121                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2306121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2306121                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2306121                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2306121                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49066.404255                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49066.404255                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49066.404255                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49066.404255                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49066.404255                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49066.404255                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7572                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164579691                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7828                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              21024.487864                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.528678                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.471322                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888784                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111216                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1084931                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1084931                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701546                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701546                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2384                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2384                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1786477                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1786477                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1786477                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1786477                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        14919                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        14919                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          233                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          233                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15152                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15152                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15152                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15152                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    581240639                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    581240639                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9185055                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9185055                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    590425694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    590425694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    590425694                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    590425694                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1099850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1099850                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2384                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1801629                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1801629                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1801629                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1801629                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013565                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013565                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000332                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000332                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008410                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008410                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008410                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008410                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 38959.758630                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 38959.758630                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39420.836910                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39420.836910                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 38966.848865                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38966.848865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 38966.848865                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38966.848865                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          843                       # number of writebacks
system.cpu0.dcache.writebacks::total              843                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7410                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7410                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          170                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          170                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7580                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7580                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7580                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7580                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7509                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7509                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           63                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7572                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7572                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7572                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    221698253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    221698253                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1589144                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1589144                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    223287397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    223287397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    223287397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    223287397                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000090                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004203                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004203                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29524.337861                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29524.337861                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25224.507937                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25224.507937                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29488.562731                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29488.562731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29488.562731                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29488.562731                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.258575                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002963459                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1974337.517717                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    37.258575                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          468                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059709                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.750000                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809709                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1647890                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1647890                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1647890                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1647890                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1647890                       # number of overall hits
system.cpu1.icache.overall_hits::total        1647890                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2702413                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2702413                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2702413                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2702413                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2702413                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2702413                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1647941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1647941                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1647941                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1647941                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1647941                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1647941                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000031                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 52988.490196                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 52988.490196                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 52988.490196                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 52988.490196                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 52988.490196                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 52988.490196                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2213457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2213457                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2213457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2213457                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2213457                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2213457                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55336.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 55336.425000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 55336.425000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 55336.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 55336.425000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 55336.425000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3900                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148142759                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4156                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35645.514678                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.210377                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.789623                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.856291                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.143709                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1105033                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1105033                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       724846                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        724846                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1881                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1881                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1778                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1778                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1829879                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1829879                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1829879                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1829879                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7906                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7906                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          155                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          155                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8061                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8061                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8061                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8061                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    287221517                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    287221517                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5336717                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5336717                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    292558234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    292558234                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    292558234                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    292558234                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1112939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1112939                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       725001                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       725001                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1881                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1778                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1837940                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1837940                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1837940                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1837940                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.007104                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.007104                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000214                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000214                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.004386                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.004386                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.004386                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.004386                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 36329.561978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 36329.561978                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34430.432258                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34430.432258                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 36293.044784                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 36293.044784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 36293.044784                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 36293.044784                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          826                       # number of writebacks
system.cpu1.dcache.writebacks::total              826                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4044                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4044                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          117                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         4161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         4161                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         4161                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         4161                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3862                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3862                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3900                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3900                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3900                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     97201652                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     97201652                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       919507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       919507                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     98121159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     98121159                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     98121159                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     98121159                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003470                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000052                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 25168.734335                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 25168.734335                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24197.552632                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24197.552632                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 25159.271538                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 25159.271538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 25159.271538                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 25159.271538                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
