# sv-uvm-labs
This project implements a simple hardware design using SystemVerilog and builds a verification environment based on the UVM architecture.
## adder
https://edaplayground.com/x/Px73
