<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Atmel Radio: F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sysctrl.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">Atmel Radio
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">F:/Downloads/Uni/Masters/Project/Software/Atmel/Mbed/Atmel_radio_zip_samr21g18a/Atmel_radio/mbed/TARGET_SAMR21G18A/ins_sysctrl.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ins__sysctrl_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00044"></a>00044 <span class="preprocessor">#ifndef _SAMR21_SYSCTRL_INSTANCE_</span>
<a name="l00045"></a>00045 <span class="preprocessor"></span><span class="preprocessor">#define _SAMR21_SYSCTRL_INSTANCE_</span>
<a name="l00046"></a>00046 <span class="preprocessor"></span>
<a name="l00047"></a>00047 <span class="comment">/* ========== Register definition for SYSCTRL peripheral ========== */</span>
<a name="l00048"></a>00048 <span class="preprocessor">#if (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span>
<a name="l00049"></a>00049 <span class="preprocessor"></span><span class="preprocessor">#define REG_SYSCTRL_INTENCLR       (0x40000800U) </span>
<a name="l00050"></a>00050 <span class="preprocessor">#define REG_SYSCTRL_INTENSET       (0x40000804U) </span>
<a name="l00051"></a>00051 <span class="preprocessor">#define REG_SYSCTRL_INTFLAG        (0x40000808U) </span>
<a name="l00052"></a>00052 <span class="preprocessor">#define REG_SYSCTRL_PCLKSR         (0x4000080CU) </span>
<a name="l00053"></a>00053 <span class="preprocessor">#define REG_SYSCTRL_XOSC           (0x40000810U) </span>
<a name="l00054"></a>00054 <span class="preprocessor">#define REG_SYSCTRL_XOSC32K        (0x40000814U) </span>
<a name="l00055"></a>00055 <span class="preprocessor">#define REG_SYSCTRL_OSC32K         (0x40000818U) </span>
<a name="l00056"></a>00056 <span class="preprocessor">#define REG_SYSCTRL_OSCULP32K      (0x4000081CU) </span>
<a name="l00057"></a>00057 <span class="preprocessor">#define REG_SYSCTRL_OSC8M          (0x40000820U) </span>
<a name="l00058"></a>00058 <span class="preprocessor">#define REG_SYSCTRL_DFLLCTRL       (0x40000824U) </span>
<a name="l00059"></a>00059 <span class="preprocessor">#define REG_SYSCTRL_DFLLVAL        (0x40000828U) </span>
<a name="l00060"></a>00060 <span class="preprocessor">#define REG_SYSCTRL_DFLLMUL        (0x4000082CU) </span>
<a name="l00061"></a>00061 <span class="preprocessor">#define REG_SYSCTRL_DFLLSYNC       (0x40000830U) </span>
<a name="l00062"></a>00062 <span class="preprocessor">#define REG_SYSCTRL_BOD33          (0x40000834U) </span>
<a name="l00063"></a>00063 <span class="preprocessor">#define REG_SYSCTRL_VREG           (0x4000083CU) </span>
<a name="l00064"></a>00064 <span class="preprocessor">#define REG_SYSCTRL_VREF           (0x40000840U) </span>
<a name="l00065"></a>00065 <span class="preprocessor">#define REG_SYSCTRL_DPLLCTRLA      (0x40000844U) </span>
<a name="l00066"></a>00066 <span class="preprocessor">#define REG_SYSCTRL_DPLLRATIO      (0x40000848U) </span>
<a name="l00067"></a>00067 <span class="preprocessor">#define REG_SYSCTRL_DPLLCTRLB      (0x4000084CU) </span>
<a name="l00068"></a>00068 <span class="preprocessor">#define REG_SYSCTRL_DPLLSTATUS     (0x40000850U) </span>
<a name="l00069"></a>00069 <span class="preprocessor">#else</span>
<a name="l00070"></a><a class="code" href="ins__sysctrl_8h.html#a6006b084273ae310e684b8b9b44f43a0">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define REG_SYSCTRL_INTENCLR       (*(RwReg  *)0x40000800U) </span>
<a name="l00071"></a><a class="code" href="ins__sysctrl_8h.html#af505c31a83965402b5d1c3a6c2068439">00071</a> <span class="preprocessor">#define REG_SYSCTRL_INTENSET       (*(RwReg  *)0x40000804U) </span>
<a name="l00072"></a><a class="code" href="ins__sysctrl_8h.html#aa3f5ddf6fcf1ccf821e0255b84970a23">00072</a> <span class="preprocessor">#define REG_SYSCTRL_INTFLAG        (*(RwReg  *)0x40000808U) </span>
<a name="l00073"></a><a class="code" href="ins__sysctrl_8h.html#acac86f09d2d0c8136da448ce3da17010">00073</a> <span class="preprocessor">#define REG_SYSCTRL_PCLKSR         (*(RoReg  *)0x4000080CU) </span>
<a name="l00074"></a><a class="code" href="ins__sysctrl_8h.html#a94bbef144398338a768286f497c62ae0">00074</a> <span class="preprocessor">#define REG_SYSCTRL_XOSC           (*(RwReg16*)0x40000810U) </span>
<a name="l00075"></a><a class="code" href="ins__sysctrl_8h.html#aeb80eb4be64db5308fbd20c1f761ee7a">00075</a> <span class="preprocessor">#define REG_SYSCTRL_XOSC32K        (*(RwReg16*)0x40000814U) </span>
<a name="l00076"></a><a class="code" href="ins__sysctrl_8h.html#afeb0b1a3d126442a03bb36f6c90f56d6">00076</a> <span class="preprocessor">#define REG_SYSCTRL_OSC32K         (*(RwReg  *)0x40000818U) </span>
<a name="l00077"></a><a class="code" href="ins__sysctrl_8h.html#ac3086f377ebab6122db0827d05bcff36">00077</a> <span class="preprocessor">#define REG_SYSCTRL_OSCULP32K      (*(RwReg8 *)0x4000081CU) </span>
<a name="l00078"></a><a class="code" href="ins__sysctrl_8h.html#a3d2d429d9bd5e0f6401ba1fe945332e9">00078</a> <span class="preprocessor">#define REG_SYSCTRL_OSC8M          (*(RwReg  *)0x40000820U) </span>
<a name="l00079"></a><a class="code" href="ins__sysctrl_8h.html#a3f17aba6ccb0a0d6c55eb1844c11f342">00079</a> <span class="preprocessor">#define REG_SYSCTRL_DFLLCTRL       (*(RwReg16*)0x40000824U) </span>
<a name="l00080"></a><a class="code" href="ins__sysctrl_8h.html#a743b8d7ebc725e89e73105d1d28af1b5">00080</a> <span class="preprocessor">#define REG_SYSCTRL_DFLLVAL        (*(RwReg  *)0x40000828U) </span>
<a name="l00081"></a><a class="code" href="ins__sysctrl_8h.html#a31581eaaad80edf024ca76e57ac16b34">00081</a> <span class="preprocessor">#define REG_SYSCTRL_DFLLMUL        (*(RwReg  *)0x4000082CU) </span>
<a name="l00082"></a><a class="code" href="ins__sysctrl_8h.html#ac03474ce937b86cdc25c27df15aea89b">00082</a> <span class="preprocessor">#define REG_SYSCTRL_DFLLSYNC       (*(RwReg8 *)0x40000830U) </span>
<a name="l00083"></a><a class="code" href="ins__sysctrl_8h.html#aa8c7252a1945f2506792c99d667f1f7a">00083</a> <span class="preprocessor">#define REG_SYSCTRL_BOD33          (*(RwReg  *)0x40000834U) </span>
<a name="l00084"></a><a class="code" href="ins__sysctrl_8h.html#a8341cd3e787998db69338e676568ed97">00084</a> <span class="preprocessor">#define REG_SYSCTRL_VREG           (*(RwReg16*)0x4000083CU) </span>
<a name="l00085"></a><a class="code" href="ins__sysctrl_8h.html#a64345d3151ece1059db8b111c7c01dca">00085</a> <span class="preprocessor">#define REG_SYSCTRL_VREF           (*(RwReg  *)0x40000840U) </span>
<a name="l00086"></a><a class="code" href="ins__sysctrl_8h.html#a469c6df9239ed11d14b0ef5c21643eba">00086</a> <span class="preprocessor">#define REG_SYSCTRL_DPLLCTRLA      (*(RwReg8 *)0x40000844U) </span>
<a name="l00087"></a><a class="code" href="ins__sysctrl_8h.html#a30a06c3c6b32c6c278364d91aa00de41">00087</a> <span class="preprocessor">#define REG_SYSCTRL_DPLLRATIO      (*(RwReg  *)0x40000848U) </span>
<a name="l00088"></a><a class="code" href="ins__sysctrl_8h.html#a903e2c65482204e16b671a5c6118589e">00088</a> <span class="preprocessor">#define REG_SYSCTRL_DPLLCTRLB      (*(RwReg  *)0x4000084CU) </span>
<a name="l00089"></a><a class="code" href="ins__sysctrl_8h.html#a136d590779e6432e52d51bb3ea100f1c">00089</a> <span class="preprocessor">#define REG_SYSCTRL_DPLLSTATUS     (*(RoReg8 *)0x40000850U) </span>
<a name="l00090"></a>00090 <span class="preprocessor">#endif </span><span class="comment">/* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span>
<a name="l00091"></a>00091 
<a name="l00092"></a>00092 <span class="comment">/* ========== Instance parameters for SYSCTRL peripheral ========== */</span>
<a name="l00093"></a>00093 <span class="preprocessor">#define SYSCTRL_BGAP_CALIB_MSB      11</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_CALIB_MSB     5</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLL48M_COARSE_MSB  5</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLL48M_FINE_MSB    9</span>
<a name="l00097"></a>00097 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_GCLK_ID_DFLL48      0        // Index of Generic Clock for DFLL48</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_GCLK_ID_FDPLL       1        // Index of Generic Clock for DPLL</span>
<a name="l00099"></a>00099 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_GCLK_ID_FDPLL32K    2        // Index of Generic Clock for DPLL 32K</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_COARSE_CALIB_MSB 6</span>
<a name="l00101"></a>00101 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_POR33_ENTEST_MSB    1</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_ULPVREF_DIVLEV_MSB  3</span>
<a name="l00103"></a>00103 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_ULPVREG_FORCEGAIN_MSB 1</span>
<a name="l00104"></a>00104 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_ULPVREG_RAMREFSEL_MSB 2</span>
<a name="l00105"></a>00105 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREF_CONTROL_MSB    48</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREF_STATUS_MSB     7</span>
<a name="l00107"></a>00107 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREG_LEVEL_MSB      2</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD12_VERSION       0x111</span>
<a name="l00109"></a>00109 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_BOD33_VERSION       0x111</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_DFLL48M_VERSION     0x301</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_FDPLL_VERSION       0x111</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSCULP32K_VERSION   0x111</span>
<a name="l00113"></a>00113 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC8M_VERSION       0x120</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_OSC32K_VERSION      0x1101</span>
<a name="l00115"></a>00115 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREF_VERSION        0x200</span>
<a name="l00116"></a>00116 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_VREG_VERSION        0x201</span>
<a name="l00117"></a>00117 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC_VERSION        0x1111</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span><span class="preprocessor">#define SYSCTRL_XOSC32K_VERSION     0x1111</span>
<a name="l00119"></a>00119 <span class="preprocessor"></span>
<a name="l00120"></a>00120 <span class="preprocessor">#endif </span><span class="comment">/* _SAMR21_SYSCTRL_INSTANCE_ */</span>
</pre></div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jun 23 2016 20:43:06 for Atmel Radio by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
