$date
	Sun Apr 14 16:11:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module full_adder_tb $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module FA $end
$var wire 1 & a $end
$var wire 1 ' b $end
$var wire 1 ( cin $end
$var wire 1 ! cout $end
$var wire 1 " sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
1&
0%
0$
1#
1"
0!
$end
#10000
0"
1!
1$
1'
#20000
0!
1"
1%
1(
0$
0'
0#
0&
#30000
1!
0"
1$
1'
#40000
1"
1#
1&
#50000
