// Seed: 3340937866
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    input tri0 id_5,
    input tri1 id_6,
    output tri0 id_7
);
  wire id_9;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd81,
    parameter id_11 = 32'd5
) (
    output wor id_0,
    output supply1 id_1,
    input uwire id_2,
    input wand id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply0 id_6
    , id_9,
    output wire id_7
);
  assign id_9 = id_2 > id_4 && 1 ? id_3 : id_9 - 1;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_9,
      id_5,
      id_3,
      id_6,
      id_1
  );
  defparam id_10.id_11 = id_10;
endmodule
