import logging
import math

import torch
import triton
import triton.language as tl

from flag_gems.ops.sparse_sampled_addmm import _broadcast_sparse_csr
from flag_gems.runtime import torch_device_fn
from flag_gems.utils import libentry
from flag_gems.utils import triton_lang_extension as ext

logger = logging.getLogger(__name__)


_SAMPLED_ADDMM_DTYPES = {
    torch.float16,
    torch.bfloat16,
    torch.float32,
    torch.float64,
}

# The dense scratch buffer is padded so that *every* tile in the autotune pool
# divides it exactly.  That lets the GEMM kernel store its tile with no mask at
# all (masked 2D block stores are known to overrun on this backend).
#
# INVARIANT: every TILE_M / TILE_N in `_gemm_autotune` must divide _DENSE_ALIGN.
# If a tile with a non-256 factor (192, 384, ...) is ever added to that pool,
# _DENSE_ALIGN has to be adjusted too, otherwise the unmasked GEMM store runs
# past the end of `dense`.
_DENSE_ALIGN = 256
# Block width for the combine pass, which is a flat 1-D sweep over nnz.
_COMBINE_BLOCK_SMALL = 2048
_COMBINE_BLOCK_LARGE = 8192
_COMBINE_LARGE_NNZ = 4 * 1024 * 1024


def _pos_plan(nnz_per_batch, M):
    """(ROWS_PER_PROGRAM, BLOCK) for the row-grouped position pass.

    The original per-row launch used `(B * M,)` programs, i.e. one program per
    matrix row.  On this backend a program costs ~0.10 us of fixed overhead
    regardless of how little work it does, and the BlasBenchmark core shapes
    average only 38..410 nnz per row, so that fixed cost dominated the whole op
    (at M=N=384 the pos pass was 0.65 ms out of a 0.71 ms total).

    Grouping `R` rows into one program divides the program count by `R`; the row
    of each nnz is recovered by comparing its index against the `R` crow
    boundaries of the group (scalar loads shared by every lane, so no per-lane
    gather).

    The table below is the re-swept optimum for the *int32* kernel
    `_ssa_pos_group_kernel_narrow` (sweep_pos32.py, R in {4..64} x BLOCK in
    {512..4096}).  int32 arithmetic and a 4-byte `pos` element roughly halve both
    the address arithmetic and the pos traffic, which shifts the optimum to a
    larger R / larger BLOCK than the int64 kernel used (see `_pos_plan_wide`).
    """
    avg = max(1, nnz_per_batch // max(1, M))
    if avg <= 64:
        return 32, 2048
    if avg <= 128:
        return 16, 2048
    if avg <= 256:
        return 16, 4096
    return 8, 4096


def _pos_plan_wide(nnz_per_batch, M):
    """int64 fallback table (the pre-existing, already-validated shape).

    Used only when the flat dense scratch does not fit in int32; kept exactly as
    the int64 kernel was tuned so the fallback keeps its measured performance.
    """
    avg = max(1, nnz_per_batch // max(1, M))
    if avg <= 64:
        return 8, 512
    if avg <= 128:
        return 8, 1024
    if avg <= 256:
        return 4, 1024
    return 4, 2048


def _combine_block(nnz):
    return _COMBINE_BLOCK_LARGE if nnz > _COMBINE_LARGE_NNZ else _COMBINE_BLOCK_SMALL


def _heur_group_m(args):
    if args["TILE_M"] > args["TILE_N"]:
        return 1
    return (args["M"] + args["TILE_M"] - 1) // args["TILE_M"]


def _heur_divisible_m(args):
    return args["M"] % args["TILE_M"] == 0


def _heur_divisible_n(args):
    return args["N"] % args["TILE_N"] == 0


def _heur_divisible_k(args):
    return args["K"] % args["TILE_K"] == 0


_gemm_autotune = triton.autotune(
    configs=[
        triton.Config({"TILE_M": 256, "TILE_N": 256, "TILE_K": 256}),
        triton.Config({"TILE_M": 256, "TILE_N": 256, "TILE_K": 128}),
        triton.Config({"TILE_M": 128, "TILE_N": 128, "TILE_K": 128}),
        triton.Config({"TILE_M": 16, "TILE_N": 16, "TILE_K": 16}),
    ],
    key=["M", "N", "K"],
)


@libentry()
@_gemm_autotune
@triton.heuristics(
    {
        "GROUP_M": _heur_group_m,
        "DIVISIBLE_M": _heur_divisible_m,
        "DIVISIBLE_N": _heur_divisible_n,
        "DIVISIBLE_K": _heur_divisible_k,
    }
)
@triton.jit
def _ssa_gemm_kernel(
    A,
    B,
    Out,
    M,
    N,
    K,
    OUT_ROW_STRIDE,
    OUT_BATCH_STRIDE,
    TILE_M: tl.constexpr,
    TILE_N: tl.constexpr,
    TILE_K: tl.constexpr,
    GROUP_M: tl.constexpr,
    DIVISIBLE_M: tl.constexpr,
    DIVISIBLE_N: tl.constexpr,
    DIVISIBLE_K: tl.constexpr,
):
    pid_b = ext.program_id(2)
    b64 = pid_b.to(tl.int64)
    A += b64 * M * K
    B += b64 * K * N
    Out += b64 * OUT_BATCH_STRIDE

    pidx = ext.program_id(0)
    pidy = ext.program_id(1)

    if GROUP_M == 1:
        pid_m, pid_n = pidx, pidy
    else:
        gridx = ext.num_programs(0)
        gridy = ext.num_programs(1)
        pid = pidx + pidy * gridx
        num_CTA_per_group = gridy * GROUP_M
        group_id = pid // num_CTA_per_group
        inner_group_id = pid % num_CTA_per_group
        GROUP_SIZE = tl.where(
            (group_id * GROUP_M + GROUP_M) > gridx, gridx % GROUP_M, GROUP_M
        )
        pid_m = group_id * GROUP_M + inner_group_id % GROUP_SIZE
        pid_n = inner_group_id // GROUP_SIZE

    offs_m = pid_m * TILE_M + tl.arange(0, TILE_M)
    offs_n = pid_n * TILE_N + tl.arange(0, TILE_N)
    offs_k = tl.arange(0, TILE_K)

    if not DIVISIBLE_M:
        mask_m = offs_m < M
    if not DIVISIBLE_N:
        mask_n = offs_n < N

    a_ptrs = A + offs_m[:, None] * K + offs_k[None, :]
    b_ptrs = B + offs_k[:, None] * N + offs_n[None, :]

    acc = tl.zeros((TILE_M, TILE_N), dtype=tl.float32)
    for k in range(0, tl.cdiv(K, TILE_K)):
        if DIVISIBLE_K:
            if DIVISIBLE_M:
                mask_a = tl.full([TILE_M, TILE_K], value=1, dtype=tl.int1)
            else:
                mask_a = mask_m[:, None]
            if DIVISIBLE_N:
                mask_b = tl.full([TILE_K, TILE_N], value=1, dtype=tl.int1)
            else:
                mask_b = mask_n[None, :]
        else:
            mask_k_row = offs_k[None, :] < K - k * TILE_K
            mask_k_col = offs_k[:, None] < K - k * TILE_K
            if DIVISIBLE_M:
                mask_a = mask_k_row
            else:
                mask_a = mask_m[:, None] & mask_k_row
            if DIVISIBLE_N:
                mask_b = mask_k_col
            else:
                mask_b = mask_k_col & mask_n[None, :]

        a = tl.load(a_ptrs, mask_a, other=0.0)
        b_val = tl.load(b_ptrs, mask_b, other=0.0)
        a_ptrs += TILE_K
        b_ptrs += TILE_K * N
        acc += tl.dot(a, b_val, out_dtype=tl.float32, allow_tf32=False)

    o_ptrs = Out + offs_m[:, None] * OUT_ROW_STRIDE + offs_n[None, :]
    tl.store(o_ptrs, acc)


@libentry()
@triton.jit
def _ssa_pos_group_kernel(
    crow_ptr,
    col_ptr,
    pos_ptr,
    M,
    nnz_per_batch,
    OUT_ROW_STRIDE,
    OUT_BATCH_STRIDE,
    R: tl.constexpr,
    BLOCK: tl.constexpr,
):
    pid_g = ext.program_id(0)
    b = ext.program_id(1)
    r0 = pid_g * R
    r1 = tl.minimum(r0 + R, M)
    b64 = b.to(tl.int64)

    crow_base = crow_ptr + b64 * (M + 1)
    row_start = tl.load(crow_base + r0).to(tl.int64)
    row_end = tl.load(crow_base + r1).to(tl.int64)

    col_base = col_ptr + b64 * nnz_per_batch
    out_base = pos_ptr + b64 * nnz_per_batch
    dense_base = b64 * OUT_BATCH_STRIDE + r0.to(tl.int64) * OUT_ROW_STRIDE

    for start in range(row_start, row_end, BLOCK):
        e = start + tl.arange(0, BLOCK)
        keep = e < row_end
        # Plain boundary mask, affine address.  Clamping the offset with
        # `tl.where` instead (safe = where(keep, e, row_start)) keeps the values
        # identical but makes the address non-affine, which degrades the block
        # DMA into a per-lane gather and costs 1.7x on this backend
        # (27.18 ms vs 15.95 ms measured at B=16, M=N=4096, BLOCK=256).
        c = tl.load(col_base + e, mask=keep, other=0).to(tl.int64)
        row = tl.zeros([BLOCK], dtype=tl.int64)
        for j in tl.static_range(R):
            bnd = tl.load(crow_base + tl.minimum(r0 + 1 + j, M)).to(tl.int64)
            row += (e >= bnd).to(tl.int64)
        tl.store(out_base + e, dense_base + row * OUT_ROW_STRIDE + c, mask=keep)


@libentry()
@triton.jit
def _ssa_pos_group_kernel_narrow(
    crow_ptr,
    col_ptr,
    pos_ptr,
    M,
    nnz_per_batch,
    OUT_ROW_STRIDE,
    OUT_BATCH_STRIDE,
    R: tl.constexpr,
    BLOCK: tl.constexpr,
):
    """int32 twin of `_ssa_pos_group_kernel` (see `_pos_plan`).

    Same math, but every index is int32: the row counter, the crow boundaries
    and the flat dense offset all stay below 2**31 (guaranteed by the caller's
    `B * Mp * Np < 2**31` guard), and `pos` itself is an int32 buffer.  That
    removes the 64-bit integer address arithmetic which dominates this pass on
    this backend, and halves the `pos` traffic.  The stored value is a pure
    integer function of the CSR structure, so the two kernels produce
    bit-identical `pos` (verified in check_narrow.py Part A).
    """
    pid_g = ext.program_id(0)
    b = ext.program_id(1)
    r0 = pid_g * R
    r1 = tl.minimum(r0 + R, M)
    crow_base = crow_ptr + b * (M + 1)
    row_start = tl.load(crow_base + r0).to(tl.int32)
    row_end = tl.load(crow_base + r1).to(tl.int32)

    col_base = col_ptr + b * nnz_per_batch
    out_base = pos_ptr + b * nnz_per_batch
    dense_base = b * OUT_BATCH_STRIDE + r0 * OUT_ROW_STRIDE

    for start in range(row_start, row_end, BLOCK):
        e = start + tl.arange(0, BLOCK)
        keep = e < row_end
        c = tl.load(col_base + e, mask=keep, other=0).to(tl.int32)
        row = tl.zeros([BLOCK], dtype=tl.int32)
        for j in tl.static_range(R):
            bnd = tl.load(crow_base + tl.minimum(r0 + 1 + j, M)).to(tl.int32)
            row += (e >= bnd).to(tl.int32)
        tl.store(out_base + e, dense_base + row * OUT_ROW_STRIDE + c, mask=keep)


@libentry()
@triton.jit(do_not_specialize=["alpha", "beta"])
def _ssa_combine_kernel(
    pos_ptr,
    dense_ptr,
    val_ptr,
    alpha,
    beta,
    n,
    BLOCK: tl.constexpr,
    MASKED: tl.constexpr,
):
    off = ext.program_id(0) * BLOCK + tl.arange(0, BLOCK)
    if MASKED:
        keep = off < n
        safe = tl.where(keep, off, 0)
        p = tl.load(pos_ptr + safe)
        d = tl.load(dense_ptr + p)
        v = tl.load(val_ptr + safe)
        res = alpha * d + beta * v.to(tl.float32)
        tl.store(val_ptr + off, res.to(v.dtype), mask=keep)
    else:
        p = tl.load(pos_ptr + off)
        d = tl.load(dense_ptr + p)
        v = tl.load(val_ptr + off)
        res = alpha * d + beta * v.to(tl.float32)
        tl.store(val_ptr + off, res.to(v.dtype))


def _align_up(x, a):
    return ((x + a - 1) // a) * a


def _sparse_sampled_addmm_impl(input, mat1, mat2, *, beta=1.0, alpha=1.0, out=None):
    if input.layout != torch.sparse_csr:
        raise RuntimeError(
            f"sparse_sampled_addmm: Expected input to have sparse csr layout, "
            f"but got {input.layout}"
        )
    if mat1.layout != torch.strided:
        raise RuntimeError(
            f"sparse_sampled_addmm: Expected mat1 to have strided layout, "
            f"but got {mat1.layout}"
        )
    if mat2.layout != torch.strided:
        raise RuntimeError(
            f"sparse_sampled_addmm: Expected mat2 to have strided layout, "
            f"but got {mat2.layout}"
        )
    if out is not None and out.layout != torch.sparse_csr:
        raise RuntimeError(
            f"sparse_sampled_addmm: Expected out to have sparse csr layout, "
            f"but got {out.layout}"
        )

    if input.dtype not in _SAMPLED_ADDMM_DTYPES:
        raise RuntimeError(
            f"sparse_sampled_addmm: Expected input to be floating-point, "
            f"but got {input.dtype}"
        )
    if input.dtype != mat1.dtype or input.dtype != mat2.dtype:
        raise RuntimeError(
            f"sparse_sampled_addmm: Expected all inputs to have the same dtype, "
            f"but got input={input.dtype}, mat1={mat1.dtype}, mat2={mat2.dtype}"
        )

    if input.dense_dim() != 0:
        raise RuntimeError("sparse_sampled_addmm: Expected non-hybrid input tensor")
    if out is not None and out.dense_dim() != 0:
        raise RuntimeError("sparse_sampled_addmm: Expected non-hybrid out tensor")

    if mat1.dim() < 2 or mat2.dim() < 2:
        raise RuntimeError(
            "sparse_sampled_addmm: Expected mat1 and mat2 to be at least 2-D matrices"
        )

    batch_dims = mat1.shape[:-2]
    M, K = mat1.shape[-2:]
    N = mat2.shape[-1]

    if mat2.shape[:-2] != batch_dims:
        raise RuntimeError(
            "sparse_sampled_addmm: Expected mat1 and mat2 to have the same batch size"
        )
    if input.dim() > 2 and input.shape[:-2] != batch_dims:
        raise RuntimeError(
            "sparse_sampled_addmm: Expected input and mat1 to have the same batch size"
        )
    if input.shape[-2] != M or input.shape[-1] != N:
        raise RuntimeError(
            "sparse_sampled_addmm: input.shape[-2:] must match (M, N) of mat1 @ mat2"
        )
    if mat2.shape[-2] != K:
        raise RuntimeError(
            "sparse_sampled_addmm: mat1 and mat2 shapes cannot be multiplied"
        )

    out_shape = batch_dims + (M, N)
    B = math.prod(batch_dims) if batch_dims else 1

    nnz_per_batch = input._nnz()
    nnz = nnz_per_batch * B

    if out is None:
        out = _broadcast_sparse_csr(input, out_shape)
    else:
        if out.shape != out_shape:
            raise RuntimeError(
                f"sparse_sampled_addmm: Expected out shape {out_shape}, got {out.shape}"
            )
        if out._nnz() != nnz_per_batch:
            raise RuntimeError(
                f"sparse_sampled_addmm: Expected out nnz per batch {nnz_per_batch}, "
                f"got {out._nnz()}"
            )
        if out is not input:
            out.copy_(_broadcast_sparse_csr(input, out_shape))

    if mat1.numel() == 0 or mat2.numel() == 0 or nnz == 0 or alpha == 0.0 or K == 0:
        out.values().mul_(beta)
        return out

    mat1_f = mat1.contiguous().reshape(B, M, K)
    mat2_f = mat2.contiguous().reshape(B, K, N)
    val_f = out.values().reshape(nnz)
    crow_2d = out.crow_indices().reshape(B, M + 1).contiguous()
    col_2d = out.col_indices().reshape(B, nnz_per_batch).contiguous()

    # Padded dense scratch: the GEMM writes every tile unmasked into it, and the
    # combine pass gathers only the (row, col) slots that are structurally
    # non-zero, so the padding is never read.
    Mp = _align_up(M, _DENSE_ALIGN)
    Np = _align_up(N, _DENSE_ALIGN)
    dense = torch.empty((B, Mp, Np), dtype=torch.float32, device=input.device)

    # pos[b * nnz_per_batch + e] = flat offset of value e inside `dense`.
    # Over-allocated by one block so that the row-tail store can never touch
    # memory outside this buffer.
    narrow = B * Mp * Np < (1 << 31) and B * (M + 1) < (1 << 31)
    if narrow:
        pos_rows, pos_block = _pos_plan(nnz_per_batch, M)
        pos = torch.empty(nnz + pos_block, dtype=torch.int32, device=input.device)
    else:
        pos_rows, pos_block = _pos_plan_wide(nnz_per_batch, M)
        pos = torch.empty(nnz + pos_block, dtype=torch.int64, device=input.device)

    logger.debug(
        "GEMS_KUNLUNXIN SPARSE_SAMPLED_ADDMM, [shape info]: batch=%s, M=%s, N=%s, "
        "K=%s, nnz=%s, Mp=%s, Np=%s",
        B,
        M,
        N,
        K,
        nnz,
        Mp,
        Np,
    )

    grid_gemm = lambda meta: (  # noqa: E731
        triton.cdiv(M, meta["TILE_M"]),
        triton.cdiv(N, meta["TILE_N"]),
        B,
    )
    combine_block = _combine_block(nnz)
    n_full = nnz // combine_block
    tail = n_full * combine_block

    pos_kernel = _ssa_pos_group_kernel_narrow if narrow else _ssa_pos_group_kernel

    with torch_device_fn.device(input.device):
        pos_kernel[(triton.cdiv(M, pos_rows), B)](
            crow_2d,
            col_2d,
            pos,
            M,
            nnz_per_batch,
            Np,
            Mp * Np,
            R=pos_rows,
            BLOCK=pos_block,
        )
        _ssa_gemm_kernel[grid_gemm](
            mat1_f,
            mat2_f,
            dense,
            M,
            N,
            K,
            Np,
            Mp * Np,
        )
        if n_full > 0:
            _ssa_combine_kernel[(n_full,)](
                pos,
                dense,
                val_f,
                alpha,
                beta,
                nnz,
                BLOCK=combine_block,
                MASKED=False,
            )
        if tail < nnz:
            _ssa_combine_kernel[(1,)](
                pos[tail:],
                dense,
                val_f[tail:],
                alpha,
                beta,
                nnz - tail,
                BLOCK=combine_block,
                MASKED=True,
            )

    return out


def sparse_sampled_addmm(input, mat1, mat2, *, beta=1.0, alpha=1.0):
    logger.debug("GEMS_KUNLUNXIN SPARSE_SAMPLED_ADDMM")
    return _sparse_sampled_addmm_impl(input, mat1, mat2, beta=beta, alpha=alpha)


def sparse_sampled_addmm_out(input, mat1, mat2, *, beta=1.0, alpha=1.0, out=None):
    logger.debug("GEMS_KUNLUNXIN SPARSE_SAMPLED_ADDMM_OUT")
    if out is None:
        raise TypeError("sparse_sampled_addmm(): out must be provided for out variant")
    return _sparse_sampled_addmm_impl(
        input, mat1, mat2, beta=beta, alpha=alpha, out=out
    )
