# EE2026_FPGA_Project
This project is part of National University of Singapore's EE2026 Digital Design, using Verilog HDL to program a FPGA (Digilent Basys3)

## Project Description
Insert Project Description

## Contents of Repo
- Basic Task A (Kenneth)
- Basic Task B (Jun Chen)
- Basic Task C (Jiaquan)
- Basic Task D (Sheng Bin)

## Structure

    Top_Student.v
    ├── flexible_clock_module.v
    ├── Oled_Display.v
    └── Mouse_Control.vhd

## Contraints Naming Convention
- switches:         `[15:0] SW`
- led:              `[15:0] led`
- 7-segment:        `[7:0] seg` and `[3:0] an` and `dp`
- push buttons:     `btnC`, `btnU`, `btnL`, `btnR`, `btnD`
- system clock:     `basys_clk`
- USB HID:          `PS2Clk`, `PS2Data`


## Feature List
| Features | Description | Inputs |
| :---: | --- | --- |
| TBC | Description on Feature | Specific User Instructions |
