{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686834018875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686834018876 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 15 07:00:18 2023 " "Processing started: Thu Jun 15 07:00:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686834018876 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1686834018876 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processor_Image -c Processor_Image --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processor_Image -c Processor_Image --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1686834018876 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1686834019379 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1686834019379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file xor_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 xor_module " "Found entity 1: xor_module" {  } { { "xor_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028450 ""} { "Info" "ISGN_ENTITY_NAME" "2 xor_gate_single " "Found entity 2: xor_gate_single" {  } { { "xor_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/xor_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "substractor_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file substractor_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 substractor_nbits " "Found entity 1: substractor_nbits" {  } { { "substractor_nbits.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/substractor_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_nbits " "Found entity 1: shifter_nbits" {  } { { "shifter_nbits.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/shifter_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file or_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 or_module " "Found entity 1: or_module" {  } { { "or_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028456 ""} { "Info" "ISGN_ENTITY_NAME" "2 or_gate_single " "Found entity 2: or_gate_single" {  } { { "or_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/or_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file not_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 not_module " "Found entity 1: not_module" {  } { { "not_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028458 ""} { "Info" "ISGN_ENTITY_NAME" "2 not_gate_single " "Found entity 2: not_gate_single" {  } { { "not_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/not_module.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_10to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_10to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12to1 " "Found entity 1: mux_12to1" {  } { { "mux_10to1.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mux_10to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_substractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_substractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_substractor " "Found entity 1: full_substractor" {  } { { "full_substractor.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/full_substractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/full_adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_converter " "Found entity 1: display_converter" {  } { { "display_converter.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/display_converter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco_2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco_2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 deco_2_3 " "Found entity 1: deco_2_3" {  } { { "deco_2_4.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/deco_2_4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_module.sv 2 2 " "Found 2 design units, including 2 entities, in source file and_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_module " "Found entity 1: and_module" {  } { { "and_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028468 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_single " "Found entity 2: and_gate_single" {  } { { "and_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/and_module.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_nbits.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_nbits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nbits " "Found entity 1: adder_nbits" {  } { { "adder_nbits.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/adder_nbits.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mux_2_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4_1 " "Found entity 1: mux_4_1" {  } { { "mux_4_1.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mux_4_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add4bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file add4bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Add4Bit " "Found entity 1: Add4Bit" {  } { { "Add4Bit.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Add4Bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_logic.sv 2 2 " "Found 2 design units, including 2 entities, in source file cond_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_logic " "Found entity 1: cond_logic" {  } { { "cond_logic.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028477 ""} { "Info" "ISGN_ENTITY_NAME" "2 flip_flop_reset " "Found entity 2: flip_flop_reset" {  } { { "cond_logic.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/cond_logic.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_check.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check " "Found entity 1: cond_check" {  } { { "cond_check.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module " "Found entity 1: mult_module" {  } { { "mult_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_module " "Found entity 1: div_module" {  } { { "div_module.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/div_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file div_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 div_module_tb " "Found entity 1: div_module_tb" {  } { { "div_module_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/div_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mult_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mult_module_tb " "Found entity 1: mult_module_tb" {  } { { "mult_module_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/mult_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_Decoder " "Found entity 1: Control_Unit_Decoder" {  } { { "Control_Unit_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_image.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_image.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_Image " "Found entity 1: Processor_Image" {  } { { "Processor_Image.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_Image.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/PC_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder " "Found entity 1: Main_Decoder" {  } { { "Main_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Main_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028491 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU_Decoder.sv(13) " "Verilog HDL information at ALU_Decoder.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1686834028493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder " "Found entity 1: ALU_Decoder" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/control_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028497 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.sv(15) " "Verilog HDL information at RegisterFile.sv(15): always construct contains both blocking and non-blocking assignments" {  } { { "RegisterFile.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/RegisterFile.sv" 15 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1686834028498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "armv4_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file armv4_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ARMV4_Processor " "Found entity 1: ARMV4_Processor" {  } { { "ARMV4_Processor.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ARMV4_Processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file simple_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simple_ff " "Found entity 1: simple_ff" {  } { { "simple_ff.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/simple_ff.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028502 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend_24_to_32.sv(20) " "Verilog HDL warning at Extend_24_to_32.sv(20): extended using \"x\" or \"z\"" {  } { { "Extend_24_to_32.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1686834028503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_24_to_32.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_24_to_32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_24_to_32 " "Found entity 1: Extend_24_to_32" {  } { { "Extend_24_to_32.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_file_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File_tb " "Found entity 1: Register_File_tb" {  } { { "Register_File_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Register_File_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_RAM " "Found entity 1: Processor_RAM" {  } { { "Processor_RAM.v" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Processor_ROM " "Found entity 1: Processor_ROM" {  } { { "Processor_ROM.v" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Processor_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controladorgrafico.sv 1 1 " "Found 1 design units, including 1 entities, in source file controladorgrafico.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControladorGrafico " "Found entity 1: ControladorGrafico" {  } { { "ControladorGrafico.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ControladorGrafico.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/clkdiv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrixfiller.sv 1 1 " "Found 1 design units, including 1 entities, in source file matrixfiller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MatrixFiller " "Found entity 1: MatrixFiller" {  } { { "MatrixFiller.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/MatrixFiller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkalg.sv 1 1 " "Found 1 design units, including 1 entities, in source file checkalg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CheckAlg " "Found entity 1: CheckAlg" {  } { { "CheckAlg.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/CheckAlg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend_24_to_32_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend_24_to_32_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend_24_to_32_tb " "Found entity 1: Extend_24_to_32_tb" {  } { { "Extend_24_to_32_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Extend_24_to_32_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cond_check_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file cond_check_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cond_check_tb " "Found entity 1: cond_check_tb" {  } { { "cond_check_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file main_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Decoder_tb " "Found entity 1: Main_Decoder_tb" {  } { { "Main_Decoder_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/Main_Decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_decoder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_decoder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Decoder_tb " "Found entity 1: ALU_Decoder_tb" {  } { { "ALU_Decoder_tb.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686834028523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1686834028523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "overflow cond_check.sv(7) " "Verilog HDL Implicit Net warning at cond_check.sv(7): created implicit net for \"overflow\"" {  } { { "cond_check.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/cond_check.sv" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1686834028523 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Decoder " "Elaborating entity \"ALU_Decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1686834028637 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_control ALU_Decoder.sv(13) " "Verilog HDL Always Construct warning at ALU_Decoder.sv(13): inferring latch(es) for variable \"alu_control\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_w ALU_Decoder.sv(13) " "Verilog HDL Always Construct warning at ALU_Decoder.sv(13): inferring latch(es) for variable \"flag_w\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_w\[0\] ALU_Decoder.sv(13) " "Inferred latch for \"flag_w\[0\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_w\[1\] ALU_Decoder.sv(13) " "Inferred latch for \"flag_w\[1\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[0\] ALU_Decoder.sv(13) " "Inferred latch for \"alu_control\[0\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[1\] ALU_Decoder.sv(13) " "Inferred latch for \"alu_control\[1\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[2\] ALU_Decoder.sv(13) " "Inferred latch for \"alu_control\[2\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_control\[3\] ALU_Decoder.sv(13) " "Inferred latch for \"alu_control\[3\]\" at ALU_Decoder.sv(13)" {  } { { "ALU_Decoder.sv" "" { Text "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/ALU_Decoder.sv" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1686834028638 "|Control_Unit|Control_Unit_Decoder:cud|ALU_Decoder:alu_decoder"}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/output_files/Processor_Image.map.smsg " "Generated suppressed messages file D:/Repositorios/drichmond_digital_design_lab_2023/ProyectoFinal/output_files/Processor_Image.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1686834028721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4774 " "Peak virtual memory: 4774 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686834028728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 15 07:00:28 2023 " "Processing ended: Thu Jun 15 07:00:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686834028728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686834028728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686834028728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1686834028728 ""}
