{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1620178869090 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1620178869090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 04 18:41:08 2021 " "Processing started: Tue May 04 18:41:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1620178869090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1620178869090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1620178869090 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1620178869490 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(9) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(9): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 9 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(10) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(10): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 10 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(11) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(11): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 11 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(12) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(12): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 12 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(13) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(13): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 13 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(14) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(14): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(15) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(15): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 15 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(16) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(16): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 16 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869543 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(17) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(17): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 17 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(18) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(18): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 18 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869544 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "7 seven_seg_decoder_hex.v(25) " "Verilog HDL Expression warning at seven_seg_decoder_hex.v(25): truncated literal to match 7 bits" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1620178869544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/carlos/desktop/cpe300l/seven_seg_decoder_hex.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/carlos/desktop/cpe300l/seven_seg_decoder_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder_hex " "Found entity 1: seven_seg_decoder_hex" {  } { { "../../seven_seg_decoder_hex.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/seven_seg_decoder_hex.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc top.v(1) " "Verilog HDL Declaration information at top.v(1): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "top.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1620178869548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "smp8.v 1 1 " "Found 1 design units, including 1 entities, in source file smp8.v" { { "Info" "ISGN_ENTITY_NAME" "1 smp8 " "Found entity 1: smp8" {  } { { "smp8.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/smp8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.v 1 1 " "Found 1 design units, including 1 entities, in source file flopr.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/flopr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/dmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1620178869571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1620178869571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1620178869617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smp8 smp8:smp8 " "Elaborating entity \"smp8\" for hierarchy \"smp8:smp8\"" {  } { { "top.v" "smp8" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller smp8:smp8\|controller:c " "Elaborating entity \"controller\" for hierarchy \"smp8:smp8\|controller:c\"" {  } { { "smp8.v" "c" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/smp8.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath smp8:smp8\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"smp8:smp8\|datapath:dp\"" {  } { { "smp8.v" "dp" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/smp8.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr smp8:smp8\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"smp8:smp8\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder smp8:smp8\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"smp8:smp8\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.v" "pcadd1" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 smp8:smp8\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"smp8:smp8\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.v" "pcmux" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr smp8:smp8\|datapath:dp\|flopr:AC_reg " "Elaborating entity \"flopr\" for hierarchy \"smp8:smp8\|datapath:dp\|flopr:AC_reg\"" {  } { { "datapath.v" "AC_reg" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 smp8:smp8\|datapath:dp\|mux2:ldmux " "Elaborating entity \"mux2\" for hierarchy \"smp8:smp8\|datapath:dp\|mux2:ldmux\"" {  } { { "datapath.v" "ldmux" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem smp8:smp8\|datapath:dp\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"smp8:smp8\|datapath:dp\|dmem:dmem\"" {  } { { "datapath.v" "dmem" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869639 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "2 0 15 dmem.v(9) " "Verilog HDL warning at dmem.v(9): number of words (2) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "dmem.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/dmem.v" 9 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1620178869640 "|top|smp8:smp8|datapath:dp|dmem:dmem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu smp8:smp8\|datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"smp8:smp8\|datapath:dp\|alu:alu\"" {  } { { "datapath.v" "alu" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869641 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(28) " "Verilog HDL assignment warning at alu.v(28): truncated value with size 32 to match size of target (8)" {  } { { "alu.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/alu.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1620178869642 "|top|smp8:smp8|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr smp8:smp8\|datapath:dp\|flopr:zeroreg " "Elaborating entity \"flopr\" for hierarchy \"smp8:smp8\|datapath:dp\|flopr:zeroreg\"" {  } { { "datapath.v" "zeroreg" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/datapath.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "top.v" "imem" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869646 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "9 0 15 imem.v(5) " "Verilog HDL warning at imem.v(5): number of words (9) in memory file does not match the number of elements in the address range \[0:15\]" {  } { { "imem.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/imem.v" 5 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1620178869647 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.v(2) " "Net \"RAM.data_a\" at imem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/imem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1620178869648 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.v(2) " "Net \"RAM.waddr_a\" at imem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/imem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1620178869648 "|top|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.v(2) " "Net \"RAM.we_a\" at imem.v(2) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/imem.v" 2 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1620178869648 "|top|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder_hex seven_seg_decoder_hex:PC_DEC " "Elaborating entity \"seven_seg_decoder_hex\" for hierarchy \"seven_seg_decoder_hex:PC_DEC\"" {  } { { "top.v" "PC_DEC" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1620178869660 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "imem:imem\|RAM " "RAM logic \"imem:imem\|RAM\" is uninferred due to inappropriate RAM size" {  } { { "imem.v" "RAM" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/imem.v" 2 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1620178870019 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "smp8:smp8\|datapath:dp\|dmem:dmem\|RAM " "RAM logic \"smp8:smp8\|datapath:dp\|dmem:dmem\|RAM\" is uninferred due to asynchronous read logic" {  } { { "dmem.v" "RAM" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/dmem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1620178870019 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1620178870019 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/db/top.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/db/top.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1620178870020 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRL\[1\] GND " "Pin \"INSTRL\[1\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620178870325 "|top|INSTRL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRL\[4\] GND " "Pin \"INSTRL\[4\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620178870325 "|top|INSTRL[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRL\[5\] GND " "Pin \"INSTRL\[5\]\" is stuck at GND" {  } { { "top.v" "" { Text "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/top.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1620178870325 "|top|INSTRL[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1620178870325 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1620178870460 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/output_files/top.map.smsg " "Generated suppressed messages file C:/Users/Carlos/Desktop/CpE300L/Final/SMP8/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1620178870872 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1620178871072 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1620178871072 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "179 " "Implemented 179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1620178871113 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1620178871113 ""} { "Info" "ICUT_CUT_TM_LCELLS" "142 " "Implemented 142 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1620178871113 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1620178871113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1620178871137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 04 18:41:11 2021 " "Processing ended: Tue May 04 18:41:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1620178871137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1620178871137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1620178871137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1620178871137 ""}
