Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Dec  3 12:29:58 2024
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file digital_lock_top_timing_summary_routed.rpt -pb digital_lock_top_timing_summary_routed.pb -rpx digital_lock_top_timing_summary_routed.rpx -warn_on_violation
| Design       : digital_lock_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.951        0.000                      0                   61        0.226        0.000                      0                   61        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.951        0.000                      0                   61        0.226        0.000                      0                   61        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.951ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.226ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.951ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 2.428ns (47.630%)  route 2.670ns (52.370%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  digital_lock_inst/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    digital_lock_inst/timer_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  digital_lock_inst/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    digital_lock_inst/timer_reg[24]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.424 r  digital_lock_inst/timer_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.424    digital_lock_inst/timer_reg[28]_i_1_n_6
    SLICE_X2Y92          FDCE                                         r  digital_lock_inst/timer_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.604    15.027    digital_lock_inst/CLK
    SLICE_X2Y92          FDCE                                         r  digital_lock_inst/timer_reg[29]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    digital_lock_inst/timer_reg[29]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                  4.951    

Slack (MET) :             5.055ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 2.324ns (46.539%)  route 2.670ns (53.461%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  digital_lock_inst/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    digital_lock_inst/timer_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.101 r  digital_lock_inst/timer_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.101    digital_lock_inst/timer_reg[24]_i_1_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.320 r  digital_lock_inst/timer_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.320    digital_lock_inst/timer_reg[28]_i_1_n_7
    SLICE_X2Y92          FDCE                                         r  digital_lock_inst/timer_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.604    15.027    digital_lock_inst/CLK
    SLICE_X2Y92          FDCE                                         r  digital_lock_inst/timer_reg[28]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X2Y92          FDCE (Setup_fdce_C_D)        0.109    15.375    digital_lock_inst/timer_reg[28]
  -------------------------------------------------------------------
                         required time                         15.375    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  5.055    

Slack (MET) :             5.093ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.981ns  (logic 2.311ns (46.399%)  route 2.670ns (53.601%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  digital_lock_inst/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    digital_lock_inst/timer_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.307 r  digital_lock_inst/timer_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.307    digital_lock_inst/timer_reg[24]_i_1_n_6
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.604    15.027    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[25]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.400    digital_lock_inst/timer_reg[25]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  5.093    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.973ns  (logic 2.303ns (46.313%)  route 2.670ns (53.687%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  digital_lock_inst/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    digital_lock_inst/timer_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.299 r  digital_lock_inst/timer_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.299    digital_lock_inst/timer_reg[24]_i_1_n_4
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.604    15.027    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[27]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.400    digital_lock_inst/timer_reg[27]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 2.227ns (45.480%)  route 2.670ns (54.520%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  digital_lock_inst/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    digital_lock_inst/timer_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.223 r  digital_lock_inst/timer_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.223    digital_lock_inst/timer_reg[24]_i_1_n_5
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.604    15.027    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[26]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.400    digital_lock_inst/timer_reg[26]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -10.223    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.184ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.864ns  (logic 2.194ns (45.110%)  route 2.670ns (54.890%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.190 r  digital_lock_inst/timer_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.190    digital_lock_inst/timer_reg[20]_i_1_n_6
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.603    15.026    digital_lock_inst/CLK
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[21]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    digital_lock_inst/timer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.190    
  -------------------------------------------------------------------
                         slack                                  5.184    

Slack (MET) :             5.192ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 2.186ns (45.020%)  route 2.670ns (54.980%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.182 r  digital_lock_inst/timer_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.182    digital_lock_inst/timer_reg[20]_i_1_n_4
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.603    15.026    digital_lock_inst/CLK
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[23]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    digital_lock_inst/timer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.182    
  -------------------------------------------------------------------
                         slack                                  5.192    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 2.207ns (45.256%)  route 2.670ns (54.744%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.984 r  digital_lock_inst/timer_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.984    digital_lock_inst/timer_reg[20]_i_1_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.203 r  digital_lock_inst/timer_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.203    digital_lock_inst/timer_reg[24]_i_1_n_7
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.604    15.027    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
                         clock pessimism              0.300    15.327    
                         clock uncertainty           -0.035    15.291    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.109    15.400    digital_lock_inst/timer_reg[24]
  -------------------------------------------------------------------
                         required time                         15.400    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.780ns  (logic 2.110ns (44.145%)  route 2.670ns (55.855%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.106 r  digital_lock_inst/timer_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.106    digital_lock_inst/timer_reg[20]_i_1_n_5
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.603    15.026    digital_lock_inst/CLK
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[22]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    digital_lock_inst/timer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  5.268    

Slack (MET) :             5.288ns  (required time - arrival time)
  Source:                 digital_lock_inst/timer_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/timer_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 2.090ns (43.911%)  route 2.670ns (56.089%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.724     5.327    digital_lock_inst/CLK
    SLICE_X2Y91          FDCE                                         r  digital_lock_inst/timer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     5.845 f  digital_lock_inst/timer_reg[24]/Q
                         net (fo=2, routed)           0.820     6.664    digital_lock_inst/timer_reg[24]
    SLICE_X4Y90          LUT4 (Prop_lut4_I0_O)        0.124     6.788 f  digital_lock_inst/FSM_sequential_current_state[0]_i_8/O
                         net (fo=1, routed)           0.970     7.758    digital_lock_inst/FSM_sequential_current_state[0]_i_8_n_0
    SLICE_X3Y87          LUT6 (Prop_lut6_I4_O)        0.124     7.882 f  digital_lock_inst/FSM_sequential_current_state[0]_i_3/O
                         net (fo=32, routed)          0.881     8.762    digital_lock_inst/FSM_sequential_current_state[0]_i_3_n_0
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.124     8.886 r  digital_lock_inst/timer[0]_i_6/O
                         net (fo=1, routed)           0.000     8.886    digital_lock_inst/timer[0]_i_6_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.399 r  digital_lock_inst/timer_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.399    digital_lock_inst/timer_reg[0]_i_1_n_0
    SLICE_X2Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.516 r  digital_lock_inst/timer_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.516    digital_lock_inst/timer_reg[4]_i_1_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.633 r  digital_lock_inst/timer_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.633    digital_lock_inst/timer_reg[8]_i_1_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.750 r  digital_lock_inst/timer_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.750    digital_lock_inst/timer_reg[12]_i_1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.867 r  digital_lock_inst/timer_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.867    digital_lock_inst/timer_reg[16]_i_1_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.086 r  digital_lock_inst/timer_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.086    digital_lock_inst/timer_reg[20]_i_1_n_7
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.603    15.026    digital_lock_inst/CLK
    SLICE_X2Y90          FDCE                                         r  digital_lock_inst/timer_reg[20]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X2Y90          FDCE (Setup_fdce_C_D)        0.109    15.374    digital_lock_inst/timer_reg[20]
  -------------------------------------------------------------------
                         required time                         15.374    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.288    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 digital_lock_inst/FSM_sequential_current_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/qs_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.303%)  route 0.144ns (43.697%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.601     1.520    digital_lock_inst/CLK
    SLICE_X4Y88          FDCE                                         r  digital_lock_inst/FSM_sequential_current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  digital_lock_inst/FSM_sequential_current_state_reg[1]/Q
                         net (fo=42, routed)          0.144     1.806    digital_lock_inst/count_inst/flipflop_gen_loop[0].FF/Q[1]
    SLICE_X5Y88          LUT5 (Prop_lut5_I2_O)        0.045     1.851 r  digital_lock_inst/count_inst/flipflop_gen_loop[0].FF/qs_i_1/O
                         net (fo=1, routed)           0.000     1.851    digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/next_q[0]
    SLICE_X5Y88          FDCE                                         r  digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/qs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/CLK
    SLICE_X5Y88          FDCE                                         r  digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/qs_reg/C
                         clock pessimism             -0.503     1.533    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.091     1.624    digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/qs_reg
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 digital_lock_inst/count_inst/flipflop_gen_loop[0].FF/qs_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/qs_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.227ns (67.151%)  route 0.111ns (32.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.601     1.520    digital_lock_inst/count_inst/flipflop_gen_loop[0].FF/CLK
    SLICE_X5Y88          FDCE                                         r  digital_lock_inst/count_inst/flipflop_gen_loop[0].FF/qs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDCE (Prop_fdce_C_Q)         0.128     1.648 r  digital_lock_inst/count_inst/flipflop_gen_loop[0].FF/qs_reg/Q
                         net (fo=5, routed)           0.111     1.759    digital_lock_inst/count_inst/flipflop_gen_loop[2].FF/qs_reg_4
    SLICE_X5Y88          LUT6 (Prop_lut6_I2_O)        0.099     1.858 r  digital_lock_inst/count_inst/flipflop_gen_loop[2].FF/qs_i_1__1/O
                         net (fo=1, routed)           0.000     1.858    digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/next_q[0]
    SLICE_X5Y88          FDCE                                         r  digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/qs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/CLK
    SLICE_X5Y88          FDCE                                         r  digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/qs_reg/C
                         clock pessimism             -0.516     1.520    
    SLICE_X5Y88          FDCE (Hold_fdce_C_D)         0.092     1.612    digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/qs_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.603     1.522    ssc/counter/CLK
    SLICE_X3Y90          FDRE                                         r  ssc/counter/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssc/counter/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.772    ssc/counter/count_reg_n_0_[11]
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  ssc/counter/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    ssc/counter/count_reg[8]_i_1_n_4
    SLICE_X3Y90          FDRE                                         r  ssc/counter/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.876     2.041    ssc/counter/CLK
    SLICE_X3Y90          FDRE                                         r  ssc/counter/count_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    ssc/counter/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.603     1.522    ssc/counter/CLK
    SLICE_X3Y91          FDRE                                         r  ssc/counter/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssc/counter/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.772    ssc/counter/count_reg_n_0_[15]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  ssc/counter/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    ssc/counter/count_reg[12]_i_1_n_4
    SLICE_X3Y91          FDRE                                         r  ssc/counter/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.876     2.041    ssc/counter/CLK
    SLICE_X3Y91          FDRE                                         r  ssc/counter/count_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ssc/counter/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.602     1.521    ssc/counter/CLK
    SLICE_X3Y88          FDRE                                         r  ssc/counter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ssc/counter/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.771    ssc/counter/count_reg_n_0_[3]
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  ssc/counter/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    ssc/counter/count_reg[0]_i_1_n_4
    SLICE_X3Y88          FDRE                                         r  ssc/counter/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.875     2.040    ssc/counter/CLK
    SLICE_X3Y88          FDRE                                         r  ssc/counter/count_reg[3]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    ssc/counter/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.602     1.521    ssc/counter/CLK
    SLICE_X3Y89          FDRE                                         r  ssc/counter/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ssc/counter/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.771    ssc/counter/count_reg_n_0_[7]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.879 r  ssc/counter/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.879    ssc/counter/count_reg[4]_i_1_n_4
    SLICE_X3Y89          FDRE                                         r  ssc/counter/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.875     2.040    ssc/counter/CLK
    SLICE_X3Y89          FDRE                                         r  ssc/counter/count_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ssc/counter/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 digital_lock_inst/open_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digital_lock_inst/open_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.441%)  route 0.184ns (56.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.601     1.520    digital_lock_inst/CLK
    SLICE_X4Y88          FDCE                                         r  digital_lock_inst/open_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  digital_lock_inst/open_sync_reg[0]/Q
                         net (fo=2, routed)           0.184     1.845    digital_lock_inst/open_sync[0]
    SLICE_X4Y88          FDCE                                         r  digital_lock_inst/open_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.872     2.037    digital_lock_inst/CLK
    SLICE_X4Y88          FDCE                                         r  digital_lock_inst/open_sync_reg[1]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.070     1.590    digital_lock_inst/open_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.602     1.521    ssc/counter/CLK
    SLICE_X3Y89          FDRE                                         r  ssc/counter/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ssc/counter/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.768    ssc/counter/count_reg_n_0_[4]
    SLICE_X3Y89          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.883 r  ssc/counter/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.883    ssc/counter/count_reg[4]_i_1_n_7
    SLICE_X3Y89          FDRE                                         r  ssc/counter/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.875     2.040    ssc/counter/CLK
    SLICE_X3Y89          FDRE                                         r  ssc/counter/count_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    ssc/counter/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.603     1.522    ssc/counter/CLK
    SLICE_X3Y91          FDRE                                         r  ssc/counter/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssc/counter/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.769    ssc/counter/count_reg_n_0_[12]
    SLICE_X3Y91          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  ssc/counter/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    ssc/counter/count_reg[12]_i_1_n_7
    SLICE_X3Y91          FDRE                                         r  ssc/counter/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.876     2.041    ssc/counter/CLK
    SLICE_X3Y91          FDRE                                         r  ssc/counter/count_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    ssc/counter/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc/counter/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/counter/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.603     1.522    ssc/counter/CLK
    SLICE_X3Y92          FDRE                                         r  ssc/counter/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ssc/counter/count_reg[16]/Q
                         net (fo=1, routed)           0.105     1.769    ssc/counter/count_reg_n_0_[16]
    SLICE_X3Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.884 r  ssc/counter/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.884    ssc/counter/count_reg[16]_i_1_n_7
    SLICE_X3Y92          FDRE                                         r  ssc/counter/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.876     2.041    ssc/counter/CLK
    SLICE_X3Y92          FDRE                                         r  ssc/counter/count_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    ssc/counter/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     digital_lock_inst/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/qs_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[2].FF/qs_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/qs_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     digital_lock_inst/open_sync_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     digital_lock_inst/open_sync_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y90     digital_lock_inst/reg_password/q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y85     digital_lock_inst/timer_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y87     digital_lock_inst/timer_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     digital_lock_inst/timer_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     digital_lock_inst/timer_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     digital_lock_inst/timer_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     digital_lock_inst/timer_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     digital_lock_inst/timer_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     digital_lock_inst/timer_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     digital_lock_inst/timer_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y90     digital_lock_inst/timer_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ssc/counter/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y90     ssc/counter/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     digital_lock_inst/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     digital_lock_inst/FSM_sequential_current_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/qs_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[1].FF/qs_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[2].FF/qs_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[2].FF/qs_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/qs_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y88     digital_lock_inst/count_inst/flipflop_gen_loop[3].FF/qs_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     digital_lock_inst/open_sync_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     digital_lock_inst/open_sync_reg[0]/C



