module div (clk,oclk,q);
input clk;
output reg oclk;
output reg [3:0]q;
always @(negedge clk)
begin
if (clk==1)
q=q+1;
else if (q==4'b0101)
begin
oclk=~oclk;
q=0001;
end
end
endmodule

