Analysis & Synthesis report for HDMI_OUT
Wed Jun 05 04:12:50 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |HDMI_OUT|I2C_config:i2c_config|currentState
 10. State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|bytes
 11. State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|currentState
 12. State Machine - |HDMI_OUT|image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i
 19. Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0
 20. Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1
 21. Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2
 22. Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3
 23. Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4
 24. Parameter Settings for User Entity Instance: image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i
 25. Parameter Settings for User Entity Instance: I2C_config:i2c_config
 26. Parameter Settings for User Entity Instance: I2C_config:i2c_config|counter:counter_100khz
 27. Parameter Settings for User Entity Instance: I2C_config:i2c_config|I2C_controller:I2C_cont
 28. Port Connectivity Checks: "I2C_config:i2c_config|I2C_controller:I2C_cont"
 29. Port Connectivity Checks: "I2C_config:i2c_config|counter:counter_100khz"
 30. Port Connectivity Checks: "image_output:i_output|pll:clock_25"
 31. Port Connectivity Checks: "image_output:i_output|vertical_draw:v_draw"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages
 35. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Wed Jun 05 04:12:50 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; HDMI_OUT                                    ;
; Top-level Entity Name           ; HDMI_OUT                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 109                                         ;
; Total pins                      ; 33                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEBA6U23I7DK     ;                    ;
; Top-level entity name                                                           ; HDMI_OUT           ; HDMI_OUT           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                       ; Library ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------------------------+---------+
; HDMI_OUT.v                       ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v                           ;         ;
; vertical_draw.v                  ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v                      ;         ;
; image_output.v                   ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v                       ;         ;
; I2C_config.v                     ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v                         ;         ;
; I2C_controller.v                 ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v                     ;         ;
; counter.v                        ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/counter.v                            ;         ;
; pll/pll.v                        ; yes             ; User Wizard-Generated File  ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll.v                            ; pll     ;
; pll/pll/pll_0002.v               ; yes             ; User Verilog HDL File       ; C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v                   ; pll     ;
; altera_pll.v                     ; yes             ; Megafunction                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                ;         ;
; altera_pll_dps_lcell_comb.v      ; yes             ; Megafunction                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll_dps_lcell_comb.v ;         ;
; altera_cyclonev_pll.v            ; yes             ; Megafunction                ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v       ;         ;
+----------------------------------+-----------------+-----------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                       ;
+---------------------------------------------+-----------------------------------------------------+
; Resource                                    ; Usage                                               ;
+---------------------------------------------+-----------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 70                                                  ;
;                                             ;                                                     ;
; Combinational ALUT usage for logic          ; 115                                                 ;
;     -- 7 input functions                    ; 0                                                   ;
;     -- 6 input functions                    ; 21                                                  ;
;     -- 5 input functions                    ; 16                                                  ;
;     -- 4 input functions                    ; 23                                                  ;
;     -- <=3 input functions                  ; 55                                                  ;
;                                             ;                                                     ;
; Dedicated logic registers                   ; 109                                                 ;
;                                             ;                                                     ;
; I/O pins                                    ; 33                                                  ;
;                                             ;                                                     ;
; Total DSP Blocks                            ; 0                                                   ;
;                                             ;                                                     ;
; Total PLLs                                  ; 1                                                   ;
;     -- Fractional PLLs                      ; 1                                                   ;
;                                             ;                                                     ;
; Maximum fan-out node                        ; I2C_config:i2c_config|counter:counter_100khz|TC_out ;
; Maximum fan-out                             ; 73                                                  ;
; Total fan-out                               ; 760                                                 ;
; Average fan-out                             ; 2.57                                                ;
+---------------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                     ; Entity Name              ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |HDMI_OUT                                           ; 115 (0)             ; 109 (0)                   ; 0                 ; 0          ; 33   ; 0            ; |HDMI_OUT                                                                                                                                               ; HDMI_OUT                 ; work         ;
;    |I2C_config:i2c_config|                          ; 80 (29)             ; 83 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|I2C_config:i2c_config                                                                                                                         ; I2C_config               ; work         ;
;       |I2C_controller:I2C_cont|                     ; 40 (40)             ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont                                                                                                 ; I2C_controller           ; work         ;
;       |counter:counter_100khz|                      ; 11 (11)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|I2C_config:i2c_config|counter:counter_100khz                                                                                                  ; counter                  ; work         ;
;    |image_output:i_output|                          ; 35 (0)              ; 26 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output                                                                                                                         ; image_output             ; work         ;
;       |pll:clock_25|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:clock_25                                                                                                            ; pll                      ; pll          ;
;          |pll_0002:pll_inst|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:clock_25|pll_0002:pll_inst                                                                                          ; pll_0002                 ; pll          ;
;             |altera_pll:altera_pll_i|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                  ; altera_pll               ; work         ;
;                |altera_cyclonev_pll:cyclonev_pll|   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll                                 ; altera_cyclonev_pll      ; work         ;
;                   |altera_cyclonev_pll_base:fpll_0| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0 ; altera_cyclonev_pll_base ; work         ;
;       |vertical_draw:v_draw|                        ; 35 (35)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |HDMI_OUT|image_output:i_output|vertical_draw:v_draw                                                                                                    ; vertical_draw            ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+
; Altera ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |HDMI_OUT|image_output:i_output|pll:clock_25 ; pll/pll.v       ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|I2C_config:i2c_config|currentState              ;
+------------------+------------------+------------------+------------------+
; Name             ; currentState.000 ; currentState.010 ; currentState.001 ;
+------------------+------------------+------------------+------------------+
; currentState.000 ; 0                ; 0                ; 0                ;
; currentState.001 ; 1                ; 0                ; 1                ;
; currentState.010 ; 1                ; 1                ; 0                ;
+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|bytes ;
+----------------+----------------+----------------+----------------------------+
; Name           ; bytes.00000000 ; bytes.byte_num ; bytes.00000001             ;
+----------------+----------------+----------------+----------------------------+
; bytes.00000000 ; 0              ; 0              ; 0                          ;
; bytes.00000001 ; 1              ; 0              ; 1                          ;
; bytes.byte_num ; 1              ; 1              ; 0                          ;
+----------------+----------------+----------------+----------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|currentState                                                                                                                                                                              ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; currentState.1011 ; currentState.1010 ; currentState.1001 ; currentState.1000 ; currentState.0111 ; currentState.0110 ; currentState.0101 ; currentState.0100 ; currentState.0011 ; currentState.0010 ; currentState.0001 ; currentState.0000 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; currentState.0000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; currentState.0001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; currentState.0010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; currentState.0011 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; currentState.0100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0101 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0110 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.0111 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1001 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1010 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; currentState.1011 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |HDMI_OUT|image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state                                                                                                          ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; Name                               ; dps_current_state.PHASE_DONE_LOW_0 ; dps_current_state.PHASE_DONE_LOW_4 ; dps_current_state.PHASE_DONE_LOW_3 ; dps_current_state.PHASE_DONE_LOW_2 ; dps_current_state.PHASE_DONE_LOW_1 ; dps_current_state.PHASE_DONE_HIGH ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+
; dps_current_state.PHASE_DONE_HIGH  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                 ;
; dps_current_state.PHASE_DONE_LOW_1 ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_2 ; 0                                  ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_3 ; 0                                  ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_4 ; 0                                  ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
; dps_current_state.PHASE_DONE_LOW_0 ; 1                                  ; 0                                  ; 0                                  ; 0                                  ; 0                                  ; 1                                 ;
+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+------------------------------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal                     ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; I2C_config:i2c_config|lookup_table_data[3,16]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; image_output:i_output|vertical_draw:v_draw|vga_b[0]                                                                                           ; Stuck at VCC due to stuck port data_in ;
; image_output:i_output|vertical_draw:v_draw|vga_r[0..7]                                                                                        ; Stuck at VCC due to stuck port data_in ;
; image_output:i_output|vertical_draw:v_draw|vga_g[0..7]                                                                                        ; Stuck at VCC due to stuck port data_in ;
; image_output:i_output|vertical_draw:v_draw|vga_b[1..7]                                                                                        ; Stuck at VCC due to stuck port data_in ;
; I2C_config:i2c_config|i2c_data[3,16,17]                                                                                                       ; Stuck at GND due to stuck port data_in ;
; I2C_config:i2c_config|i2c_data[18]                                                                                                            ; Stuck at VCC due to stuck port data_in ;
; I2C_config:i2c_config|i2c_data[19,20]                                                                                                         ; Stuck at GND due to stuck port data_in ;
; I2C_config:i2c_config|i2c_data[21..23]                                                                                                        ; Stuck at VCC due to stuck port data_in ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|slave_address_write[0]                                                                          ; Stuck at GND due to stuck port data_in ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState.1011                                                                               ; Lost fanout                            ;
; I2C_config:i2c_config|currentState~7                                                                                                          ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~6                                                                                         ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~7                                                                                         ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~8                                                                                         ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~9                                                                                         ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~10                                                                                        ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|bytes~11                                                                                        ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~14                                                                                 ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~15                                                                                 ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~16                                                                                 ; Lost fanout                            ;
; I2C_config:i2c_config|I2C_controller:I2C_cont|currentState~17                                                                                 ; Lost fanout                            ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~2                ; Lost fanout                            ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~3                ; Lost fanout                            ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~4                ; Lost fanout                            ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state~5                ; Lost fanout                            ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_HIGH  ; Stuck at GND due to stuck port clock   ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 ; Stuck at GND due to stuck port clock   ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0 ; Lost fanout                            ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2 ; Stuck at GND due to stuck port clock   ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3 ; Stuck at GND due to stuck port clock   ;
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4 ; Stuck at GND due to stuck port clock   ;
; I2C_config:i2c_config|lookup_table_index[4,5]                                                                                                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 60                                                                                                        ;                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_1 ; Stuck at GND              ; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_0, ;
;                                                                                                                                               ; due to stuck port clock   ; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_2, ;
;                                                                                                                                               ;                           ; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_3, ;
;                                                                                                                                               ;                           ; image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst|dps_current_state.PHASE_DONE_LOW_4  ;
; I2C_config:i2c_config|lookup_table_data[16]                                                                                                   ; Stuck at GND              ; I2C_config:i2c_config|i2c_data[16],                                                                                                            ;
;                                                                                                                                               ; due to stuck port data_in ; I2C_config:i2c_config|I2C_controller:I2C_cont|slave_address_write[0]                                                                           ;
; I2C_config:i2c_config|lookup_table_data[3]                                                                                                    ; Stuck at GND              ; I2C_config:i2c_config|i2c_data[3]                                                                                                              ;
;                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 109   ;
; Number of registers using Synchronous Clear  ; 37    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; I2C_config:i2c_config|setup            ; 13      ;
; Total number of inverted registers = 1 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |HDMI_OUT|I2C_config:i2c_config|lookup_table_index[3]                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|count[1]               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |HDMI_OUT|I2C_config:i2c_config|I2C_controller:I2C_cont|slave_address_write[8] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |HDMI_OUT|I2C_config:i2c_config|currentState                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+------------------------------+-------+------+-------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                    ;
+------------------------------+-------+------+-------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[4]                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[4]                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[3]                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[3]                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[2]                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[2]                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[1]                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[1]                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; cntsel_temp[0]                                        ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; cntsel_temp[0]                                        ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; gnd                                                   ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; gnd                                                   ;
+------------------------------+-------+------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                         ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                          ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                         ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                          ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                         ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                          ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                         ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                          ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment                           ; Value ; From ; To                                                                                         ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+
; PHYSICAL_SYNTHESIS_COMBO_LOGIC       ; OFF   ; -    ; -                                                                                          ;
; PHYSICAL_SYNTHESIS_REGISTER_RETIMING ; OFF   ; -    ; -                                                                                          ;
; ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP  ; OFF   ; -    ; -                                                                                          ;
; REMOVE_REDUNDANT_LOGIC_CELLS         ; OFF   ; -    ; -                                                                                          ;
+--------------------------------------+-------+------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                      ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                    ;
; fractional_vco_multiplier            ; false                  ; String                                                    ;
; pll_type                             ; Cyclone V              ; String                                                    ;
; pll_subtype                          ; Reconfigurable         ; String                                                    ;
; number_of_clocks                     ; 1                      ; Signed Integer                                            ;
; operation_mode                       ; direct                 ; String                                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                                            ;
; data_rate                            ; 0                      ; Signed Integer                                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                            ;
; output_clock_frequency0              ; 25.175644 MHz          ; String                                                    ;
; phase_shift0                         ; 0 ps                   ; String                                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                    ;
; phase_shift1                         ; 0 ps                   ; String                                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                    ;
; phase_shift2                         ; 0 ps                   ; String                                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                    ;
; phase_shift3                         ; 0 ps                   ; String                                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                    ;
; phase_shift4                         ; 0 ps                   ; String                                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                    ;
; phase_shift5                         ; 0 ps                   ; String                                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                    ;
; phase_shift6                         ; 0 ps                   ; String                                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                    ;
; phase_shift7                         ; 0 ps                   ; String                                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                    ;
; phase_shift8                         ; 0 ps                   ; String                                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                    ;
; phase_shift9                         ; 0 ps                   ; String                                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                    ;
; phase_shift10                        ; 0 ps                   ; String                                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                    ;
; phase_shift11                        ; 0 ps                   ; String                                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                    ;
; phase_shift12                        ; 0 ps                   ; String                                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                    ;
; phase_shift13                        ; 0 ps                   ; String                                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                    ;
; phase_shift14                        ; 0 ps                   ; String                                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                    ;
; phase_shift15                        ; 0 ps                   ; String                                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                    ;
; phase_shift16                        ; 0 ps                   ; String                                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                    ;
; phase_shift17                        ; 0 ps                   ; String                                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                                            ;
; clock_name_0                         ;                        ; String                                                    ;
; clock_name_1                         ;                        ; String                                                    ;
; clock_name_2                         ;                        ; String                                                    ;
; clock_name_3                         ;                        ; String                                                    ;
; clock_name_4                         ;                        ; String                                                    ;
; clock_name_5                         ;                        ; String                                                    ;
; clock_name_6                         ;                        ; String                                                    ;
; clock_name_7                         ;                        ; String                                                    ;
; clock_name_8                         ;                        ; String                                                    ;
; clock_name_global_0                  ; false                  ; String                                                    ;
; clock_name_global_1                  ; false                  ; String                                                    ;
; clock_name_global_2                  ; false                  ; String                                                    ;
; clock_name_global_3                  ; false                  ; String                                                    ;
; clock_name_global_4                  ; false                  ; String                                                    ;
; clock_name_global_5                  ; false                  ; String                                                    ;
; clock_name_global_6                  ; false                  ; String                                                    ;
; clock_name_global_7                  ; false                  ; String                                                    ;
; clock_name_global_8                  ; false                  ; String                                                    ;
; m_cnt_hi_div                         ; 108                    ; Signed Integer                                            ;
; m_cnt_lo_div                         ; 107                    ; Signed Integer                                            ;
; m_cnt_bypass_en                      ; false                  ; String                                                    ;
; m_cnt_odd_div_duty_en                ; true                   ; String                                                    ;
; n_cnt_hi_div                         ; 4                      ; Signed Integer                                            ;
; n_cnt_lo_div                         ; 3                      ; Signed Integer                                            ;
; n_cnt_bypass_en                      ; false                  ; String                                                    ;
; n_cnt_odd_div_duty_en                ; true                   ; String                                                    ;
; c_cnt_hi_div0                        ; 31                     ; Signed Integer                                            ;
; c_cnt_lo_div0                        ; 30                     ; Signed Integer                                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en0               ; true                   ; String                                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en1                     ; true                   ; String                                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en2                     ; true                   ; String                                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en3                     ; true                   ; String                                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en4                     ; true                   ; String                                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en5                     ; true                   ; String                                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en6                     ; true                   ; String                                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en7                     ; true                   ; String                                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en8                     ; true                   ; String                                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en9                     ; true                   ; String                                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en10                    ; true                   ; String                                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en11                    ; true                   ; String                                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en12                    ; true                   ; String                                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en13                    ; true                   ; String                                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en14                    ; true                   ; String                                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en15                    ; true                   ; String                                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en16                    ; true                   ; String                                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                            ;
; c_cnt_bypass_en17                    ; true                   ; String                                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                                            ;
; pll_slf_rst                          ; false                  ; String                                                    ;
; pll_bw_sel                           ; low                    ; String                                                    ;
; pll_output_clk_frequency             ; 1535.714285 MHz        ; String                                                    ;
; pll_cp_current                       ; 20                     ; Signed Integer                                            ;
; pll_bwctrl                           ; 14000                  ; Signed Integer                                            ;
; pll_fractional_division              ; 1                      ; String                                                    ;
; pll_fractional_cout                  ; 32                     ; Signed Integer                                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                    ;
; mimic_fbclk_type                     ; none                   ; String                                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                    ;
; pll_fbclk_mux_2                      ; m_cnt                  ; String                                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                    ;
+--------------------------------------+------------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:i2c_config ;
+-------------------+-------+----------------------------------------+
; Parameter Name    ; Value ; Type                                   ;
+-------------------+-------+----------------------------------------+
; lookup_table_size ; 12    ; Signed Integer                         ;
+-------------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:i2c_config|counter:counter_100khz ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; width          ; 9     ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_config:i2c_config|I2C_controller:I2C_cont ;
+----------------+----------+----------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                           ;
+----------------+----------+----------------------------------------------------------------+
; byte_num       ; 00000010 ; Unsigned Binary                                                ;
+----------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_config:i2c_config|I2C_controller:I2C_cont"                                                                                               ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                                                                                                      ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; reset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+-------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_config:i2c_config|counter:counter_100khz" ;
+--------+--------+----------+---------------------------------------------+
; Port   ; Type   ; Severity ; Details                                     ;
+--------+--------+----------+---------------------------------------------+
; Dn     ; Input  ; Info     ; Explicitly unconnected                      ;
; Qn_out ; Output ; Info     ; Explicitly unconnected                      ;
+--------+--------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_output:i_output|pll:clock_25"                                                                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rst               ; Input  ; Info     ; Explicitly unconnected                                                                                                                       ;
; locked            ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "image_output:i_output|vertical_draw:v_draw"                                                                                                                                                          ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type  ; Severity ; Details                                                                                                                                                                             ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n                ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_back_porch[11..6]    ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_back_porch[4..1]     ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_back_porch[5]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_back_porch[0]        ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_sync_length[11..1]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_sync_length[0]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_total_pixels[3..2]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_total_pixels[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_total_pixels[8..4]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_total_pixels[1..0]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; v_total_pixels[9]      ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; v_end                  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; h_sync_length[4..0]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync_length[11..7]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_sync_length[6]       ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_sync_length[5]       ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_total_pixels[9..8]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_total_pixels[4..0]   ; Input ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; h_total_pixels[11..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_total_pixels[7..5]   ; Input ; Info     ; Stuck at GND                                                                                                                                                                        ;
; h_start                ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (12 bits) it drives.  The 20 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------------+-----------------------+
; Type                        ; Count                 ;
+-----------------------------+-----------------------+
; arriav_ff                   ; 109                   ;
;     ENA                     ; 28                    ;
;     ENA SCLR                ; 18                    ;
;     SCLR                    ; 19                    ;
;     plain                   ; 44                    ;
; arriav_io_obuf              ; 2                     ;
; arriav_lcell_comb           ; 116                   ;
;     arith                   ; 37                    ;
;         1 data inputs       ; 37                    ;
;     normal                  ; 79                    ;
;         0 data inputs       ; 1                     ;
;         1 data inputs       ; 1                     ;
;         2 data inputs       ; 9                     ;
;         3 data inputs       ; 8                     ;
;         4 data inputs       ; 23                    ;
;         5 data inputs       ; 16                    ;
;         6 data inputs       ; 21                    ;
; boundary_port               ; 33                    ;
; cyclonev_fractional_pll     ; 1                     ;
; cyclonev_pll_output_counter ; 1                     ;
; cyclonev_pll_reconfig       ; 1                     ;
; cyclonev_pll_refclk_select  ; 1                     ;
;                             ;                       ;
; Max LUT depth               ; 3.00                  ;
; Average LUT depth           ; 1.35                  ;
+-----------------------------+-----------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 05 04:12:39 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HDMI_OUT -c HDMI_OUT
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hdmi_out.v
    Info (12023): Found entity 1: HDMI_OUT File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vertical_draw.v
    Info (12023): Found entity 1: vertical_draw File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file image_output.v
    Info (12023): Found entity 1: image_output File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_config.v
    Info (12023): Found entity 1: I2C_config File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_controller File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter.v
    Info (12023): Found entity 1: counter File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/counter.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at HDMI_OUT.v(54): created implicit net for "reset" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 54
Info (12127): Elaborating entity "HDMI_OUT" for the top level hierarchy
Info (12128): Elaborating entity "image_output" for hierarchy "image_output:i_output" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 50
Warning (10036): Verilog HDL or VHDL warning at image_output.v(15): object "_v_front_porch" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 15
Warning (10036): Verilog HDL or VHDL warning at image_output.v(21): object "_h_front_porch" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 21
Info (12128): Elaborating entity "vertical_draw" for hierarchy "image_output:i_output|vertical_draw:v_draw" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at vertical_draw.v(32): object "h_act_d" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 32
Warning (10036): Verilog HDL or VHDL warning at vertical_draw.v(34): object "v_act_d" assigned a value but never read File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 34
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(42): truncated value with size 12 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 42
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(50): truncated value with size 12 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 50
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(52): truncated value with size 32 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 52
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(75): truncated value with size 12 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 75
Warning (10230): Verilog HDL assignment warning at vertical_draw.v(84): truncated value with size 32 to match size of target (10) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/vertical_draw.v Line: 84
Info (12128): Elaborating entity "pll" for hierarchy "image_output:i_output|pll:clock_25" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/image_output.v Line: 53
Info (12128): Elaborating entity "pll_0002" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll.v Line: 24
Info (12128): Elaborating entity "altera_pll" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 239
Warning (10034): Output port "lvds_clk" at altera_pll.v(319) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 319
Warning (10034): Output port "loaden" at altera_pll.v(320) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 320
Warning (10034): Output port "extclk_out" at altera_pll.v(321) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 321
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 239
Info (12133): Instantiated megafunction "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/pll/pll/pll_0002.v Line: 239
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "pll_fractional_cout" = "32"
    Info (12134): Parameter "pll_dsm_out_sel" = "1st_order"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "25.175644 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "Cyclone V"
    Info (12134): Parameter "pll_subtype" = "Reconfigurable"
    Info (12134): Parameter "m_cnt_hi_div" = "108"
    Info (12134): Parameter "m_cnt_lo_div" = "107"
    Info (12134): Parameter "n_cnt_hi_div" = "4"
    Info (12134): Parameter "n_cnt_lo_div" = "3"
    Info (12134): Parameter "m_cnt_bypass_en" = "false"
    Info (12134): Parameter "n_cnt_bypass_en" = "false"
    Info (12134): Parameter "m_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "n_cnt_odd_div_duty_en" = "true"
    Info (12134): Parameter "c_cnt_hi_div0" = "31"
    Info (12134): Parameter "c_cnt_lo_div0" = "30"
    Info (12134): Parameter "c_cnt_prst0" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst0" = "0"
    Info (12134): Parameter "c_cnt_in_src0" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en0" = "false"
    Info (12134): Parameter "c_cnt_odd_div_duty_en0" = "true"
    Info (12134): Parameter "c_cnt_hi_div1" = "1"
    Info (12134): Parameter "c_cnt_lo_div1" = "1"
    Info (12134): Parameter "c_cnt_prst1" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst1" = "0"
    Info (12134): Parameter "c_cnt_in_src1" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en1" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en1" = "false"
    Info (12134): Parameter "c_cnt_hi_div2" = "1"
    Info (12134): Parameter "c_cnt_lo_div2" = "1"
    Info (12134): Parameter "c_cnt_prst2" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst2" = "0"
    Info (12134): Parameter "c_cnt_in_src2" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en2" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en2" = "false"
    Info (12134): Parameter "c_cnt_hi_div3" = "1"
    Info (12134): Parameter "c_cnt_lo_div3" = "1"
    Info (12134): Parameter "c_cnt_prst3" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst3" = "0"
    Info (12134): Parameter "c_cnt_in_src3" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en3" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en3" = "false"
    Info (12134): Parameter "c_cnt_hi_div4" = "1"
    Info (12134): Parameter "c_cnt_lo_div4" = "1"
    Info (12134): Parameter "c_cnt_prst4" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst4" = "0"
    Info (12134): Parameter "c_cnt_in_src4" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en4" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en4" = "false"
    Info (12134): Parameter "c_cnt_hi_div5" = "1"
    Info (12134): Parameter "c_cnt_lo_div5" = "1"
    Info (12134): Parameter "c_cnt_prst5" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst5" = "0"
    Info (12134): Parameter "c_cnt_in_src5" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en5" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en5" = "false"
    Info (12134): Parameter "c_cnt_hi_div6" = "1"
    Info (12134): Parameter "c_cnt_lo_div6" = "1"
    Info (12134): Parameter "c_cnt_prst6" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst6" = "0"
    Info (12134): Parameter "c_cnt_in_src6" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en6" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en6" = "false"
    Info (12134): Parameter "c_cnt_hi_div7" = "1"
    Info (12134): Parameter "c_cnt_lo_div7" = "1"
    Info (12134): Parameter "c_cnt_prst7" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst7" = "0"
    Info (12134): Parameter "c_cnt_in_src7" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en7" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en7" = "false"
    Info (12134): Parameter "c_cnt_hi_div8" = "1"
    Info (12134): Parameter "c_cnt_lo_div8" = "1"
    Info (12134): Parameter "c_cnt_prst8" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst8" = "0"
    Info (12134): Parameter "c_cnt_in_src8" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en8" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en8" = "false"
    Info (12134): Parameter "c_cnt_hi_div9" = "1"
    Info (12134): Parameter "c_cnt_lo_div9" = "1"
    Info (12134): Parameter "c_cnt_prst9" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst9" = "0"
    Info (12134): Parameter "c_cnt_in_src9" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en9" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en9" = "false"
    Info (12134): Parameter "c_cnt_hi_div10" = "1"
    Info (12134): Parameter "c_cnt_lo_div10" = "1"
    Info (12134): Parameter "c_cnt_prst10" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst10" = "0"
    Info (12134): Parameter "c_cnt_in_src10" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en10" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en10" = "false"
    Info (12134): Parameter "c_cnt_hi_div11" = "1"
    Info (12134): Parameter "c_cnt_lo_div11" = "1"
    Info (12134): Parameter "c_cnt_prst11" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst11" = "0"
    Info (12134): Parameter "c_cnt_in_src11" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en11" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en11" = "false"
    Info (12134): Parameter "c_cnt_hi_div12" = "1"
    Info (12134): Parameter "c_cnt_lo_div12" = "1"
    Info (12134): Parameter "c_cnt_prst12" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst12" = "0"
    Info (12134): Parameter "c_cnt_in_src12" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en12" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en12" = "false"
    Info (12134): Parameter "c_cnt_hi_div13" = "1"
    Info (12134): Parameter "c_cnt_lo_div13" = "1"
    Info (12134): Parameter "c_cnt_prst13" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst13" = "0"
    Info (12134): Parameter "c_cnt_in_src13" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en13" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en13" = "false"
    Info (12134): Parameter "c_cnt_hi_div14" = "1"
    Info (12134): Parameter "c_cnt_lo_div14" = "1"
    Info (12134): Parameter "c_cnt_prst14" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst14" = "0"
    Info (12134): Parameter "c_cnt_in_src14" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en14" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en14" = "false"
    Info (12134): Parameter "c_cnt_hi_div15" = "1"
    Info (12134): Parameter "c_cnt_lo_div15" = "1"
    Info (12134): Parameter "c_cnt_prst15" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst15" = "0"
    Info (12134): Parameter "c_cnt_in_src15" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en15" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en15" = "false"
    Info (12134): Parameter "c_cnt_hi_div16" = "1"
    Info (12134): Parameter "c_cnt_lo_div16" = "1"
    Info (12134): Parameter "c_cnt_prst16" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst16" = "0"
    Info (12134): Parameter "c_cnt_in_src16" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en16" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en16" = "false"
    Info (12134): Parameter "c_cnt_hi_div17" = "1"
    Info (12134): Parameter "c_cnt_lo_div17" = "1"
    Info (12134): Parameter "c_cnt_prst17" = "1"
    Info (12134): Parameter "c_cnt_ph_mux_prst17" = "0"
    Info (12134): Parameter "c_cnt_in_src17" = "ph_mux_clk"
    Info (12134): Parameter "c_cnt_bypass_en17" = "true"
    Info (12134): Parameter "c_cnt_odd_div_duty_en17" = "false"
    Info (12134): Parameter "pll_vco_div" = "1"
    Info (12134): Parameter "pll_cp_current" = "20"
    Info (12134): Parameter "pll_bwctrl" = "14000"
    Info (12134): Parameter "pll_output_clk_frequency" = "1535.714285 MHz"
    Info (12134): Parameter "pll_fractional_division" = "1"
    Info (12134): Parameter "mimic_fbclk_type" = "none"
    Info (12134): Parameter "pll_fbclk_mux_1" = "glb"
    Info (12134): Parameter "pll_fbclk_mux_2" = "m_cnt"
    Info (12134): Parameter "pll_m_cnt_in_src" = "ph_mux_clk"
    Info (12134): Parameter "pll_slf_rst" = "false"
Info (12128): Elaborating entity "dps_extra_kick" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dps_extra_kick:dps_extra_inst", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 768
Info (12128): Elaborating entity "dprio_init" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|dprio_init:dprio_init_inst", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 783
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1960
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1971
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1982
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 1993
Info (12128): Elaborating entity "altera_pll_dps_lcell_comb" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2004
Info (12128): Elaborating entity "altera_cyclonev_pll" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (10034): Output port "extclk" at altera_cyclonev_pll.v(631) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 631
Warning (10034): Output port "clkout[0]" at altera_cyclonev_pll.v(636) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 636
Warning (10034): Output port "loaden" at altera_cyclonev_pll.v(640) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 640
Warning (10034): Output port "lvdsclk" at altera_cyclonev_pll.v(641) has no driver File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 641
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Info (12128): Elaborating entity "altera_cyclonev_pll_base" for hierarchy "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12131): Elaborated megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll|altera_cyclonev_pll_base:fpll_0", which is child of megafunction instantiation "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_cyclonev_pll.v Line: 1152
Info (12128): Elaborating entity "I2C_config" for hierarchy "I2C_config:i2c_config" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 63
Warning (10230): Verilog HDL assignment warning at I2C_config.v(68): truncated value with size 25 to match size of target (24) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 68
Warning (10230): Verilog HDL assignment warning at I2C_config.v(118): truncated value with size 32 to match size of target (1) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 118
Info (12128): Elaborating entity "counter" for hierarchy "I2C_config:i2c_config|counter:counter_100khz" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 26
Info (12128): Elaborating entity "I2C_controller" for hierarchy "I2C_config:i2c_config|I2C_controller:I2C_cont" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_config.v Line: 41
Warning (10230): Verilog HDL assignment warning at I2C_controller.v(75): truncated value with size 32 to match size of target (8) File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/I2C_controller.v Line: 75
Warning (12030): Port "extclk" on the entity instantiation of "cyclonev_pll" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 2223
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 424
        Warning (14320): Synthesized away node "image_output:i_output|pll:clock_25|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 426
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "I2C_SCL" and its non-tri-state driver. File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 9
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "I2C_SCL~synth" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 9
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HDMI_TX_D[0]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[1]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[2]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[3]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[4]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[5]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[6]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[7]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[8]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[9]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[10]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[11]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[12]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[13]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[14]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[15]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[16]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[17]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[18]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[19]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[20]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[21]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[22]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
    Warning (13410): Pin "HDMI_TX_D[23]" is stuck at VCC File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 10
Info (286030): Timing-Driven Synthesis is running
Info (17049): 17 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 8 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 2
    Warning (15610): No output dependent on input pin "HDMI_TX_INT" File: C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/HDMI_OUT.v Line: 5
Info (21057): Implemented 176 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 28 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 139 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 4854 megabytes
    Info: Processing ended: Wed Jun 05 04:12:50 2019
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:22


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Tim/Desktop/hdmi-add-project/HDMI_TX/output_files/HDMI_OUT.map.smsg.


