-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\FCS_MPC_3Phase_SPMSM\hdlsrc\FCS_MPC_3Phase_SPMSM_V1\FCS_MPC_3Phase_SPMSM_V1_src_Detect_Rise_Positive.vhd
-- Created: 2022-07-12 13:33:01
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: FCS_MPC_3Phase_SPMSM_V1_src_Detect_Rise_Positive
-- Source Path: FCS_MPC_3Phase_SPMSM_V1/Microcontroller Software/Subsystem1/Detect Rise Positive
-- Hierarchy Level: 1
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY FCS_MPC_3Phase_SPMSM_V1_src_Detect_Rise_Positive IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_100_0                       :   IN    std_logic;
        U                                 :   IN    std_logic;
        Y                                 :   OUT   std_logic
        );
END FCS_MPC_3Phase_SPMSM_V1_src_Detect_Rise_Positive;


ARCHITECTURE rtl OF FCS_MPC_3Phase_SPMSM_V1_src_Detect_Rise_Positive IS

  -- Component Declarations
  COMPONENT FCS_MPC_3Phase_SPMSM_V1_src_Positive
    PORT( u                               :   IN    std_logic;
          y                               :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : FCS_MPC_3Phase_SPMSM_V1_src_Positive
    USE ENTITY work.FCS_MPC_3Phase_SPMSM_V1_src_Positive(rtl);

  -- Signals
  SIGNAL U_k                              : std_logic;
  SIGNAL U_k_1                            : std_logic;
  SIGNAL U_k_1_1                          : std_logic;
  SIGNAL FixPt_Relational_Operator_relop1 : std_logic;

BEGIN
  -- U(k)
  -- 
  -- Edge

  u_Positive : FCS_MPC_3Phase_SPMSM_V1_src_Positive
    PORT MAP( u => U,
              y => U_k
              );

  -- 
  -- Store in Global RAM
  Delay_Input1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        U_k_1 <= '0';
      ELSIF enb_1_100_0 = '1' THEN
        U_k_1 <= U_k;
      END IF;
    END IF;
  END PROCESS Delay_Input1_process;


  U_k_1_1 <= U_k_1;

  
  FixPt_Relational_Operator_relop1 <= '1' WHEN U_k > U_k_1_1 ELSE
      '0';

  Y <= FixPt_Relational_Operator_relop1;

END rtl;

