// Seed: 1422088302
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    output tri0 id_3,
    output wor id_4,
    input wire id_5,
    input uwire id_6,
    input uwire id_7,
    output wand id_8,
    output wor id_9
);
  assign id_8 = -1 * id_1;
  logic [1 : (  -1 'b0 )] id_11 = id_7, id_12;
  wire id_13;
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input tri1 id_2,
    output wand id_3,
    input tri0 id_4,
    input tri id_5,
    output tri0 id_6,
    input uwire id_7,
    output wire id_8,
    input supply1 id_9,
    input supply1 id_10,
    output tri1 id_11,
    input uwire id_12,
    input supply1 id_13,
    input tri1 id_14,
    output tri id_15,
    input supply1 id_16,
    output tri id_17,
    output wire id_18,
    output tri1 id_19,
    output tri0 id_20,
    input wire id_21,
    input wire id_22
);
  module_0 modCall_1 (
      id_5,
      id_10,
      id_13,
      id_6,
      id_11,
      id_2,
      id_13,
      id_7,
      id_19,
      id_20
  );
  assign modCall_1.id_5 = 0;
endmodule
