$date
	Fri Aug  2 17:54:20 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var reg 2 ! rouding_mode [1:0] $end
$var reg 1 " sign_bit $end
$var reg 32 # vector [31:0] $end
$scope module DUT $end
$var wire 32 $ data [31:0] $end
$var wire 1 % mant_incr $end
$var wire 1 & mant_overfl $end
$var wire 2 ' rouding_mode [1:0] $end
$var wire 1 " sign_bit $end
$var wire 1 ( sticky_bit $end
$var wire 1 ) rounding_bit $end
$var wire 23 * mant [22:0] $end
$var wire 1 + guard_bit $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x+
bx *
x)
x(
b0 '
x&
x%
bx $
bx #
0"
b0 !
$end
#2000
b10010000101010011011 *
1%
0&
0+
1)
1(
b10010000101010011010100100100 #
b10010000101010011010100100100 $
#4000
b11000000100010010101111 *
0%
1+
0)
b11000000100010010101111010000001 #
b11000000100010010101111010000001 $
#6000
b10000100100001001101011 *
b10000100100001001101011000001001 #
b10000100100001001101011000001001 $
#8000
b10110001111100000101011 *
b10110001111100000101011001100011 #
b10110001111100000101011001100011 $
#10000
b110101110010111110 *
1%
1)
b110101110010111101100001101 #
b110101110010111101100001101 $
#12000
b1000110110111111001101 *
0+
b1000110110111111001100110001101 #
b1000110110111111001100110001101 $
#14000
b10110010110000101000010 *
0%
0)
b10110010110000101000010001100101 #
b10110010110000101000010001100101 $
#16000
b10001001001101110101001 *
1+
b10001001001101110101001000010010 #
b10001001001101110101001000010010 $
#18000
b111100111110010 *
1%
1)
b111100111110001100000001 #
b111100111110001100000001 $
#20000
b110110101111100111 *
0+
b110110101111100110100001101 #
b110110101111100110100001101 $
#22000
