{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitBMP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitBMP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024251 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024251 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024251 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599118024251 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitBMP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitBMP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024288 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024288 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024288 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599118024288 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitBMP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitBMP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024324 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024324 ""} { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv " "Source file: C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1599118024324 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1599118024324 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1599118024845 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599118024845 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 10:27:04 2020 " "Processing started: Thu Sep 03 10:27:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599118024845 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118024845 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118024845 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1599118025425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/collision_player_shit.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/collision_player_shit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_shit " "Found entity 1: collision_player_shit" {  } { { "RTL/Shit/collision_player_shit.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/collision_player_shit.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037681 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "initial_y INITIAL_Y shitLogic.sv(12) " "Verilog HDL Declaration information at shitLogic.sv(12): object \"initial_y\" differs only in case from object \"INITIAL_Y\" in the same scope" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitLogic.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1599118037682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shitlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shitlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shitLogic " "Found entity 1: shitLogic" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shitdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shitdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shitDraw " "Found entity 1: shitDraw" {  } { { "RTL/Shit/shitDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shitbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shitbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shitBMP " "Found entity 1: shitBMP" {  } { { "RTL/Shit/shitBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shit_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shit_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHIT_TOP " "Found entity 1: SHIT_TOP" {  } { { "RTL/Shit/SHIT_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shit/shit_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shit/shit_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shit_mux " "Found entity 1: shit_mux" {  } { { "RTL/Shit/shit_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shit_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickuplogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickuplogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupLogic " "Found entity 1: pickupLogic" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupDraw " "Found entity 1: pickupDraw" {  } { { "RTL/Pickup/pickupDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickupbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickupbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pickupBMP " "Found entity 1: pickupBMP" {  } { { "RTL/Pickup/pickupBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pickup/pickup_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pickup/pickup_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PICKUP_TOP " "Found entity 1: PICKUP_TOP" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_pickup.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_pickup.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_pickup " "Found entity 1: collision_player_pickup" {  } { { "RTL/VGA/collision_player_pickup.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_pickup.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_bar_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_bar_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_BAR_TOP " "Found entity 1: TOP_BAR_TOP" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ground_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/ground_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GROUND_TOP " "Found entity 1: GROUND_TOP" {  } { { "RTL/GROUND_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PLAYER_TOP " "Found entity 1: PLAYER_TOP" {  } { { "RTL/PLAYER_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 TREE_TOP " "Found entity 1: TREE_TOP" {  } { { "RTL/TREE_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SHOT_TOP " "Found entity 1: SHOT_TOP" {  } { { "RTL/SHOT_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BIRD_TOP " "Found entity 1: BIRD_TOP" {  } { { "RTL/BIRD_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundLogic " "Found entity 1: dynamic_groundLogic" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_grounddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_grounddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundDraw " "Found entity 1: dynamic_groundDraw" {  } { { "RTL/VGA/dynamic_groundDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/dynamic_groundbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/dynamic_groundbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_groundBMP " "Found entity 1: dynamic_groundBMP" {  } { { "RTL/VGA/dynamic_groundBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdBMP " "Found entity 1: birdBMP" {  } { { "RTL/Bird/birdBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treebmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treebmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeBMP " "Found entity 1: treeBMP" {  } { { "RTL/Tree/treeBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/digits_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/digits_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 digits_mux " "Found entity 1: digits_mux" {  } { { "RTL/VGA/digits_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/digits_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/timer_4_digits_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/timer_4_digits_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer_4_digits_counter " "Found entity 1: timer_4_digits_counter" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/numbersbitmap.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/numbersbitmap.sv" { { "Info" "ISGN_ENTITY_NAME" "1 NumbersBitMap " "Found entity 1: NumbersBitMap" {  } { { "RTL/Text/NumbersBitMap.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/NumbersBitMap.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/text/decimal_down_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/text/decimal_down_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_down_counter " "Found entity 1: decimal_down_counter" {  } { { "RTL/Text/decimal_down_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/decimal_down_counter.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/one_sec_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/one_sec_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 one_sec_counter " "Found entity 1: one_sec_counter" {  } { { "RTL/VGA/one_sec_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/one_sec_counter.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/levelfsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/levelfsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 levelFSM " "Found entity 1: levelFSM" {  } { { "RTL/levelFsm.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/levelFsm.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GAME_TOP " "Found entity 1: GAME_TOP" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_player_tree.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_player_tree.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_player_tree " "Found entity 1: collision_player_tree" {  } { { "RTL/VGA/collision_player_tree.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_player_tree.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/collision_bird_shot.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/collision_bird_shot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 collision_bird_shot " "Found entity 1: collision_bird_shot" {  } { { "RTL/VGA/collision_bird_shot.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/collision_bird_shot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/trees_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/trees_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trees_mux " "Found entity 1: trees_mux" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/birds_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/birds_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birds_mux " "Found entity 1: birds_mux" {  } { { "RTL/VGA/birds_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/birds_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/shots_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/shots_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shots_mux " "Found entity 1: shots_mux" {  } { { "RTL/VGA/shots_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/shots_mux.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treelogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treelogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeLogic " "Found entity 1: treeLogic" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/tree/treedraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/tree/treedraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 treeDraw " "Found entity 1: treeDraw" {  } { { "RTL/Tree/treeDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotLogic " "Found entity 1: shotLogic" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotDraw " "Found entity 1: shotDraw" {  } { { "RTL/Shot/shotDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037742 ""}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "birdLogic.sv(3) " "Verilog HDL syntax warning at birdLogic.sv(3): extra block comment delimiter characters /* within block comment" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "Analysis & Synthesis" 0 -1 1599118037743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birdlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birdlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdLogic " "Found entity 1: birdLogic" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/bird/birddraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/bird/birddraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 birdDraw " "Found entity 1: birdDraw" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerLogic " "Found entity 1: playerLogic" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/player/playerdraw.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/player/playerdraw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 playerDraw " "Found entity 1: playerDraw" {  } { { "RTL/Player/playerDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerDraw.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/back_ground_drawsquare.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/back_ground_drawsquare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 back_ground_drawSquare " "Found entity 1: back_ground_drawSquare" {  } { { "RTL/VGA/back_ground_drawSquare.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/back_ground_drawSquare.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/objects_mux_all.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/objects_mux_all.sv" { { "Info" "ISGN_ENTITY_NAME" "1 objects_mux_all " "Found entity 1: objects_mux_all" {  } { { "RTL/VGA/objects_mux_all.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/objects_mux_all.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037755 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "square_object.sv(38) " "Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1599118037756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/square_object.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/square_object.sv" { { "Info" "ISGN_ENTITY_NAME" "1 square_object " "Found entity 1: square_object" {  } { { "RTL/VGA/square_object.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/square_object.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/tonedecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/tonedecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ToneDecoder " "Found entity 1: ToneDecoder" {  } { { "RTL/MSS/ToneDecoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/ToneDecoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/top_mss_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/top_mss_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_MSS_DEMO " "Found entity 1: TOP_MSS_DEMO" {  } { { "RTL/MSS/TOP_MSS_DEMO.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/TOP_MSS_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/sintable.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/sintable.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sintable " "Found entity 1: sintable" {  } { { "RTL/MSS/SinTable.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/SinTable.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/prescaler.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/prescaler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "RTL/MSS/prescaler.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/prescaler.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/data_conversion.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/data_conversion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_conversion " "Found entity 1: data_conversion" {  } { { "RTL/MSS/data_conversion.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/data_conversion.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/mss/addr_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/mss/addr_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "RTL/MSS/addr_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/MSS/addr_counter.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/audio_codec_controller/audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file rtl/audio_codec_controller/audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "RTL/audio_codec_controller/audio_codec_controller.qxp" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/audio_codec_controller/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/top_kbd_demoall.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/top_kbd_demoall.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_KBD_DEMOALL " "Found entity 1: TOP_KBD_DEMOALL" {  } { { "RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/TOP_KBD_DEMOALL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037823 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "26 random.sv(43) " "Verilog HDL Expression warning at random.sv(43): truncated literal to match 26 bits" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 43 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1599118037824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/random.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/random.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random " "Found entity 1: random" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keytoggle_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keytoggle_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyToggle_decoder " "Found entity 1: keyToggle_decoder" {  } { { "RTL/KEYBOARD/keyToggle_decoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/keyToggle_decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/keyboard/keypad_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/keyboard/keypad_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 keyPad_decoder " "Found entity 1: keyPad_decoder" {  } { { "RTL/KEYBOARD/keyPad_decoder.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/keyPad_decoder.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/seg7/seg7.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/seg7/seg7.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7 " "Found entity 1: SEG7" {  } { { "RTL/Seg7/SEG7.SV" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Seg7/SEG7.SV" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/vga/valx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/vga/valx.v" { { "Info" "ISGN_ENTITY_NAME" "1 valX " "Found entity 1: valX" {  } { { "RTL/VGA/valX.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/valX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/numberposition.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/numberposition.v" { { "Info" "ISGN_ENTITY_NAME" "1 numberPosition " "Found entity 1: numberPosition" {  } { { "RTL/numberPosition.v" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/numberPosition.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/game_architecture_top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rtl/game_architecture_top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 game_architecture_TOP " "Found entity 1: game_architecture_TOP" {  } { { "RTL/game_architecture_TOP.bdf" "" { Schematic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/game_architecture_TOP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shot/shotbmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shot/shotbmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shotBMP " "Found entity 1: shotBMP" {  } { { "RTL/Shot/shotBMP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotBMP.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1599118037835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_ones timer_4_digits_counter.sv(39) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(39): created implicit net for \"tc_ones\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037835 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tc_tens timer_4_digits_counter.sv(54) " "Verilog HDL Implicit Net warning at timer_4_digits_counter.sv(54): created implicit net for \"tc_tens\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037835 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "TOP_BAR_TOP.sv(87) " "Verilog HDL Instantiation warning at TOP_BAR_TOP.sv(87): instance has no name" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 87 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1599118037840 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GAME_TOP " "Elaborating entity \"GAME_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1599118037918 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "player_collision 0 GAME_TOP.sv(64) " "Net \"player_collision\" at GAME_TOP.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1599118037922 "|GAME_TOP"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118037922 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118037923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118037923 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shitsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shitsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118037923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:gamecontroller " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:gamecontroller\"" {  } { { "RTL/GAME_TOP.sv" "gamecontroller" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 game_controller.sv(113) " "Verilog HDL assignment warning at game_controller.sv(113): truncated value with size 16 to match size of target (8)" {  } { { "RTL/VGA/game_controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118037928 "|GAME_TOP|game_controller:gamecontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "levelFSM game_controller:gamecontroller\|levelFSM:level_fsm " "Elaborating entity \"levelFSM\" for hierarchy \"game_controller:gamecontroller\|levelFSM:level_fsm\"" {  } { { "RTL/VGA/game_controller.sv" "level_fsm" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/game_controller.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLAYER_TOP PLAYER_TOP:player_top " "Elaborating entity \"PLAYER_TOP\" for hierarchy \"PLAYER_TOP:player_top\"" {  } { { "RTL/GAME_TOP.sv" "player_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerLogic PLAYER_TOP:player_top\|playerLogic:playerlogic " "Elaborating entity \"playerLogic\" for hierarchy \"PLAYER_TOP:player_top\|playerLogic:playerlogic\"" {  } { { "RTL/PLAYER_TOP.sv" "playerlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037931 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE playerLogic.sv(32) " "Verilog HDL or VHDL warning at playerLogic.sv(32): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint playerLogic.sv(43) " "Verilog HDL Always Construct warning at playerLogic.sv(43): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(65) " "Verilog HDL assignment warning at playerLogic.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 playerLogic.sv(66) " "Verilog HDL assignment warning at playerLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037933 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] playerLogic.sv(43) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at playerLogic.sv(43)" {  } { { "RTL/Player/playerLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Player/playerLogic.sv" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118037934 "|GAME_TOP|PLAYER_TOP:player_top|playerLogic:playerlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object PLAYER_TOP:player_top\|square_object:playersquare " "Elaborating entity \"square_object\" for hierarchy \"PLAYER_TOP:player_top\|square_object:playersquare\"" {  } { { "RTL/PLAYER_TOP.sv" "playersquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "playerDraw PLAYER_TOP:player_top\|playerDraw:playerdraw " "Elaborating entity \"playerDraw\" for hierarchy \"PLAYER_TOP:player_top\|playerDraw:playerdraw\"" {  } { { "RTL/PLAYER_TOP.sv" "playerdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/PLAYER_TOP.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037936 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "regular_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"regular_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118037952 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shielded_player " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shielded_player\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118037952 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118037952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIRD_TOP BIRD_TOP:bird_top " "Elaborating entity \"BIRD_TOP\" for hierarchy \"BIRD_TOP:bird_top\"" {  } { { "RTL/GAME_TOP.sv" "bird_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118037953 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038016 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038016 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038016 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038016 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038016 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "birdsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"birdsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdBMP BIRD_TOP:bird_top\|birdBMP:birdBMP " "Elaborating entity \"birdBMP\" for hierarchy \"BIRD_TOP:bird_top\|birdBMP:birdBMP\"" {  } { { "RTL/BIRD_TOP.sv" "birdBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038017 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038066 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038066 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038066 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[0\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038068 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(123) " "Verilog HDL Case Statement information at birdLogic.sv(123): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(146) " "Verilog HDL assignment warning at birdLogic.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(147) " "Verilog HDL assignment warning at birdLogic.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038072 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038073 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038074 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038074 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038074 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038074 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038074 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038074 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[0].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[0\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[0\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038075 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038161 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[0].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038161 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038161 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038161 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038161 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[1\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118038167 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(123) " "Verilog HDL Case Statement information at birdLogic.sv(123): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599118038167 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599118038167 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(146) " "Verilog HDL assignment warning at birdLogic.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038167 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(147) " "Verilog HDL assignment warning at birdLogic.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038168 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038169 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[1].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[1\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[1\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038170 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038250 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[1].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038250 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[2\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038252 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118038255 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(123) " "Verilog HDL Case Statement information at birdLogic.sv(123): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599118038255 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599118038255 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(146) " "Verilog HDL assignment warning at birdLogic.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038255 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(147) " "Verilog HDL assignment warning at birdLogic.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038256 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038257 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[2].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[2\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[2\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038258 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038343 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[2].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038343 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038343 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038343 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038343 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdLogic BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic " "Elaborating entity \"birdLogic\" for hierarchy \"BIRD_TOP:bird_top\|birdLogic:generate_birds_id\[3\].birdlogic\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birdlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038345 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE birdLogic.sv(43) " "Verilog HDL or VHDL warning at birdLogic.sv(43): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "birdLogic.sv(123) " "Verilog HDL Case Statement information at birdLogic.sv(123): all case item expressions in this case statement are onehot" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 123 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "topLeftY_FixedPoint birdLogic.sv(98) " "Verilog HDL Always Construct warning at birdLogic.sv(98): inferring latch(es) for variable \"topLeftY_FixedPoint\", which holds its previous value in one or more paths through the always construct" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(146) " "Verilog HDL assignment warning at birdLogic.sv(146): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 birdLogic.sv(147) " "Verilog HDL assignment warning at birdLogic.sv(147): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[0\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[0\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[1\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[1\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[2\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[2\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[3\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[3\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[4\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[4\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[5\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[5\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[6\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[6\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[7\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[7\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[8\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[8\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[9\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[9\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[10\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[10\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[11\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[11\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[12\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[12\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[13\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[13\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038348 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[14\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[14\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[15\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[15\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[16\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[16\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[17\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[17\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[18\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[18\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[19\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[19\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[20\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[20\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[21\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[21\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[22\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[22\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[23\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[23\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[24\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[24\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[25\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[25\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[26\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[26\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[27\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[27\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[28\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[28\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[29\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[29\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[30\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[30\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "topLeftY_FixedPoint\[31\] birdLogic.sv(98) " "Inferred latch for \"topLeftY_FixedPoint\[31\]\" at birdLogic.sv(98)" {  } { { "RTL/Bird/birdLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdLogic.sv" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118038349 "|GAME_TOP|BIRD_TOP:bird_top|birdLogic:generate_birds_id[3].birdlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birdDraw BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw " "Elaborating entity \"birdDraw\" for hierarchy \"BIRD_TOP:bird_top\|birdDraw:generate_birds_id\[3\].birddraw\"" {  } { { "RTL/BIRD_TOP.sv" "generate_birds_id\[3\].birddraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 birdDraw.sv(60) " "Verilog HDL assignment warning at birdDraw.sv(60): truncated value with size 32 to match size of target (8)" {  } { { "RTL/Bird/birdDraw.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Bird/birdDraw.sv" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038426 "|GAME_TOP|BIRD_TOP:bird_top|birdDraw:generate_birds_id[3].birddraw"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_up_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_up_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038426 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wings_down_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wings_down_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "birds_mux BIRD_TOP:bird_top\|birds_mux:birds_mux " "Elaborating entity \"birds_mux\" for hierarchy \"BIRD_TOP:bird_top\|birds_mux:birds_mux\"" {  } { { "RTL/BIRD_TOP.sv" "birds_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/BIRD_TOP.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHOT_TOP SHOT_TOP:shot_top " "Elaborating entity \"SHOT_TOP\" for hierarchy \"SHOT_TOP:shot_top\"" {  } { { "RTL/GAME_TOP.sv" "shot_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038430 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038444 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038444 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038444 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shot_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shot_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038444 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shotsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shotsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotBMP SHOT_TOP:shot_top\|shotBMP:shotBMP " "Elaborating entity \"shotBMP\" for hierarchy \"SHOT_TOP:shot_top\|shotBMP:shotBMP\"" {  } { { "RTL/SHOT_TOP.sv" "shotBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038446 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038452 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotLogic SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic " "Elaborating entity \"shotLogic\" for hierarchy \"SHOT_TOP:shot_top\|shotLogic:generate_shots_id\[0\].shotlogic\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE shotLogic.sv(33) " "Verilog HDL or VHDL warning at shotLogic.sv(33): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118038456 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE shotLogic.sv(34) " "Verilog HDL or VHDL warning at shotLogic.sv(34): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118038456 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(79) " "Verilog HDL assignment warning at shotLogic.sv(79): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038456 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shotLogic.sv(80) " "Verilog HDL assignment warning at shotLogic.sv(80): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shot/shotLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shot/shotLogic.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038456 "|GAME_TOP|SHOT_TOP:shot_top|shotLogic:generate_shots_id[0].shotlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare " "Elaborating entity \"square_object\" for hierarchy \"SHOT_TOP:shot_top\|square_object:generate_shots_id\[0\].shotssquare\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shotDraw SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw " "Elaborating entity \"shotDraw\" for hierarchy \"SHOT_TOP:shot_top\|shotDraw:generate_shots_id\[0\].shotdraw\"" {  } { { "RTL/SHOT_TOP.sv" "generate_shots_id\[0\].shotdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038460 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038468 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shots_mux SHOT_TOP:shot_top\|shots_mux:shots_mux " "Elaborating entity \"shots_mux\" for hierarchy \"SHOT_TOP:shot_top\|shots_mux:shots_mux\"" {  } { { "RTL/SHOT_TOP.sv" "shots_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/SHOT_TOP.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TREE_TOP TREE_TOP:tree_top " "Elaborating entity \"TREE_TOP\" for hierarchy \"TREE_TOP:tree_top\"" {  } { { "RTL/GAME_TOP.sv" "tree_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038487 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tree_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tree_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038669 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeBMP TREE_TOP:tree_top\|treeBMP:treeBMP " "Elaborating entity \"treeBMP\" for hierarchy \"TREE_TOP:tree_top\|treeBMP:treeBMP\"" {  } { { "RTL/TREE_TOP.sv" "treeBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038670 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038712 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeLogic TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic " "Elaborating entity \"treeLogic\" for hierarchy \"TREE_TOP:tree_top\|treeLogic:generate_trees_id\[0\].treelogic\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treelogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE treeLogic.sv(32) " "Verilog HDL or VHDL warning at treeLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118038715 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(87) " "Verilog HDL assignment warning at treeLogic.sv(87): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038715 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 treeLogic.sv(88) " "Verilog HDL assignment warning at treeLogic.sv(88): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Tree/treeLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Tree/treeLogic.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038715 "|GAME_TOP|TREE_TOP:tree_top|treeLogic:generate_trees_id[0].treelogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare " "Elaborating entity \"square_object\" for hierarchy \"TREE_TOP:tree_top\|square_object:generate_trees_id\[0\].treessquare\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treessquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "treeDraw TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw " "Elaborating entity \"treeDraw\" for hierarchy \"TREE_TOP:tree_top\|treeDraw:generate_trees_id\[0\].treedraw\"" {  } { { "RTL/TREE_TOP.sv" "generate_trees_id\[0\].treedraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038718 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038783 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trees_mux TREE_TOP:tree_top\|trees_mux:trees_mux " "Elaborating entity \"trees_mux\" for hierarchy \"TREE_TOP:tree_top\|trees_mux:trees_mux\"" {  } { { "RTL/TREE_TOP.sv" "trees_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TREE_TOP.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038886 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 trees_mux.sv(39) " "Verilog HDL assignment warning at trees_mux.sv(39): truncated value with size 32 to match size of target (5)" {  } { { "RTL/VGA/trees_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/trees_mux.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118038891 "|GAME_TOP|TREE_TOP:tree_top|trees_mux:trees_mux"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038891 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "treesCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"treesCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GROUND_TOP GROUND_TOP:ground_top " "Elaborating entity \"GROUND_TOP\" for hierarchy \"GROUND_TOP:ground_top\"" {  } { { "RTL/GAME_TOP.sv" "ground_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038893 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "dynamic_ground_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"dynamic_ground_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118038945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundBMP GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP " "Elaborating entity \"dynamic_groundBMP\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundBMP:dynamic_groundBMP\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118038946 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039011 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundLogic GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic " "Elaborating entity \"dynamic_groundLogic\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundLogic:dynamic_groundlogic\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE dynamic_groundLogic.sv(27) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(27): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118039015 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_FRAME_SIZE dynamic_groundLogic.sv(28) " "Verilog HDL or VHDL warning at dynamic_groundLogic.sv(28): object \"y_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118039015 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(66) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(66): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039015 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 dynamic_groundLogic.sv(67) " "Verilog HDL assignment warning at dynamic_groundLogic.sv(67): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/dynamic_groundLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/dynamic_groundLogic.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039015 "|GAME_TOP|GROUND_TOP:ground_top|dynamic_groundLogic:dynamic_groundlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object GROUND_TOP:ground_top\|square_object:dynamic_ground_square " "Elaborating entity \"square_object\" for hierarchy \"GROUND_TOP:ground_top\|square_object:dynamic_ground_square\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_ground_square" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_groundDraw GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw " "Elaborating entity \"dynamic_groundDraw\" for hierarchy \"GROUND_TOP:ground_top\|dynamic_groundDraw:dynamic_groundDraw\"" {  } { { "RTL/GROUND_TOP.sv" "dynamic_groundDraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GROUND_TOP.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039017 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039097 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_BAR_TOP TOP_BAR_TOP:top_bar_top " "Elaborating entity \"TOP_BAR_TOP\" for hierarchy \"TOP_BAR_TOP:top_bar_top\"" {  } { { "RTL/GAME_TOP.sv" "top_bar_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039099 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "TOP_BAR_TOP.sv(117) " "Verilog HDL warning at TOP_BAR_TOP.sv(117): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RTL/TOP_BAR_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 117 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1599118039103 "|GAME_TOP|TOP_BAR_TOP:top_bar_top"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "digit_number_offset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"digit_number_offset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_4_digits_counter TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst " "Elaborating entity \"timer_4_digits_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\"" {  } { { "RTL/TOP_BAR_TOP.sv" "timer_inst" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 timer_4_digits_counter.sv(20) " "Verilog HDL assignment warning at timer_4_digits_counter.sv(20): truncated value with size 32 to match size of target (1)" {  } { { "RTL/Text/timer_4_digits_counter.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039117 "|GAME_TOP|TOP_BAR_TOP:top_bar_top|timer_4_digits_counter:timer_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decimal_down_counter TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\|decimal_down_counter:ones_counter " "Elaborating entity \"decimal_down_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|timer_4_digits_counter:timer_inst\|decimal_down_counter:ones_counter\"" {  } { { "RTL/Text/timer_4_digits_counter.sv" "ones_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Text/timer_4_digits_counter.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_object TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare " "Elaborating entity \"square_object\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|square_object:generate_timers_id\[0\].digitssquare\"" {  } { { "RTL/TOP_BAR_TOP.sv" "generate_timers_id\[0\].digitssquare" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumbersBitMap TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15 " "Elaborating entity \"NumbersBitMap\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|NumbersBitMap:comb_15\"" {  } { { "RTL/TOP_BAR_TOP.sv" "comb_15" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039122 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "number_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"number_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digits_mux TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux " "Elaborating entity \"digits_mux\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|digits_mux:digits_mux\"" {  } { { "RTL/TOP_BAR_TOP.sv" "digits_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_sec_counter TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter " "Elaborating entity \"one_sec_counter\" for hierarchy \"TOP_BAR_TOP:top_bar_top\|one_sec_counter:one_sec_counter\"" {  } { { "RTL/TOP_BAR_TOP.sv" "one_sec_counter" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/TOP_BAR_TOP.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PICKUP_TOP PICKUP_TOP:pickup_top " "Elaborating entity \"PICKUP_TOP\" for hierarchy \"PICKUP_TOP:pickup_top\"" {  } { { "RTL/GAME_TOP.sv" "pickup_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039130 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "pickup_bitmap " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"pickup_bitmap\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupBMP PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP " "Elaborating entity \"pickupBMP\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupBMP:pickupBMP\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039137 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039144 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupLogic PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic " "Elaborating entity \"pickupLogic\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupLogic:pickuplogic\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickuplogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE pickupLogic.sv(32) " "Verilog HDL or VHDL warning at pickupLogic.sv(32): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118039148 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(85) " "Verilog HDL assignment warning at pickupLogic.sv(85): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039148 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 pickupLogic.sv(86) " "Verilog HDL assignment warning at pickupLogic.sv(86): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Pickup/pickupLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/pickupLogic.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039148 "|GAME_TOP|PICKUP_TOP:pickup_top|pickupLogic:pickuplogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pickupDraw PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw " "Elaborating entity \"pickupDraw\" for hierarchy \"PICKUP_TOP:pickup_top\|pickupDraw:pickupdraw\"" {  } { { "RTL/Pickup/PICKUP_TOP.sv" "pickupdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Pickup/PICKUP_TOP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039149 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039162 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIT_TOP SHIT_TOP:shit_top " "Elaborating entity \"SHIT_TOP\" for hierarchy \"SHIT_TOP:shit_top\"" {  } { { "RTL/GAME_TOP.sv" "shit_top" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039164 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shitsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shitsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shitsOffset " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shitsOffset\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039412 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "initial_Coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"initial_Coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039413 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shitsCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shitsCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shitBMP SHIT_TOP:shit_top\|shitBMP:shitBMP " "Elaborating entity \"shitBMP\" for hierarchy \"SHIT_TOP:shit_top\|shitBMP:shitBMP\"" {  } { { "RTL/Shit/SHIT_TOP.sv" "shitBMP" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039501 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039647 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039647 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039649 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shitLogic SHIT_TOP:shit_top\|shitLogic:generate_shits_id\[0\].shitlogic " "Elaborating entity \"shitLogic\" for hierarchy \"SHIT_TOP:shit_top\|shitLogic:generate_shits_id\[0\].shitlogic\"" {  } { { "RTL/Shit/SHIT_TOP.sv" "generate_shits_id\[0\].shitlogic" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039676 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "INITIAL_Y shitLogic.sv(26) " "Verilog HDL or VHDL warning at shitLogic.sv(26): object \"INITIAL_Y\" assigned a value but never read" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitLogic.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118039678 "|GAME_TOP|SHIT_TOP:shit_top|shitLogic:generate_shits_id[0].shitlogic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_FRAME_SIZE shitLogic.sv(34) " "Verilog HDL or VHDL warning at shitLogic.sv(34): object \"x_FRAME_SIZE\" assigned a value but never read" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitLogic.sv" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1599118039679 "|GAME_TOP|SHIT_TOP:shit_top|shitLogic:generate_shits_id[0].shitlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shitLogic.sv(97) " "Verilog HDL assignment warning at shitLogic.sv(97): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitLogic.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039679 "|GAME_TOP|SHIT_TOP:shit_top|shitLogic:generate_shits_id[0].shitlogic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 shitLogic.sv(98) " "Verilog HDL assignment warning at shitLogic.sv(98): truncated value with size 32 to match size of target (11)" {  } { { "RTL/Shit/shitLogic.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shitLogic.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039679 "|GAME_TOP|SHIT_TOP:shit_top|shitLogic:generate_shits_id[0].shitlogic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shitDraw SHIT_TOP:shit_top\|shitDraw:generate_shits_id\[0\].shitdraw " "Elaborating entity \"shitDraw\" for hierarchy \"SHIT_TOP:shit_top\|shitDraw:generate_shits_id\[0\].shitdraw\"" {  } { { "RTL/Shit/SHIT_TOP.sv" "generate_shits_id\[0\].shitdraw" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039680 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_fall_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_fall_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039694 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shit_splash_object_colors " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shit_splash_object_colors\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shit_mux SHIT_TOP:shit_top\|shit_mux:shit_mux " "Elaborating entity \"shit_mux\" for hierarchy \"SHIT_TOP:shit_top\|shit_mux:shit_mux\"" {  } { { "RTL/Shit/SHIT_TOP.sv" "shit_mux" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/SHIT_TOP.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039714 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 shit_mux.sv(34) " "Verilog HDL assignment warning at shit_mux.sv(34): truncated value with size 32 to match size of target (4)" {  } { { "RTL/Shit/shit_mux.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/Shit/shit_mux.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039717 "|GAME_TOP|SHIT_TOP:shit_top|shit_mux:shit_mux"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shitCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shitCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039717 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "shitCoordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"shitCoordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1599118039717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux_all objects_mux_all:mux_all " "Elaborating entity \"objects_mux_all\" for hierarchy \"objects_mux_all:mux_all\"" {  } { { "RTL/GAME_TOP.sv" "mux_all" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_tree collision_player_tree:collision_player_tree " "Elaborating entity \"collision_player_tree\" for hierarchy \"collision_player_tree:collision_player_tree\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_tree" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_pickup collision_player_pickup:collision_player_pickup " "Elaborating entity \"collision_player_pickup\" for hierarchy \"collision_player_pickup:collision_player_pickup\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_pickup" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_player_shit collision_player_shit:collision_player_shit " "Elaborating entity \"collision_player_shit\" for hierarchy \"collision_player_shit:collision_player_shit\"" {  } { { "RTL/GAME_TOP.sv" "collision_player_shit" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_bird_shot collision_bird_shot:collision_bird_shot " "Elaborating entity \"collision_bird_shot\" for hierarchy \"collision_bird_shot:collision_bird_shot\"" {  } { { "RTL/GAME_TOP.sv" "collision_bird_shot" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:vga " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:vga\"" {  } { { "RTL/GAME_TOP.sv" "vga" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039725 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(58) " "Verilog HDL assignment warning at VGA_Controller.sv(58): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039727 "|GAME_TOP|VGA_Controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_Controller.sv(59) " "Verilog HDL assignment warning at VGA_Controller.sv(59): truncated value with size 32 to match size of target (11)" {  } { { "RTL/VGA/VGA_Controller.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/VGA/VGA_Controller.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039727 "|GAME_TOP|VGA_Controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random random:randomizer " "Elaborating entity \"random\" for hierarchy \"random:randomizer\"" {  } { { "RTL/GAME_TOP.sv" "randomizer" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118039727 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 25 random.sv(43) " "Verilog HDL assignment warning at random.sv(43): truncated value with size 26 to match size of target (25)" {  } { { "RTL/KEYBOARD/random.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/KEYBOARD/random.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1599118039728 "|GAME_TOP|random:randomizer"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1599118070487 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1599118079201 "|GAME_TOP|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1599118079201 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1599118079737 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "259 " "259 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1599118100949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.map.smsg " "Generated suppressed messages file C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118101504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1599118102652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1599118102652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599118103818 "|GAME_TOP|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599118103818 "|GAME_TOP|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599118103818 "|GAME_TOP|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599118103818 "|GAME_TOP|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599118103818 "|GAME_TOP|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599118103818 "|GAME_TOP|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "RTL/GAME_TOP.sv" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/RTL/GAME_TOP.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1599118103818 "|GAME_TOP|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1599118103818 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12442 " "Implemented 12442 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1599118103890 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1599118103890 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12397 " "Implemented 12397 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1599118103890 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1599118103890 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5423 " "Peak virtual memory: 5423 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599118103993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 10:28:23 2020 " "Processing ended: Thu Sep 03 10:28:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599118103993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:19 " "Elapsed time: 00:01:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599118103993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:22 " "Total CPU time (on all processors): 00:02:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599118103993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1599118103993 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1599118105839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599118105840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 10:28:25 2020 " "Processing started: Thu Sep 03 10:28:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599118105840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1599118105840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1599118105840 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1599118106050 ""}
{ "Info" "0" "" "Project  = Lab1Demo" {  } {  } 0 0 "Project  = Lab1Demo" 0 0 "Fitter" 0 0 1599118106052 ""}
{ "Info" "0" "" "Revision = Lab1Demo" {  } {  } 0 0 "Revision = Lab1Demo" 0 0 "Fitter" 0 0 1599118106052 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1599118106574 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab1Demo 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"Lab1Demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1599118106765 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599118106838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1599118106838 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1599118107785 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1599118107821 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1599118108327 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 45 " "No exact pin location assignment(s) for 1 pins of 45 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1599118109085 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1599118127789 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 3091 global CLKCTRL_G4 " "CLOCK_50~inputCLKENA0 with 3091 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599118128275 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599118128275 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "resetN~inputCLKENA0 2427 global CLKCTRL_G5 " "resetN~inputCLKENA0 with 2427 fanout uses global clock CLKCTRL_G5" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1599118128276 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1599118128276 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1599118128276 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver resetN~inputCLKENA0 CLKCTRL_G5 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver resetN~inputCLKENA0, placed at CLKCTRL_G5" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad resetN PIN_AJ4 " "Refclk input I/O pad resetN is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1599118128276 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1599118128276 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1599118128276 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599118128277 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1599118128430 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599118128440 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1599118128469 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1599118128496 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1599118128496 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1599118128513 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1599118129855 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129895 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129896 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129897 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129897 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129897 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129897 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129898 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129898 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_Audio.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129898 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_Audio.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129899 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tdi port " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tck clock " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129899 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129899 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 30 altera_reserved_tms port " "Ignored filter at DE10_Standard_Audio.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129899 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129900 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 31 altera_reserved_tdo port " "Ignored filter at DE10_Standard_Audio.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129900 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129900 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129900 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129901 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129901 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129901 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129901 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1599118129901 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129902 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129902 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129902 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129902 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129903 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129903 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129903 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129903 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129904 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129904 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118129905 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129905 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1599118129905 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599118129958 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1599118129958 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1599118130098 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1599118130101 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599118130101 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599118130101 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599118130101 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1599118130101 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1599118130101 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1599118131180 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1599118131192 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1599118131192 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SCLK " "Node \"AUD_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_I2C_SDAT " "Node \"AUD_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MICROPHON_LED " "Node \"MICROPHON_LED\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MICROPHON_LED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ball_toggle " "Node \"ball_toggle\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ball_toggle" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ir_write " "Node \"ir_write\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ir_write" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[0\] " "Node \"numKey\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[1\] " "Node \"numKey\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[2\] " "Node \"numKey\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "numKey\[3\] " "Node \"numKey\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "numKey\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sound_on " "Node \"sound_on\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sound_on" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1599118131557 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1599118131557 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:23 " "Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599118131560 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1599118141252 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1599118142821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599118174624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1599118203518 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1599118226825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599118226825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1599118229568 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/" { { 1 { 0 "Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1599118245561 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1599118245561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1599118256484 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1599118256484 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1599118256484 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:20 " "Fitter routing operations ending: elapsed time is 00:00:20" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599118256489 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 20.90 " "Total time spent on timing analysis during the Fitter is 20.90 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1599118282608 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599118282746 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599118290454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1599118290466 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1599118297700 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:35 " "Fitter post-fit operations ending: elapsed time is 00:00:35" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1599118317493 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1599118318293 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.fit.smsg " "Generated suppressed messages file C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/output_files/Lab1Demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1599118319209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 128 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 128 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6686 " "Peak virtual memory: 6686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599118323012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 10:32:03 2020 " "Processing ended: Thu Sep 03 10:32:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599118323012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:38 " "Elapsed time: 00:03:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599118323012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:49 " "Total CPU time (on all processors): 00:08:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599118323012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1599118323012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1599118324347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599118324348 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 10:32:04 2020 " "Processing started: Thu Sep 03 10:32:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599118324348 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1599118324348 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1599118324348 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1599118338946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4924 " "Peak virtual memory: 4924 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599118339533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 10:32:19 2020 " "Processing ended: Thu Sep 03 10:32:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599118339533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599118339533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599118339533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1599118339533 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1599118340266 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1599118341043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1599118341043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 03 10:32:20 2020 " "Processing started: Thu Sep 03 10:32:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1599118341043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118341043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab1Demo -c Lab1Demo " "Command: quartus_sta Lab1Demo -c Lab1Demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118341044 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1599118341198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118343518 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118343575 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118343575 ""}
{ "Info" "ISTA_SDC_FOUND" "constraints/DE10_Standard_Audio.sdc " "Reading SDC File: 'constraints/DE10_Standard_Audio.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345137 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 9 CLOCK2_50 port " "Ignored filter at DE10_Standard_Audio.sdc(9): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345176 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 9 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(9): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK2_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345177 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 10 CLOCK3_50 port " "Ignored filter at DE10_Standard_Audio.sdc(10): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345177 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK3_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345177 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345177 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 11 CLOCK4_50 port " "Ignored filter at DE10_Standard_Audio.sdc(11): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\] " "create_clock -period \"50.000000 MHz\" \[get_ports CLOCK4_50\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345178 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 14 CLOCK_27 port " "Ignored filter at DE10_Standard_Audio.sdc(14): CLOCK_27 could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\] " "create_clock -period \"27.000000 MHz\" \[get_ports CLOCK_27\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345178 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345178 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 17 AUD_XCK port " "Ignored filter at DE10_Standard_Audio.sdc(17): AUD_XCK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345178 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 17 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\] " "create_clock -period \"18.432 MHz\" -name clk_audxck \[get_ports AUD_XCK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345179 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 18 AUD_BCLK port " "Ignored filter at DE10_Standard_Audio.sdc(18): AUD_BCLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345179 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 18 Argument <targets> is an empty collection " "Ignored create_clock at DE10_Standard_Audio.sdc(18): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\] " "create_clock -period \"3.536 MHz\" -name clk_audbck \[get_ports AUD_BCLK\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345179 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345179 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 28 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at DE10_Standard_Audio.sdc(28): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345180 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE10_Standard_Audio.sdc 28 Argument <targets> is not an object ID " "Ignored create_clock at DE10_Standard_Audio.sdc(28): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345180 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tdi port " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345180 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 29 altera_reserved_tck clock " "Ignored filter at DE10_Standard_Audio.sdc(29): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345181 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345181 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345181 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 30 altera_reserved_tms port " "Ignored filter at DE10_Standard_Audio.sdc(30): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345182 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 31 altera_reserved_tdo port " "Ignored filter at DE10_Standard_Audio.sdc(31): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345182 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345182 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 31 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(31): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345182 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 38 u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk pin " "Ignored filter at DE10_Standard_Audio.sdc(38): u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a pin" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 39 DRAM_CLK port " "Ignored filter at DE10_Standard_Audio.sdc(39): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345183 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument <targets> is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\] " "create_generated_clock -source \[get_pins \{u0\|pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                      -name clk_dram_ext \[get_ports \{DRAM_CLK\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345183 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345183 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock DE10_Standard_Audio.sdc 38 Argument -source is an empty collection " "Ignored create_generated_clock at DE10_Standard_Audio.sdc(38): Argument -source is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345183 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(62): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345183 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 62 clk_dram_ext clock " "Ignored filter at DE10_Standard_Audio.sdc(62): clk_dram_ext could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram_ext 5.9 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345184 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 62 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(62): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument <targets> is an empty collection " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram_ext 3.0 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345184 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE10_Standard_Audio.sdc 63 Argument -clock is not an object ID " "Ignored set_input_delay at DE10_Standard_Audio.sdc(63): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345184 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 67 u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk clock " "Ignored filter at DE10_Standard_Audio.sdc(67): u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk could not be matched with a clock" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <from> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2 " "set_multicycle_path -from \[get_clocks \{clk_dram_ext\}\] \\\n                    -to \[get_clocks \{u0\|pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] \\\n                                                  -setup 2" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345184 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345184 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path DE10_Standard_Audio.sdc 66 Argument <to> is an empty collection " "Ignored set_multicycle_path at DE10_Standard_Audio.sdc(66): Argument <to> is an empty collection" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_*DQM port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 80 DRAM_DQ* port " "Ignored filter at DE10_Standard_Audio.sdc(80): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345185 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_DQ* DRAM_*DQM\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345185 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345185 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345185 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_ADDR* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_BA* port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CKE port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_CS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_RAS_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_Audio.sdc 82 DRAM_WE_N port " "Ignored filter at DE10_Standard_Audio.sdc(82): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -max -clock clk_dram_ext 1.6  \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345186 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\] " "set_output_delay -min -clock clk_dram_ext -0.9 \[get_ports \{DRAM_ADDR* DRAM_BA* DRAM_RAS_N DRAM_CAS_N DRAM_WE_N DRAM_CKE DRAM_CS_N\}\]" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1599118345186 ""}  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE10_Standard_Audio.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE10_Standard_Audio.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" "" { Text "C:/Users/elata/Desktop/studies/hw/Lab/project/ProjectSchematics/constraints/DE10_Standard_Audio.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345186 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599118345235 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345235 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345314 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1599118345317 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599118345338 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1599118345681 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345681 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.167 " "Worst-case setup slack is -0.167" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345685 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.167              -0.197 CLOCK_50  " "   -0.167              -0.197 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345685 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.224 " "Worst-case hold slack is 0.224" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 CLOCK_50  " "    0.224               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345765 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345774 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.215 " "Worst-case minimum pulse width slack is 9.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.215               0.000 CLOCK_50  " "    9.215               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118345817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345817 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599118345907 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118345990 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118354148 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599118354901 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118354901 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118354920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.159 " "Worst-case setup slack is 0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 CLOCK_50  " "    0.159               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118355157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.214 " "Worst-case hold slack is 0.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355271 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 CLOCK_50  " "    0.214               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355271 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118355271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118355277 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118355282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.274 " "Worst-case minimum pulse width slack is 9.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.274               0.000 CLOCK_50  " "    9.274               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118355293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118355293 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599118355455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118355759 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118364291 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599118365044 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118365044 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118365063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.489 " "Worst-case setup slack is 8.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.489               0.000 CLOCK_50  " "    8.489               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118365138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.131 " "Worst-case hold slack is 0.131" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 CLOCK_50  " "    0.131               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118365198 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118365203 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118365207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.097 " "Worst-case minimum pulse width slack is 9.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365214 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.097               0.000 CLOCK_50  " "    9.097               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118365214 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118365214 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1599118365295 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "VGA_Controller:vga\|oVGA_HS " "Node: VGA_Controller:vga\|oVGA_HS was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register VGA_Controller:vga\|V_Cont\[5\] VGA_Controller:vga\|oVGA_HS " "Register VGA_Controller:vga\|V_Cont\[5\] is being clocked by VGA_Controller:vga\|oVGA_HS" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1599118366045 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118366045 "|GAME_TOP|VGA_Controller:vga|oVGA_HS"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118366061 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.491 " "Worst-case setup slack is 9.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.491               0.000 CLOCK_50  " "    9.491               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118366140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366206 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 CLOCK_50  " "    0.120               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366206 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118366206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118366211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118366216 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.059 " "Worst-case minimum pulse width slack is 9.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366223 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.059               0.000 CLOCK_50  " "    9.059               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1599118366223 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118366223 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118368416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118368431 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 59 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5295 " "Peak virtual memory: 5295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1599118368608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 03 10:32:48 2020 " "Processing ended: Thu Sep 03 10:32:48 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1599118368608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1599118368608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1599118368608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118368608 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 254 s " "Quartus Prime Full Compilation was successful. 0 errors, 254 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1599118369413 ""}
