
AVRASM ver. 2.1.30  D:\Lecture\Micro-lab\Hw5_matin_fazel_9825583\CodeVision\part_4\Debug\List\part_4.asm Sun Apr 03 22:32:34 2022

                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega16
                 ;Program type           : Application
                 ;Clock frequency        : 8/000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega16
                 	#pragma AVRPART MEMORY PROG_FLASH 16384
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	#define CALL_SUPPORTED 1
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	CALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	CALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	CALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	CALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	CALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 940c 0034 	JMP  __RESET
000002 940c 0000 	JMP  0x00
000004 940c 0000 	JMP  0x00
000006 940c 0000 	JMP  0x00
000008 940c 0000 	JMP  0x00
00000a 940c 0000 	JMP  0x00
00000c 940c 0000 	JMP  0x00
00000e 940c 0000 	JMP  0x00
000010 940c 0000 	JMP  0x00
000012 940c 0000 	JMP  0x00
000014 940c 0000 	JMP  0x00
000016 940c 0000 	JMP  0x00
000018 940c 0000 	JMP  0x00
00001a 940c 0000 	JMP  0x00
00001c 940c 0000 	JMP  0x00
00001e 940c 0000 	JMP  0x00
000020 940c 0000 	JMP  0x00
000022 940c 0000 	JMP  0x00
000024 940c 0000 	JMP  0x00
000026 940c 0000 	JMP  0x00
000028 940c 0000 	JMP  0x00
                 
                 _0x2020060:
D:\Lecture\Micro-lab\Hw5_matin_fazel_9825583\CodeVision\part_4\Debug\List\part_4.asm(1117): warning: .cseg .db misalignment - padding zero byte
00002a 0001      	.DB  0x1
                 _0x2020000:
00002b 4e2d
00002c 4e41
00002d 4900
00002e 464e      	.DB  0x2D,0x4E,0x41,0x4E,0x0,0x49,0x4E,0x46
D:\Lecture\Micro-lab\Hw5_matin_fazel_9825583\CodeVision\part_4\Debug\List\part_4.asm(1120): warning: .cseg .db misalignment - padding zero byte
00002f 0000      	.DB  0x0
                 
                 __GLOBAL_INI_TBL:
000030 0001      	.DW  0x01
000031 0160      	.DW  __seed_G101
000032 0054      	.DW  _0x2020060*2
                 
                 _0xFFFFFFFF:
000033 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000034 94f8      	CLI
000035 27ee      	CLR  R30
000036 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000037 e0f1      	LDI  R31,1
000038 bffb      	OUT  GICR,R31
000039 bfeb      	OUT  GICR,R30
00003a bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
00003b e08d      	LDI  R24,(14-2)+1
00003c e0a2      	LDI  R26,2
00003d 27bb      	CLR  R27
                 __CLEAR_REG:
00003e 93ed      	ST   X+,R30
00003f 958a      	DEC  R24
000040 f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
000041 e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
000042 e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000043 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000044 93ed      	ST   X+,R30
000045 9701      	SBIW R24,1
000046 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000047 e6e0      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000048 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000049 9185      	LPM  R24,Z+
00004a 9195      	LPM  R25,Z+
00004b 9700      	SBIW R24,0
00004c f061      	BREQ __GLOBAL_INI_END
00004d 91a5      	LPM  R26,Z+
00004e 91b5      	LPM  R27,Z+
00004f 9005      	LPM  R0,Z+
000050 9015      	LPM  R1,Z+
000051 01bf      	MOVW R22,R30
000052 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000053 9005      	LPM  R0,Z+
000054 920d      	ST   X+,R0
000055 9701      	SBIW R24,1
000056 f7e1      	BRNE __GLOBAL_INI_LOOP
000057 01fb      	MOVW R30,R22
000058 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000059 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
00005a bfed      	OUT  SPL,R30
00005b e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
00005c bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00005d e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00005e e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00005f 940c 0061 	JMP  _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project :
                 ;Version :
                 ;Date    : 03/04/2022
                 ;Author  :
                 ;Company :
                 ;Comments:
                 ;
                 ;
                 ;Chip type               : ATmega16
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8/000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;
                 ;// Alphanumeric LCD functions
                 ;#include <headers.h>
                 ;
                 ;// Declare your global variables here
                 ;
                 ;void main(void)
                 ; 0000 001F {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 0020 
                 ; 0000 0021 //lcd_init(16);
                 ; 0000 0022 initial_ports_timers();
000061 d004      	RCALL _initial_ports_timers
                 ; 0000 0023 func4();
000062 940e 0091 	CALL _func4
                 ; 0000 0024 while (1)
                 _0x3:
                 ; 0000 0025       {
                 ; 0000 0026       // Place your code here
                 ; 0000 0027 
                 ; 0000 0028       }
000064 cfff      	RJMP _0x3
                 ; 0000 0029 }
                 _0x6:
000065 cfff      	RJMP _0x6
                 ; .FEND
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x40
                 	.EQU __sm_mask=0xB0
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0xA0
                 	.EQU __sm_ext_standby=0xB0
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;
                 ;void initial_ports_timers(void){
                 ; 0001 0003 void initial_ports_timers(void){
                 
                 	.CSEG
                 _initial_ports_timers:
                 ; .FSTART _initial_ports_timers
                 ; 0001 0004  TCCR0=(1<<WGM00) | (1<<COM01) | (0<<COM00) | (0<<WGM01) | (1<<CS02) | (0<<CS01) | (1<<CS00);
000066 e6e5      	LDI  R30,LOW(101)
000067 bfe3      	OUT  0x33,R30
                 ; 0001 0005 TCNT0=0x00;
000068 e0e0      	LDI  R30,LOW(0)
000069 bfe2      	OUT  0x32,R30
                 ; 0001 0006 OCR0=0x0D;
00006a e0ed      	LDI  R30,LOW(13)
00006b bfec      	OUT  0x3C,R30
                 ; 0001 0007 
                 ; 0001 0008 // Timer/Counter 1 initialization
                 ; 0001 0009 // Clock source: System Clock
                 ; 0001 000A // Clock value: Timer1 Stopped
                 ; 0001 000B // Mode: Normal top=0xFFFF
                 ; 0001 000C // OC1A output: Disconnected
                 ; 0001 000D // OC1B output: Disconnected
                 ; 0001 000E // Noise Canceler: Off
                 ; 0001 000F // Input Capture on Falling Edge
                 ; 0001 0010 // Timer1 Overflow Interrupt: Off
                 ; 0001 0011 // Input Capture Interrupt: Off
                 ; 0001 0012 // Compare A Match Interrupt: Off
                 ; 0001 0013 // Compare B Match Interrupt: Off
                 ; 0001 0014 TCCR1A=(0<<COM1A1) | (0<<COM1A0) | (0<<COM1B1) | (0<<COM1B0) | (0<<WGM11) | (0<<WGM10);
00006c e0e0      	LDI  R30,LOW(0)
00006d bdef      	OUT  0x2F,R30
                 ; 0001 0015 TCCR1B=(0<<ICNC1) | (0<<ICES1) | (0<<WGM13) | (0<<WGM12) | (0<<CS12) | (0<<CS11) | (0<<CS10);
00006e bdee      	OUT  0x2E,R30
                 ; 0001 0016 TCNT1H=0x00;
00006f bded      	OUT  0x2D,R30
                 ; 0001 0017 TCNT1L=0x00;
000070 bdec      	OUT  0x2C,R30
                 ; 0001 0018 ICR1H=0x00;
000071 bde7      	OUT  0x27,R30
                 ; 0001 0019 ICR1L=0x00;
000072 bde6      	OUT  0x26,R30
                 ; 0001 001A OCR1AH=0x00;
000073 bdeb      	OUT  0x2B,R30
                 ; 0001 001B OCR1AL=0x00;
000074 bdea      	OUT  0x2A,R30
                 ; 0001 001C OCR1BH=0x00;
000075 bde9      	OUT  0x29,R30
                 ; 0001 001D OCR1BL=0x00;
000076 bde8      	OUT  0x28,R30
                 ; 0001 001E 
                 ; 0001 001F // Timer/Counter 2 initialization
                 ; 0001 0020 // Clock source: System Clock
                 ; 0001 0021 // Clock value: Timer2 Stopped
                 ; 0001 0022 // Mode: Normal top=0xFF
                 ; 0001 0023 // OC2 output: Disconnected
                 ; 0001 0024 ASSR=0<<AS2;
000077 bde2      	OUT  0x22,R30
                 ; 0001 0025 TCCR2=(0<<PWM2) | (0<<COM21) | (0<<COM20) | (0<<CTC2) | (0<<CS22) | (0<<CS21) | (0<<CS20);
000078 bde5      	OUT  0x25,R30
                 ; 0001 0026 TCNT2=0x00;
000079 bde4      	OUT  0x24,R30
                 ; 0001 0027 OCR2=0x00;
00007a bde3      	OUT  0x23,R30
                 ; 0001 0028 
                 ; 0001 0029 // Timer(s)/Counter(s) Interrupt(s) initialization
                 ; 0001 002A TIMSK=(0<<OCIE2) | (0<<TOIE2) | (0<<TICIE1) | (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1) | (0<<OCIE0) | (0<<TOIE0);
00007b bfe9      	OUT  0x39,R30
                 ; 0001 002B 
                 ; 0001 002C 
                 ; 0001 002D // External Interrupt(s) initialization
                 ; 0001 002E // INT0: Off
                 ; 0001 002F // INT1: Off
                 ; 0001 0030 // INT2: Off
                 ; 0001 0031 MCUCR=(0<<ISC11) | (0<<ISC10) | (0<<ISC01) | (0<<ISC00);
00007c bfe5      	OUT  0x35,R30
                 ; 0001 0032 MCUCSR=(0<<ISC2);
00007d bfe4      	OUT  0x34,R30
                 ; 0001 0033 
                 ; 0001 0034 // USART initialization
                 ; 0001 0035 // USART disabled
                 ; 0001 0036 UCSRB=(0<<RXCIE) | (0<<TXCIE) | (0<<UDRIE) | (0<<RXEN) | (0<<TXEN) | (0<<UCSZ2) | (0<<RXB8) | (0<<TXB8);
00007e b9ea      	OUT  0xA,R30
                 ; 0001 0037 
                 ; 0001 0038 // Analog Comparator initialization
                 ; 0001 0039 // Analog Comparator: Off
                 ; 0001 003A // The Analog Comparator's positive input is
                 ; 0001 003B // connected to the AIN0 pin
                 ; 0001 003C // The Analog Comparator's negative input is
                 ; 0001 003D // connected to the AIN1 pin
                 ; 0001 003E ACSR=(1<<ACD) | (0<<ACBG) | (0<<ACO) | (0<<ACI) | (0<<ACIE) | (0<<ACIC) | (0<<ACIS1) | (0<<ACIS0);
00007f e8e0      	LDI  R30,LOW(128)
000080 b9e8      	OUT  0x8,R30
                 ; 0001 003F SFIOR=(0<<ACME);
000081 e0e0      	LDI  R30,LOW(0)
000082 bfe0      	OUT  0x30,R30
                 ; 0001 0040 
                 ; 0001 0041 // ADC initialization
                 ; 0001 0042 // ADC disabled
                 ; 0001 0043 ADCSRA=(0<<ADEN) | (0<<ADSC) | (0<<ADATE) | (0<<ADIF) | (0<<ADIE) | (0<<ADPS2) | (0<<ADPS1) | (0<<ADPS0);
000083 b9e6      	OUT  0x6,R30
                 ; 0001 0044 
                 ; 0001 0045 // SPI initialization
                 ; 0001 0046 // SPI disabled
                 ; 0001 0047 SPCR=(0<<SPIE) | (0<<SPE) | (0<<DORD) | (0<<MSTR) | (0<<CPOL) | (0<<CPHA) | (0<<SPR1) | (0<<SPR0);
000084 b9ed      	OUT  0xD,R30
                 ; 0001 0048 
                 ; 0001 0049 // TWI initialization
                 ; 0001 004A // TWI disabled
                 ; 0001 004B TWCR=(0<<TWEA) | (0<<TWSTA) | (0<<TWSTO) | (0<<TWEN) | (0<<TWIE);
000085 bfe6      	OUT  0x36,R30
                 ; 0001 004C 
                 ; 0001 004D DDRA=(0<<DDA7) | (0<<DDA6) | (0<<DDA5) | (0<<DDA4) | (0<<DDA3) | (0<<DDA2) | (0<<DDA1) | (0<<DDA0);
000086 bbea      	OUT  0x1A,R30
                 ; 0001 004E // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 004F PORTA=(0<<PORTA7) | (0<<PORTA6) | (0<<PORTA5) | (0<<PORTA4) | (0<<PORTA3) | (0<<PORTA2) | (0<<PORTA1) | (0<<PORTA0);
000087 bbeb      	OUT  0x1B,R30
                 ; 0001 0050 
                 ; 0001 0051 // Port B initialization
                 ; 0001 0052 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=Out Bit2=In Bit1=In Bit0=In
                 ; 0001 0053 DDRB=(0<<DDB7) | (0<<DDB6) | (0<<DDB5) | (0<<DDB4) | (1<<DDB3) | (0<<DDB2) | (0<<DDB1) | (0<<DDB0);
000088 e0e8      	LDI  R30,LOW(8)
000089 bbe7      	OUT  0x17,R30
                 ; 0001 0054 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=0 Bit2=T Bit1=T Bit0=T
                 ; 0001 0055 PORTB=(0<<PORTB7) | (0<<PORTB6) | (0<<PORTB5) | (0<<PORTB4) | (0<<PORTB3) | (0<<PORTB2) | (0<<PORTB1) | (0<<PORTB0);
00008a e0e0      	LDI  R30,LOW(0)
00008b bbe8      	OUT  0x18,R30
                 ; 0001 0056 
                 ; 0001 0057 // Port C initialization
                 ; 0001 0058 // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 0059 DDRC=(0<<DDC7) | (0<<DDC6) | (0<<DDC5) | (0<<DDC4) | (0<<DDC3) | (0<<DDC2) | (0<<DDC1) | (0<<DDC0);
00008c bbe4      	OUT  0x14,R30
                 ; 0001 005A // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 005B PORTC=(0<<PORTC7) | (0<<PORTC6) | (0<<PORTC5) | (0<<PORTC4) | (0<<PORTC3) | (0<<PORTC2) | (0<<PORTC1) | (0<<PORTC0);
00008d bbe5      	OUT  0x15,R30
                 ; 0001 005C 
                 ; 0001 005D // Port D initialization
                 ; 0001 005E // Function: Bit7=In Bit6=In Bit5=In Bit4=In Bit3=In Bit2=In Bit1=In Bit0=In
                 ; 0001 005F DDRD=(0<<DDD7) | (0<<DDD6) | (0<<DDD5) | (0<<DDD4) | (0<<DDD3) | (0<<DDD2) | (0<<DDD1) | (0<<DDD0);
00008e bbe1      	OUT  0x11,R30
                 ; 0001 0060 // State: Bit7=T Bit6=T Bit5=T Bit4=T Bit3=T Bit2=T Bit1=T Bit0=T
                 ; 0001 0061 PORTD=(0<<PORTD7) | (0<<PORTD6) | (0<<PORTD5) | (0<<PORTD4) | (0<<PORTD3) | (0<<PORTD2) | (0<<PORTD1) | (0<<PORTD0);
00008f bbe2      	OUT  0x12,R30
                 ; 0001 0062 
                 ; 0001 0063 }
000090 9508      	RET
                 ; .FEND
                 ;#include <math.h>
                 ;#include <mega16.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 ;
                 ;void func4(void){
                 ; 0002 0004 void func4(void){
                 
                 	.CSEG
                 _func4:
                 ; .FSTART _func4
                 ; 0002 0005     int duty_cycle = 0;
                 ; 0002 0006     DDRA = 0x00;
000091 931a      	ST   -Y,R17
000092 930a      	ST   -Y,R16
                 ;	duty_cycle -> R16,R17
                +
000093 e000     +LDI R16 , LOW ( 0 )
000094 e010     +LDI R17 , HIGH ( 0 )
                 	__GETWRN 16,17,0
000095 e0e0      	LDI  R30,LOW(0)
000096 bbea      	OUT  0x1A,R30
                 ; 0002 0007     duty_cycle = PINA;
000097 b309      	IN   R16,25
000098 2711      	CLR  R17
                 ; 0002 0008     duty_cycle = ((duty_cycle*90)/255) + 5;
000099 01f8      	MOVW R30,R16
00009a e5aa      	LDI  R26,LOW(90)
00009b e0b0      	LDI  R27,HIGH(90)
00009c 940e 01ff 	CALL __MULW12
00009e 01df      	MOVW R26,R30
00009f efef      	LDI  R30,LOW(255)
0000a0 e0f0      	LDI  R31,HIGH(255)
0000a1 940e 0217 	CALL __DIVW21
0000a3 9635      	ADIW R30,5
0000a4 018f      	MOVW R16,R30
                 ; 0002 0009     duty_cycle = floor((duty_cycle*255)/100);
0000a5 efaf      	LDI  R26,LOW(255)
0000a6 e0b0      	LDI  R27,HIGH(255)
0000a7 940e 01ff 	CALL __MULW12
0000a9 01df      	MOVW R26,R30
0000aa e6e4      	LDI  R30,LOW(100)
0000ab e0f0      	LDI  R31,HIGH(100)
0000ac 940e 0217 	CALL __DIVW21
0000ae 940e 01f2 	CALL __CWD1
0000b0 940e 0161 	CALL __CDF1
0000b2 01df      	MOVW R26,R30
0000b3 01cb      	MOVW R24,R22
0000b4 940e 00ee 	CALL _floor
0000b6 940e 012a 	CALL __CFD1
0000b8 018f      	MOVW R16,R30
                 ; 0002 000A     OCR0 = duty_cycle;
0000b9 bf0c      	OUT  0x3C,R16
                 ; 0002 000B }
0000ba 9109      	LD   R16,Y+
0000bb 9119      	LD   R17,Y+
0000bc 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 _ftrunc:
                 ; .FSTART _ftrunc
0000bd 940e 0239 	CALL __PUTPARD2
0000bf 817b         ldd  r23,y+3
0000c0 816a         ldd  r22,y+2
0000c1 81f9         ldd  r31,y+1
0000c2 81e8         ld   r30,y
0000c3 fb77         bst  r23,7
0000c4 0f77         lsl  r23
0000c5 fd67         sbrc r22,7
0000c6 6071         sbr  r23,1
0000c7 2f97         mov  r25,r23
0000c8 579e         subi r25,0x7e
0000c9 f081         breq __ftrunc0
0000ca f078         brcs __ftrunc0
0000cb 3198         cpi  r25,24
0000cc f490         brsh __ftrunc1
0000cd 27aa         clr  r26
0000ce 27bb         clr  r27
0000cf 2788         clr  r24
                 __ftrunc2:
0000d0 9408         sec
0000d1 9587         ror  r24
0000d2 95b7         ror  r27
0000d3 95a7         ror  r26
0000d4 959a         dec  r25
0000d5 f7d1         brne __ftrunc2
0000d6 23ea         and  r30,r26
0000d7 23fb         and  r31,r27
0000d8 2368         and  r22,r24
0000d9 c005         rjmp __ftrunc1
                 __ftrunc0:
0000da 94e8         clt
0000db 2777         clr  r23
0000dc 27ee         clr  r30
0000dd 27ff         clr  r31
0000de 2766         clr  r22
                 __ftrunc1:
0000df 776f         cbr  r22,0x80
0000e0 9576         lsr  r23
0000e1 f408         brcc __ftrunc3
0000e2 6860         sbr  r22,0x80
                 __ftrunc3:
0000e3 f977         bld  r23,7
0000e4 91a9         ld   r26,y+
0000e5 91b9         ld   r27,y+
0000e6 9189         ld   r24,y+
0000e7 9199         ld   r25,y+
0000e8 17ea         cp   r30,r26
0000e9 07fb         cpc  r31,r27
0000ea 0768         cpc  r22,r24
0000eb 0779         cpc  r23,r25
0000ec fb97         bst  r25,7
0000ed 9508         ret
                 ; .FEND
                 _floor:
                 ; .FSTART _floor
0000ee 940e 0239 	CALL __PUTPARD2
0000f0 940e 022f 	CALL __GETD2S0
0000f2 940e 00bd 	CALL _ftrunc
0000f4 940e 0234 	CALL __PUTD1S0
0000f6 f419          brne __floor1
                 __floor0:
0000f7 940e 022a 	CALL __GETD1S0
0000f9 c009      	RJMP _0x2080001
                 __floor1:
0000fa f7e6          brtc __floor0
0000fb 940e 022a 	CALL __GETD1S0
                +
0000fd e0a0     +LDI R26 , LOW ( 0x3F800000 )
0000fe e0b0     +LDI R27 , HIGH ( 0x3F800000 )
0000ff e880     +LDI R24 , BYTE3 ( 0x3F800000 )
000100 e39f     +LDI R25 , BYTE4 ( 0x3F800000 )
                 	__GETD2N 0x3F800000
000101 940e 0194 	CALL __SUBF12
                 _0x2080001:
000103 9624      	ADIW R28,4
000104 9508      	RET
                 ; .FEND
                 
                 	.CSEG
                 
                 	.DSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 __seed_G101:
000160           	.BYTE 0x4
                 
                 	.CSEG
                 
                 	.CSEG
                 __REPACK:
000105 e850      	LDI  R21,0x80
000106 2757      	EOR  R21,R23
000107 f411      	BRNE __REPACK0
000108 935f      	PUSH R21
000109 c0ca      	RJMP __ZERORES
                 __REPACK0:
00010a 3f5f      	CPI  R21,0xFF
00010b f031      	BREQ __REPACK1
00010c 0f66      	LSL  R22
00010d 0c00      	LSL  R0
00010e 9557      	ROR  R21
00010f 9567      	ROR  R22
000110 2f75      	MOV  R23,R21
000111 9508      	RET
                 __REPACK1:
000112 935f      	PUSH R21
000113 2000      	TST  R0
000114 f00a      	BRMI __REPACK2
000115 c0ca      	RJMP __MAXRES
                 __REPACK2:
000116 c0c3      	RJMP __MINRES
                 
                 __UNPACK:
000117 e850      	LDI  R21,0x80
000118 2e19      	MOV  R1,R25
000119 2215      	AND  R1,R21
00011a 0f88      	LSL  R24
00011b 1f99      	ROL  R25
00011c 2795      	EOR  R25,R21
00011d 0f55      	LSL  R21
00011e 9587      	ROR  R24
                 
                 __UNPACK1:
00011f e850      	LDI  R21,0x80
000120 2e07      	MOV  R0,R23
000121 2205      	AND  R0,R21
000122 0f66      	LSL  R22
000123 1f77      	ROL  R23
000124 2775      	EOR  R23,R21
000125 0f55      	LSL  R21
000126 9567      	ROR  R22
000127 9508      	RET
                 
                 __CFD1U:
000128 9468      	SET
000129 c001      	RJMP __CFD1U0
                 __CFD1:
00012a 94e8      	CLT
                 __CFD1U0:
00012b 935f      	PUSH R21
00012c dff2      	RCALL __UNPACK1
00012d 3870      	CPI  R23,0x80
00012e f018      	BRLO __CFD10
00012f 3f7f      	CPI  R23,0xFF
000130 f408      	BRCC __CFD10
000131 c0a2      	RJMP __ZERORES
                 __CFD10:
000132 e156      	LDI  R21,22
000133 1b57      	SUB  R21,R23
000134 f4aa      	BRPL __CFD11
000135 9551      	NEG  R21
000136 3058      	CPI  R21,8
000137 f40e      	BRTC __CFD19
000138 3059      	CPI  R21,9
                 __CFD19:
000139 f030      	BRLO __CFD17
00013a efef      	SER  R30
00013b efff      	SER  R31
00013c ef6f      	SER  R22
00013d e77f      	LDI  R23,0x7F
00013e f977      	BLD  R23,7
00013f c01a      	RJMP __CFD15
                 __CFD17:
000140 2777      	CLR  R23
000141 2355      	TST  R21
000142 f0b9      	BREQ __CFD15
                 __CFD18:
000143 0fee      	LSL  R30
000144 1fff      	ROL  R31
000145 1f66      	ROL  R22
000146 1f77      	ROL  R23
000147 955a      	DEC  R21
000148 f7d1      	BRNE __CFD18
000149 c010      	RJMP __CFD15
                 __CFD11:
00014a 2777      	CLR  R23
                 __CFD12:
00014b 3058      	CPI  R21,8
00014c f028      	BRLO __CFD13
00014d 2fef      	MOV  R30,R31
00014e 2ff6      	MOV  R31,R22
00014f 2f67      	MOV  R22,R23
000150 5058      	SUBI R21,8
000151 cff9      	RJMP __CFD12
                 __CFD13:
000152 2355      	TST  R21
000153 f031      	BREQ __CFD15
                 __CFD14:
000154 9576      	LSR  R23
000155 9567      	ROR  R22
000156 95f7      	ROR  R31
000157 95e7      	ROR  R30
000158 955a      	DEC  R21
000159 f7d1      	BRNE __CFD14
                 __CFD15:
00015a 2000      	TST  R0
00015b f40a      	BRPL __CFD16
00015c d08d      	RCALL __ANEGD1
                 __CFD16:
00015d 915f      	POP  R21
00015e 9508      	RET
                 
                 __CDF1U:
00015f 9468      	SET
000160 c001      	RJMP __CDF1U0
                 __CDF1:
000161 94e8      	CLT
                 __CDF1U0:
000162 9730      	SBIW R30,0
000163 4060      	SBCI R22,0
000164 4070      	SBCI R23,0
000165 f0b1      	BREQ __CDF10
000166 2400      	CLR  R0
000167 f026      	BRTS __CDF11
000168 2377      	TST  R23
000169 f412      	BRPL __CDF11
00016a 9400      	COM  R0
00016b d07e      	RCALL __ANEGD1
                 __CDF11:
00016c 2e17      	MOV  R1,R23
00016d e17e      	LDI  R23,30
00016e 2011      	TST  R1
                 __CDF12:
00016f f032      	BRMI __CDF13
000170 957a      	DEC  R23
000171 0fee      	LSL  R30
000172 1fff      	ROL  R31
000173 1f66      	ROL  R22
000174 1c11      	ROL  R1
000175 cff9      	RJMP __CDF12
                 __CDF13:
000176 2fef      	MOV  R30,R31
000177 2ff6      	MOV  R31,R22
000178 2d61      	MOV  R22,R1
000179 935f      	PUSH R21
00017a df8a      	RCALL __REPACK
00017b 915f      	POP  R21
                 __CDF10:
00017c 9508      	RET
                 
                 __SWAPACC:
00017d 934f      	PUSH R20
00017e 01af      	MOVW R20,R30
00017f 01fd      	MOVW R30,R26
000180 01da      	MOVW R26,R20
000181 01ab      	MOVW R20,R22
000182 01bc      	MOVW R22,R24
000183 01ca      	MOVW R24,R20
000184 2d40      	MOV  R20,R0
000185 2c01      	MOV  R0,R1
000186 2e14      	MOV  R1,R20
000187 914f      	POP  R20
000188 9508      	RET
                 
                 __UADD12:
000189 0fea      	ADD  R30,R26
00018a 1ffb      	ADC  R31,R27
00018b 1f68      	ADC  R22,R24
00018c 9508      	RET
                 
                 __NEGMAN1:
00018d 95e0      	COM  R30
00018e 95f0      	COM  R31
00018f 9560      	COM  R22
000190 5fef      	SUBI R30,-1
000191 4fff      	SBCI R31,-1
000192 4f6f      	SBCI R22,-1
000193 9508      	RET
                 
                 __SUBF12:
000194 935f      	PUSH R21
000195 df81      	RCALL __UNPACK
000196 3890      	CPI  R25,0x80
000197 f149      	BREQ __ADDF129
000198 e850      	LDI  R21,0x80
000199 2615      	EOR  R1,R21
                 
                 __ADDF120:
00019a 3870      	CPI  R23,0x80
00019b f121      	BREQ __ADDF128
                 __ADDF121:
00019c 2f57      	MOV  R21,R23
00019d 1b59      	SUB  R21,R25
00019e f12b      	BRVS __ADDF1211
00019f f412      	BRPL __ADDF122
0001a0 dfdc      	RCALL __SWAPACC
0001a1 cffa      	RJMP __ADDF121
                 __ADDF122:
0001a2 3158      	CPI  R21,24
0001a3 f018      	BRLO __ADDF123
0001a4 27aa      	CLR  R26
0001a5 27bb      	CLR  R27
0001a6 2788      	CLR  R24
                 __ADDF123:
0001a7 3058      	CPI  R21,8
0001a8 f028      	BRLO __ADDF124
0001a9 2fab      	MOV  R26,R27
0001aa 2fb8      	MOV  R27,R24
0001ab 2788      	CLR  R24
0001ac 5058      	SUBI R21,8
0001ad cff9      	RJMP __ADDF123
                 __ADDF124:
0001ae 2355      	TST  R21
0001af f029      	BREQ __ADDF126
                 __ADDF125:
0001b0 9586      	LSR  R24
0001b1 95b7      	ROR  R27
0001b2 95a7      	ROR  R26
0001b3 955a      	DEC  R21
0001b4 f7d9      	BRNE __ADDF125
                 __ADDF126:
0001b5 2d50      	MOV  R21,R0
0001b6 2551      	EOR  R21,R1
0001b7 f072      	BRMI __ADDF127
0001b8 dfd0      	RCALL __UADD12
0001b9 f438      	BRCC __ADDF129
0001ba 9567      	ROR  R22
0001bb 95f7      	ROR  R31
0001bc 95e7      	ROR  R30
0001bd 9573      	INC  R23
0001be f413      	BRVC __ADDF129
0001bf c020      	RJMP __MAXRES
                 __ADDF128:
0001c0 dfbc      	RCALL __SWAPACC
                 __ADDF129:
0001c1 df43      	RCALL __REPACK
0001c2 915f      	POP  R21
0001c3 9508      	RET
                 __ADDF1211:
0001c4 f7d8      	BRCC __ADDF128
0001c5 cffb      	RJMP __ADDF129
                 __ADDF127:
0001c6 1bea      	SUB  R30,R26
0001c7 0bfb      	SBC  R31,R27
0001c8 0b68      	SBC  R22,R24
0001c9 f051      	BREQ __ZERORES
0001ca f410      	BRCC __ADDF1210
0001cb 9400      	COM  R0
0001cc dfc0      	RCALL __NEGMAN1
                 __ADDF1210:
0001cd 2366      	TST  R22
0001ce f392      	BRMI __ADDF129
0001cf 0fee      	LSL  R30
0001d0 1fff      	ROL  R31
0001d1 1f66      	ROL  R22
0001d2 957a      	DEC  R23
0001d3 f7cb      	BRVC __ADDF1210
                 
                 __ZERORES:
0001d4 27ee      	CLR  R30
0001d5 27ff      	CLR  R31
0001d6 2766      	CLR  R22
0001d7 2777      	CLR  R23
0001d8 915f      	POP  R21
0001d9 9508      	RET
                 
                 __MINRES:
0001da efef      	SER  R30
0001db efff      	SER  R31
0001dc e76f      	LDI  R22,0x7F
0001dd ef7f      	SER  R23
0001de 915f      	POP  R21
0001df 9508      	RET
                 
                 __MAXRES:
0001e0 efef      	SER  R30
0001e1 efff      	SER  R31
0001e2 e76f      	LDI  R22,0x7F
0001e3 e77f      	LDI  R23,0x7F
0001e4 915f      	POP  R21
0001e5 9508      	RET
                 
                 __ANEGW1:
0001e6 95f1      	NEG  R31
0001e7 95e1      	NEG  R30
0001e8 40f0      	SBCI R31,0
0001e9 9508      	RET
                 
                 __ANEGD1:
0001ea 95f0      	COM  R31
0001eb 9560      	COM  R22
0001ec 9570      	COM  R23
0001ed 95e1      	NEG  R30
0001ee 4fff      	SBCI R31,-1
0001ef 4f6f      	SBCI R22,-1
0001f0 4f7f      	SBCI R23,-1
0001f1 9508      	RET
                 
                 __CWD1:
0001f2 2f6f      	MOV  R22,R31
0001f3 0f66      	ADD  R22,R22
0001f4 0b66      	SBC  R22,R22
0001f5 2f76      	MOV  R23,R22
0001f6 9508      	RET
                 
                 __MULW12U:
0001f7 9ffa      	MUL  R31,R26
0001f8 2df0      	MOV  R31,R0
0001f9 9feb      	MUL  R30,R27
0001fa 0df0      	ADD  R31,R0
0001fb 9fea      	MUL  R30,R26
0001fc 2de0      	MOV  R30,R0
0001fd 0df1      	ADD  R31,R1
0001fe 9508      	RET
                 
                 __MULW12:
0001ff d01c      	RCALL __CHKSIGNW
000200 dff6      	RCALL __MULW12U
000201 f40e      	BRTC __MULW121
000202 dfe3      	RCALL __ANEGW1
                 __MULW121:
000203 9508      	RET
                 
                 __DIVW21U:
000204 2400      	CLR  R0
000205 2411      	CLR  R1
000206 e190      	LDI  R25,16
                 __DIVW21U1:
000207 0faa      	LSL  R26
000208 1fbb      	ROL  R27
000209 1c00      	ROL  R0
00020a 1c11      	ROL  R1
00020b 1a0e      	SUB  R0,R30
00020c 0a1f      	SBC  R1,R31
00020d f418      	BRCC __DIVW21U2
00020e 0e0e      	ADD  R0,R30
00020f 1e1f      	ADC  R1,R31
000210 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
000211 60a1      	SBR  R26,1
                 __DIVW21U3:
000212 959a      	DEC  R25
000213 f799      	BRNE __DIVW21U1
000214 01fd      	MOVW R30,R26
000215 01d0      	MOVW R26,R0
000216 9508      	RET
                 
                 __DIVW21:
000217 d004      	RCALL __CHKSIGNW
000218 dfeb      	RCALL __DIVW21U
000219 f40e      	BRTC __DIVW211
00021a dfcb      	RCALL __ANEGW1
                 __DIVW211:
00021b 9508      	RET
                 
                 __CHKSIGNW:
00021c 94e8      	CLT
00021d fff7      	SBRS R31,7
00021e c002      	RJMP __CHKSW1
00021f dfc6      	RCALL __ANEGW1
000220 9468      	SET
                 __CHKSW1:
000221 ffb7      	SBRS R27,7
000222 c006      	RJMP __CHKSW2
000223 95a0      	COM  R26
000224 95b0      	COM  R27
000225 9611      	ADIW R26,1
000226 f800      	BLD  R0,0
000227 9403      	INC  R0
000228 fa00      	BST  R0,0
                 __CHKSW2:
000229 9508      	RET
                 
                 __GETD1S0:
00022a 81e8      	LD   R30,Y
00022b 81f9      	LDD  R31,Y+1
00022c 816a      	LDD  R22,Y+2
00022d 817b      	LDD  R23,Y+3
00022e 9508      	RET
                 
                 __GETD2S0:
00022f 81a8      	LD   R26,Y
000230 81b9      	LDD  R27,Y+1
000231 818a      	LDD  R24,Y+2
000232 819b      	LDD  R25,Y+3
000233 9508      	RET
                 
                 __PUTD1S0:
000234 83e8      	ST   Y,R30
000235 83f9      	STD  Y+1,R31
000236 836a      	STD  Y+2,R22
000237 837b      	STD  Y+3,R23
000238 9508      	RET
                 
                 __PUTPARD2:
000239 939a      	ST   -Y,R25
00023a 938a      	ST   -Y,R24
00023b 93ba      	ST   -Y,R27
00023c 93aa      	ST   -Y,R26
00023d 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega16 register use summary:
r0 :  26 r1 :  16 r2 :   0 r3 :   0 r4 :   0 r5 :   0 r6 :   0 r7 :   0 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   0 
r16:   8 r17:   4 r18:   0 r19:   0 r20:   8 r21:  46 r22:  45 r23:  41 
r24:  26 r25:  19 r26:  31 r27:  22 r28:   2 r29:   1 r30:  99 r31:  40 
x  :   3 y  :  28 z  :   7 
Registers used: 19 out of 35 (54.3%)

ATmega16 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   3 add   :   5 
adiw  :   3 and   :   5 andi  :   0 asr   :   0 bclr  :   0 bld   :   3 
brbc  :   0 brbs  :   0 brcc  :   6 brcs  :   1 break :   0 breq  :  10 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 
brlt  :   0 brmi  :   4 brne  :  10 brpl  :   4 brsh  :   1 brtc  :   4 
brts  :   1 brvc  :   2 brvs  :   1 bset  :   0 bst   :   3 call  :  17 
cbi   :   0 cbr   :   1 clc   :   0 clh   :   0 cli   :   1 cln   :   0 
clr   :  23 cls   :   0 clt   :   4 clv   :   0 clz   :   0 com   :  10 
cp    :   1 cpc   :   3 cpi   :  11 cpse  :   0 dec   :   8 des   :   0 
eor   :   5 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   1 inc   :   2 jmp   :  22 ld    :   9 ldd   :   9 ldi   :  46 
lds   :   0 lpm   :   7 lsl   :  11 lsr   :   3 mov   :  22 movw  :  18 
mul   :   3 muls  :   0 mulsu :   0 neg   :   4 nop   :   0 or    :   0 
ori   :   0 out   :  42 pop   :   7 push  :   6 rcall :  18 ret   :  27 
reti  :   0 rjmp  :  22 rol   :  13 ror   :  15 sbc   :   4 sbci  :   8 
sbi   :   0 sbic  :   0 sbis  :   0 sbiw  :   4 sbr   :   3 sbrc  :   1 
sbrs  :   2 sec   :   1 seh   :   0 sei   :   0 sen   :   0 ser   :   8 
ses   :   0 set   :   3 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  10 std   :   3 sts   :   0 sub   :   4 subi  :   4 swap  :   0 
tst   :   8 wdr   :   0 
Instructions used: 64 out of 116 (55.2%)

ATmega16 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x00047c   1128     20   1148   16384   7.0%
[.dseg] 0x000060 0x000164      0      4      4    1024   0.4%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 2 warnings
