{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433613847672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433613847673 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 19:04:07 2015 " "Processing started: Sat Jun 06 19:04:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433613847673 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433613847673 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna " "Command: quartus_map --read_settings_files=on --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433613847673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433613848032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/uc.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/uc.v" { { "Info" "ISGN_ENTITY_NAME" "1 uc " "Found entity 1: uc" {  } { { "../NUESTROMUNDOESDIFERENTE/uc.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/uc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848087 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "palaplaca.v(17) " "Verilog HDL information at palaplaca.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1433613848092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/palaplaca.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/palaplaca.v" { { "Info" "ISGN_ENTITY_NAME" "1 palaplaca " "Found entity 1: palaplaca" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/modulosonido.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/modulosonido.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModuloSonido " "Found entity 1: ModuloSonido" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/microc.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/microc.v" { { "Info" "ISGN_ENTITY_NAME" "1 microc " "Found entity 1: microc" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/memprog.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/memprog.v" { { "Info" "ISGN_ENTITY_NAME" "1 memprog " "Found entity 1: memprog" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_av_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/i2c_av_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_AV_Config " "Found entity 1: I2C_AV_Config" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu_tb " "Found entity 1: cpu_tb" {  } { { "../NUESTROMUNDOESDIFERENTE/cpu_tb.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/cpu_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "../NUESTROMUNDOESDIFERENTE/cpu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/componentes.v 13 13 " "Found 13 design units, including 13 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/componentes.v" { { "Info" "ISGN_ENTITY_NAME" "1 deco4a7 " "Found entity 1: deco4a7" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "2 regfile " "Found entity 2: regfile" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "3 retrasado " "Found entity 3: retrasado" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 210 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "4 descompose " "Found entity 4: descompose" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "5 sum " "Found entity 5: sum" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 272 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "6 sumrest " "Found entity 6: sumrest" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "7 selectordepuerto " "Found entity 7: selectordepuerto" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "8 complementoa2 " "Found entity 8: complementoa2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "9 registro " "Found entity 9: registro" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 298 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "10 registroconenable " "Found entity 10: registroconenable" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux2 " "Found entity 11: mux2" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "12 mux4 " "Found entity 12: mux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""} { "Info" "ISGN_ENTITY_NAME" "13 dmux4 " "Found entity 13: dmux4" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_clk_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/audio_clk_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clk_generator " "Found entity 1: Clk_generator" {  } { { "../NUESTROMUNDOESDIFERENTE/audio_clk_generator.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/audio_clk_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848137 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(20) " "Verilog HDL warning at alu.v(20): extended using \"x\" or \"z\"" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1433613848139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /documentos/github/dprocesadores/proyectopedro/nuestromundoesdiferente/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1433613848140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1433613848140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b palaplaca.v(34) " "Verilog HDL Implicit Net warning at palaplaca.v(34): created implicit net for \"b\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1433613848140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a palaplaca.v(35) " "Verilog HDL Implicit Net warning at palaplaca.v(35): created implicit net for \"a\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1433613848140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AUD_ADCLRCK cpu.v(33) " "Verilog HDL Implicit Net warning at cpu.v(33): created implicit net for \"AUD_ADCLRCK\"" {  } { { "../NUESTROMUNDOESDIFERENTE/cpu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/cpu.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1433613848140 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "palaplaca " "Elaborating entity \"palaplaca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1433613848185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(27) " "Verilog HDL assignment warning at palaplaca.v(27): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613848186 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 palaplaca.v(28) " "Verilog HDL assignment warning at palaplaca.v(28): truncated value with size 9 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613848186 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperando palaplaca.v(17) " "Verilog HDL Always Construct warning at palaplaca.v(17): inferring latch(es) for variable \"rellenooperando\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433613848187 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rellenooperacion palaplaca.v(17) " "Verilog HDL Always Construct warning at palaplaca.v(17): inferring latch(es) for variable \"rellenooperacion\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433613848187 "|palaplaca"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e3 palaplaca.v(17) " "Verilog HDL Always Construct warning at palaplaca.v(17): inferring latch(es) for variable \"e3\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433613848187 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[0\] palaplaca.v(17) " "Inferred latch for \"e3\[0\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848189 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[1\] palaplaca.v(17) " "Inferred latch for \"e3\[1\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848189 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[2\] palaplaca.v(17) " "Inferred latch for \"e3\[2\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848189 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[3\] palaplaca.v(17) " "Inferred latch for \"e3\[3\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848190 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[4\] palaplaca.v(17) " "Inferred latch for \"e3\[4\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848190 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[5\] palaplaca.v(17) " "Inferred latch for \"e3\[5\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848190 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[6\] palaplaca.v(17) " "Inferred latch for \"e3\[6\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848190 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e3\[7\] palaplaca.v(17) " "Inferred latch for \"e3\[7\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848190 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[0\] palaplaca.v(17) " "Inferred latch for \"rellenooperacion\[0\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848190 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[1\] palaplaca.v(17) " "Inferred latch for \"rellenooperacion\[1\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848191 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[2\] palaplaca.v(17) " "Inferred latch for \"rellenooperacion\[2\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848191 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[3\] palaplaca.v(17) " "Inferred latch for \"rellenooperacion\[3\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848191 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperacion\[4\] palaplaca.v(17) " "Inferred latch for \"rellenooperacion\[4\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848191 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[0\] palaplaca.v(17) " "Inferred latch for \"rellenooperando\[0\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848191 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[1\] palaplaca.v(17) " "Inferred latch for \"rellenooperando\[1\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848191 "|palaplaca"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rellenooperando\[2\] palaplaca.v(17) " "Inferred latch for \"rellenooperando\[2\]\" at palaplaca.v(17)" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848192 "|palaplaca"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:mono " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:mono\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "mono" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848263 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUD_ADCLRCK monociclo.v(24) " "Verilog HDL or VHDL warning at monociclo.v(24): object \"AUD_ADCLRCK\" assigned a value but never read" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1433613848269 "|palaplaca|monociclo:mono"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds_verdes monociclo.v(5) " "Output port \"leds_verdes\" at monociclo.v(5) has no driver" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1433613848269 "|palaplaca|monociclo:mono"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "microc monociclo:mono\|microc:micro1 " "Elaborating entity \"microc\" for hierarchy \"monociclo:mono\|microc:micro1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "micro1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum monociclo:mono\|microc:micro1\|sum:sum_pc " "Elaborating entity \"sum\" for hierarchy \"monociclo:mono\|microc:micro1\|sum:sum_pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "sum_pc" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "complementoa2 monociclo:mono\|microc:micro1\|complementoa2:compsalto " "Elaborating entity \"complementoa2\" for hierarchy \"monociclo:mono\|microc:micro1\|complementoa2:compsalto\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "compsalto" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_srel " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_srel\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_srel" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:pcbackup " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:pcbackup\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pcbackup" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:pc " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:pc\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "pc" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memprog monociclo:mono\|microc:micro1\|memprog:memoria " "Elaborating entity \"memprog\" for hierarchy \"monociclo:mono\|microc:micro1\|memprog:memoria\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "memoria" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848739 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "101 0 1023 memprog.v(11) " "Verilog HDL warning at memprog.v(11): number of words (101) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 11 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1 1433613848745 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 memprog.v(7) " "Net \"mem.data_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433613848773 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 memprog.v(7) " "Net \"mem.waddr_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433613848773 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 memprog.v(7) " "Net \"mem.we_a\" at memprog.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../NUESTROMUNDOESDIFERENTE/memprog.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/memprog.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1 1433613848774 "|palaplaca|monociclo:mono|microc:micro1|memprog:memoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile monociclo:mono\|microc:micro1\|regfile:registros " "Elaborating entity \"regfile\" for hierarchy \"monociclo:mono\|microc:micro1\|regfile:registros\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "registros" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:mono\|microc:micro1\|alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"monociclo:mono\|microc:micro1\|alu:alu1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "alu1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848809 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu.v(20) " "Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/alu.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613848813 "|Dunna|monociclo:mono|microc:micro1|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 monociclo:mono\|microc:micro1\|mux2:mux_banco " "Elaborating entity \"mux2\" for hierarchy \"monociclo:mono\|microc:micro1\|mux2:mux_banco\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "mux_banco" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro monociclo:mono\|microc:micro1\|registro:regzero " "Elaborating entity \"registro\" for hierarchy \"monociclo:mono\|microc:micro1\|registro:regzero\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "regzero" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 monociclo:mono\|microc:micro1\|mux4:muxentrada " "Elaborating entity \"mux4\" for hierarchy \"monociclo:mono\|microc:micro1\|mux4:muxentrada\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "muxentrada" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registroconenable monociclo:mono\|microc:micro1\|registroconenable:salida0 " "Elaborating entity \"registroconenable\" for hierarchy \"monociclo:mono\|microc:micro1\|registroconenable:salida0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/microc.v" "salida0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/microc.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uc monociclo:mono\|uc:uc1 " "Elaborating entity \"uc\" for hierarchy \"monociclo:mono\|uc:uc1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "uc1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "retrasado monociclo:mono\|retrasado:pll " "Elaborating entity \"retrasado\" for hierarchy \"monociclo:mono\|retrasado:pll\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "pll" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848854 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset componentes.v(215) " "Verilog HDL Always Construct warning at componentes.v(215): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433613848857 "|palaplaca|monociclo:mono|retrasado:pll"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 componentes.v(225) " "Verilog HDL assignment warning at componentes.v(225): truncated value with size 32 to match size of target (25)" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613848857 "|palaplaca|monociclo:mono|retrasado:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descompose monociclo:mono\|descompose:descomponer " "Elaborating entity \"descompose\" for hierarchy \"monociclo:mono\|descompose:descomponer\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "descomponer" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ModuloSonido monociclo:mono\|ModuloSonido:modsonido " "Elaborating entity \"ModuloSonido\" for hierarchy \"monociclo:mono\|ModuloSonido:modsonido\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "modsonido" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848863 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "short ModuloSonido.v(12) " "Verilog HDL Always Construct warning at ModuloSonido.v(12): variable \"short\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433613848901 "|Dunna|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "long ModuloSonido.v(19) " "Verilog HDL Always Construct warning at ModuloSonido.v(19): variable \"long\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433613848902 "|Dunna|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "still ModuloSonido.v(27) " "Verilog HDL Always Construct warning at ModuloSonido.v(27): variable \"still\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1433613848902 "|Dunna|monociclo:mono|ModuloSonido:modsonido"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "still ModuloSonido.v(10) " "Verilog HDL Always Construct warning at ModuloSonido.v(10): inferring latch(es) for variable \"still\", which holds its previous value in one or more paths through the always construct" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1433613848902 "|Dunna|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "still ModuloSonido.v(10) " "Inferred latch for \"still\" at ModuloSonido.v(10)" {  } { { "../NUESTROMUNDOESDIFERENTE/ModuloSonido.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/ModuloSonido.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1433613848902 "|Dunna|monociclo:mono|ModuloSonido:modsonido"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL monociclo:mono\|VGA_Audio_PLL:u3 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:u3\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "u3" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "altpll_component" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component " "Elaborated megafunction instantiation \"monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\"" {  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1433613848983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component " "Instantiated megafunction \"monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1433613848984 ""}  } { { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1433613848984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_AV_Config monociclo:mono\|I2C_AV_Config:u7 " "Elaborating entity \"I2C_AV_Config\" for hierarchy \"monociclo:mono\|I2C_AV_Config:u7\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "u7" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_AV_Config.v(53) " "Verilog HDL assignment warning at I2C_AV_Config.v(53): truncated value with size 32 to match size of target (16)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613848995 "|Dunna|monociclo:mono|I2C_AV_Config:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 I2C_AV_Config.v(101) " "Verilog HDL assignment warning at I2C_AV_Config.v(101): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613848996 "|Dunna|monociclo:mono|I2C_AV_Config:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller monociclo:mono\|I2C_AV_Config:u7\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"monociclo:mono\|I2C_AV_Config:u7\|I2C_Controller:u0\"" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" "u0" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_AV_Config.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613848998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849002 "|Dunna|monociclo:mono|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849002 "|Dunna|monociclo:mono|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "../NUESTROMUNDOESDIFERENTE/I2C_Controller.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849002 "|Dunna|monociclo:mono|I2C_AV_Config:u7|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AUDIO_DAC monociclo:mono\|AUDIO_DAC:u8 " "Elaborating entity \"AUDIO_DAC\" for hierarchy \"monociclo:mono\|AUDIO_DAC:u8\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "u8" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613849005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(65) " "Verilog HDL assignment warning at AUDIO_DAC.v(65): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849011 "|Dunna|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 AUDIO_DAC.v(92) " "Verilog HDL assignment warning at AUDIO_DAC.v(92): truncated value with size 32 to match size of target (9)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849011 "|Dunna|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(100) " "Verilog HDL assignment warning at AUDIO_DAC.v(100): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849011 "|Dunna|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 AUDIO_DAC.v(108) " "Verilog HDL assignment warning at AUDIO_DAC.v(108): truncated value with size 32 to match size of target (7)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849011 "|Dunna|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 AUDIO_DAC.v(121) " "Verilog HDL assignment warning at AUDIO_DAC.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849011 "|Dunna|monociclo:mono|AUDIO_DAC:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 AUDIO_DAC.v(134) " "Verilog HDL assignment warning at AUDIO_DAC.v(134): truncated value with size 32 to match size of target (4)" {  } { { "../NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/AUDIO_DAC.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1433613849011 "|Dunna|monociclo:mono|AUDIO_DAC:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco4a7 deco4a7:deco1 " "Elaborating entity \"deco4a7\" for hierarchy \"deco4a7:deco1\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "deco1" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1433613849013 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[51\] " "Net \"monociclo:mono\|sonido\[51\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[51\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[50\] " "Net \"monociclo:mono\|sonido\[50\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[50\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[49\] " "Net \"monociclo:mono\|sonido\[49\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[49\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[48\] " "Net \"monociclo:mono\|sonido\[48\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[48\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[47\] " "Net \"monociclo:mono\|sonido\[47\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[47\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[46\] " "Net \"monociclo:mono\|sonido\[46\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[46\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[45\] " "Net \"monociclo:mono\|sonido\[45\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[45\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[44\] " "Net \"monociclo:mono\|sonido\[44\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[44\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[43\] " "Net \"monociclo:mono\|sonido\[43\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[43\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[42\] " "Net \"monociclo:mono\|sonido\[42\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[42\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[41\] " "Net \"monociclo:mono\|sonido\[41\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[41\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[40\] " "Net \"monociclo:mono\|sonido\[40\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[40\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[39\] " "Net \"monociclo:mono\|sonido\[39\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[39\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[38\] " "Net \"monociclo:mono\|sonido\[38\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[38\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[37\] " "Net \"monociclo:mono\|sonido\[37\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[37\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[36\] " "Net \"monociclo:mono\|sonido\[36\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[36\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[35\] " "Net \"monociclo:mono\|sonido\[35\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[35\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[34\] " "Net \"monociclo:mono\|sonido\[34\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[34\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[33\] " "Net \"monociclo:mono\|sonido\[33\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[33\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[32\] " "Net \"monociclo:mono\|sonido\[32\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[32\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[31\] " "Net \"monociclo:mono\|sonido\[31\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[31\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[30\] " "Net \"monociclo:mono\|sonido\[30\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[30\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[29\] " "Net \"monociclo:mono\|sonido\[29\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[29\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[28\] " "Net \"monociclo:mono\|sonido\[28\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[28\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[27\] " "Net \"monociclo:mono\|sonido\[27\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[27\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[26\] " "Net \"monociclo:mono\|sonido\[26\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[26\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[25\] " "Net \"monociclo:mono\|sonido\[25\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[25\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[24\] " "Net \"monociclo:mono\|sonido\[24\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[24\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[23\] " "Net \"monociclo:mono\|sonido\[23\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[23\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[22\] " "Net \"monociclo:mono\|sonido\[22\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[22\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[21\] " "Net \"monociclo:mono\|sonido\[21\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[21\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[20\] " "Net \"monociclo:mono\|sonido\[20\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[20\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[19\] " "Net \"monociclo:mono\|sonido\[19\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[19\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[18\] " "Net \"monociclo:mono\|sonido\[18\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[18\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[17\] " "Net \"monociclo:mono\|sonido\[17\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[17\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[16\] " "Net \"monociclo:mono\|sonido\[16\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[16\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[15\] " "Net \"monociclo:mono\|sonido\[15\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[15\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[14\] " "Net \"monociclo:mono\|sonido\[14\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[14\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[13\] " "Net \"monociclo:mono\|sonido\[13\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[13\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[12\] " "Net \"monociclo:mono\|sonido\[12\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[12\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[11\] " "Net \"monociclo:mono\|sonido\[11\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[11\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[10\] " "Net \"monociclo:mono\|sonido\[10\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[10\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[9\] " "Net \"monociclo:mono\|sonido\[9\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[9\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[8\] " "Net \"monociclo:mono\|sonido\[8\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[8\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[7\] " "Net \"monociclo:mono\|sonido\[7\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[7\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[6\] " "Net \"monociclo:mono\|sonido\[6\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[6\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[5\] " "Net \"monociclo:mono\|sonido\[5\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[5\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[4\] " "Net \"monociclo:mono\|sonido\[4\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[4\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[3\] " "Net \"monociclo:mono\|sonido\[3\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[3\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[2\] " "Net \"monociclo:mono\|sonido\[2\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[2\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[1\] " "Net \"monociclo:mono\|sonido\[1\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[1\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "monociclo:mono\|sonido\[0\] " "Net \"monociclo:mono\|sonido\[0\]\" is missing source, defaulting to GND" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "sonido\[0\]" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 25 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1433613849138 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0 " "Synthesized away node \"monociclo:mono\|VGA_Audio_PLL:u3\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "d:/altera/12.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "../NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/VGA_Audio_PLL.v" 83 0 0 } } { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 60 0 0 } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 33 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1433613849350 "|palaplaca|monociclo:mono|VGA_Audio_PLL:u3|altpll:altpll_component|pll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1433613849350 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1433613849350 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:mono\|microc:micro1\|regfile:registros\|regb " "RAM logic \"monociclo:mono\|microc:micro1\|regfile:registros\|regb\" is uninferred due to asynchronous read logic" {  } { { "../NUESTROMUNDOESDIFERENTE/componentes.v" "regb" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/componentes.v" 198 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1433613849467 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1433613849467 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/db/Dunna.ram0_memprog_5f24dd89.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/db/Dunna.ram0_memprog_5f24dd89.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1433613849492 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1433613850434 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 4 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1433613850488 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1433613850488 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1433613850488 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "monociclo:mono\|I2C_SDAT AUD_XCK " "Removed fan-out from the always-disabled I/O buffer \"monociclo:mono\|I2C_SDAT\" to the node \"AUD_XCK\"" {  } { { "../NUESTROMUNDOESDIFERENTE/monociclo.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/monociclo.v" 14 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "" 0 -1 1433613850517 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "" 0 -1 1433613850517 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[0\] GND " "Pin \"display1\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[1\] GND " "Pin \"display1\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[2\] GND " "Pin \"display1\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[3\] GND " "Pin \"display1\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[4\] GND " "Pin \"display1\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[5\] GND " "Pin \"display1\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display1\[6\] VCC " "Pin \"display1\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[0\] VCC " "Pin \"display2\[0\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] VCC " "Pin \"display2\[1\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[2\] VCC " "Pin \"display2\[2\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[3\] VCC " "Pin \"display2\[3\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[4\] VCC " "Pin \"display2\[4\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[5\] VCC " "Pin \"display2\[5\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[6\] VCC " "Pin \"display2\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[0\] GND " "Pin \"display3\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[1\] GND " "Pin \"display3\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[2\] GND " "Pin \"display3\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[3\] GND " "Pin \"display3\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[4\] GND " "Pin \"display3\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[5\] GND " "Pin \"display3\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display3\[6\] VCC " "Pin \"display3\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[0\] VCC " "Pin \"display4\[0\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[1\] VCC " "Pin \"display4\[1\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[2\] VCC " "Pin \"display4\[2\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[3\] VCC " "Pin \"display4\[3\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[4\] VCC " "Pin \"display4\[4\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[5\] VCC " "Pin \"display4\[5\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display4\[6\] VCC " "Pin \"display4\[6\]\" is stuck at VCC" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|display4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[0\] GND " "Pin \"pc_out\[0\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[1\] GND " "Pin \"pc_out\[1\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[2\] GND " "Pin \"pc_out\[2\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[3\] GND " "Pin \"pc_out\[3\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[4\] GND " "Pin \"pc_out\[4\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[5\] GND " "Pin \"pc_out\[5\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[6\] GND " "Pin \"pc_out\[6\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[7\] GND " "Pin \"pc_out\[7\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[8\] GND " "Pin \"pc_out\[8\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pc_out\[9\] GND " "Pin \"pc_out\[9\]\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|pc_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACLRCK GND " "Pin \"AUD_DACLRCK\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|AUD_DACLRCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1433613851026 "|palaplaca|AUD_DACDAT"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1433613851026 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1433613853732 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.map.smsg " "Generated suppressed messages file D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433613853844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1433613854024 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1433613854024 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433613854181 "|palaplaca|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1433613854181 "|palaplaca|CLOCK_27[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1433613854181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "805 " "Implemented 805 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1433613854182 ""} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Implemented 74 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1433613854182 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1433613854182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "712 " "Implemented 712 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1433613854182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1433613854182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 141 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 141 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "488 " "Peak virtual memory: 488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433613854292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 19:04:14 2015 " "Processing ended: Sat Jun 06 19:04:14 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433613854292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433613854292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433613854292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433613854292 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433613855343 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433613855343 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 19:04:15 2015 " "Processing started: Sat Jun 06 19:04:15 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433613855343 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433613855343 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Dunna -c Dunna " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433613855344 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433613855527 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Dunna EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"Dunna\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1433613855538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433613855570 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433613855570 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1433613855722 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1433613855735 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433613856157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433613856157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1433613856157 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1433613856157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 985 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433613856161 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 986 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433613856161 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 987 8336 9085 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1433613856161 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1433613856161 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 93 " "No exact pin location assignment(s) for 34 pins of 93 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_XCK " "Pin AUD_XCK not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { AUD_XCK } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 11 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_XCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 139 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SDAT " "Pin I2C_SDAT not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 4 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 134 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_BCLK " "Pin AUD_BCLK not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 138 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[8\] " "Pin pc_out\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { pc_out[8] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 96 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_out\[9\] " "Pin pc_out\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { pc_out[9] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 97 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[0\] " "Pin s1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 106 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[1\] " "Pin s1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[1] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 107 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[2\] " "Pin s1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[2] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 108 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[3\] " "Pin s1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[3] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 109 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[4\] " "Pin s1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[4] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 110 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[5\] " "Pin s1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[5] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 111 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[6\] " "Pin s1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[6] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 112 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s1\[7\] " "Pin s1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s1[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 113 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[0\] " "Pin s2\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 114 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[1\] " "Pin s2\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[1] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 115 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[2\] " "Pin s2\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[2] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 116 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[3\] " "Pin s2\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[3] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 117 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[4\] " "Pin s2\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[4] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 118 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[5\] " "Pin s2\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[5] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 119 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[6\] " "Pin s2\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[6] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 120 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s2\[7\] " "Pin s2\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s2[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 121 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[0\] " "Pin s3\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 122 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[1\] " "Pin s3\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[1] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 123 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[2\] " "Pin s3\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[2] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 124 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[3\] " "Pin s3\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[3] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 125 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[4\] " "Pin s3\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[4] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 126 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[5\] " "Pin s3\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[5] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 127 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[6\] " "Pin s3\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[6] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 128 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s3\[7\] " "Pin s3\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { s3[7] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 129 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27\[0\] " "Pin CLOCK_27\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK_27[0] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 2 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 130 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLOCK_27\[1\] " "Pin CLOCK_27\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { CLOCK_27[1] } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 2 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 131 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2C_SCLK " "Pin I2C_SCLK not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SCLK } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 5 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 135 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACLRCK " "Pin AUD_DACLRCK not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 7 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 136 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AUD_DACDAT " "Pin AUD_DACDAT not assigned to an exact location on the device" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { AUD_DACDAT } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 8 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 137 8336 9085 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1433613856277 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1433613856277 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dunna.sdc " "Synopsys Design Constraints File file not found: 'Dunna.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1433613856414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1433613856414 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1433613856425 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1433613856477 ""}  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "d:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/12.1sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 1 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 132 8336 9085 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1433613856477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1433613856589 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1433613856590 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1433613856591 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1433613856592 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1433613856593 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1433613856594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1433613856595 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1433613856595 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1433613856683 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1433613856684 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1433613856684 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 2 30 2 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 2 input, 30 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1433613856702 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1433613856702 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1433613856702 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 39 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 40 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 37 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 22 14 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 22 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 38 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 2 41 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1433613856703 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1433613856703 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1433613856703 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433613856768 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1433613857837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433613858080 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1433613858086 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1433613859823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433613859823 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1433613860250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1433613861285 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1433613861285 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433613862825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1433613862828 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1433613862828 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1433613862855 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "76 " "Found 76 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[0\] 0 " "Pin \"display1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[1\] 0 " "Pin \"display1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[2\] 0 " "Pin \"display1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[3\] 0 " "Pin \"display1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[4\] 0 " "Pin \"display1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[5\] 0 " "Pin \"display1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display1\[6\] 0 " "Pin \"display1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[0\] 0 " "Pin \"display2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[1\] 0 " "Pin \"display2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[2\] 0 " "Pin \"display2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[3\] 0 " "Pin \"display2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[4\] 0 " "Pin \"display2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[5\] 0 " "Pin \"display2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display2\[6\] 0 " "Pin \"display2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[0\] 0 " "Pin \"display3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[1\] 0 " "Pin \"display3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[2\] 0 " "Pin \"display3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[3\] 0 " "Pin \"display3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[4\] 0 " "Pin \"display3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[5\] 0 " "Pin \"display3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display3\[6\] 0 " "Pin \"display3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[0\] 0 " "Pin \"display4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[1\] 0 " "Pin \"display4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[2\] 0 " "Pin \"display4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[3\] 0 " "Pin \"display4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[4\] 0 " "Pin \"display4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[5\] 0 " "Pin \"display4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "display4\[6\] 0 " "Pin \"display4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[0\] 0 " "Pin \"pc_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[1\] 0 " "Pin \"pc_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[2\] 0 " "Pin \"pc_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[3\] 0 " "Pin \"pc_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[4\] 0 " "Pin \"pc_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[5\] 0 " "Pin \"pc_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[6\] 0 " "Pin \"pc_out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[7\] 0 " "Pin \"pc_out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[8\] 0 " "Pin \"pc_out\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_out\[9\] 0 " "Pin \"pc_out\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[0\] 0 " "Pin \"s0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[1\] 0 " "Pin \"s0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[2\] 0 " "Pin \"s0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[3\] 0 " "Pin \"s0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[4\] 0 " "Pin \"s0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[5\] 0 " "Pin \"s0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[6\] 0 " "Pin \"s0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s0\[7\] 0 " "Pin \"s0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[0\] 0 " "Pin \"s1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[1\] 0 " "Pin \"s1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[2\] 0 " "Pin \"s1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[3\] 0 " "Pin \"s1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[4\] 0 " "Pin \"s1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[5\] 0 " "Pin \"s1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[6\] 0 " "Pin \"s1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s1\[7\] 0 " "Pin \"s1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[0\] 0 " "Pin \"s2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[1\] 0 " "Pin \"s2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[2\] 0 " "Pin \"s2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[3\] 0 " "Pin \"s2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[4\] 0 " "Pin \"s2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[5\] 0 " "Pin \"s2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[6\] 0 " "Pin \"s2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s2\[7\] 0 " "Pin \"s2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[0\] 0 " "Pin \"s3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[1\] 0 " "Pin \"s3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[2\] 0 " "Pin \"s3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[3\] 0 " "Pin \"s3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[4\] 0 " "Pin \"s3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[5\] 0 " "Pin \"s3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[6\] 0 " "Pin \"s3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "s3\[7\] 0 " "Pin \"s3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1433613862886 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1433613862886 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1433613863198 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1433613863243 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1433613863578 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1433613863837 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { I2C_SDAT } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 4 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 134 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433613863983 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1sp1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "../NUESTROMUNDOESDIFERENTE/palaplaca.v" "" { Text "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROMUNDOESDIFERENTE/palaplaca.v" 9 0 0 } } { "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/" { { 0 { 0 ""} 0 138 8336 9085 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1433613863983 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1433613863983 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1433613863983 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.fit.smsg " "Generated suppressed messages file D:/Documentos/GitHub/DProcesadores/ProyectoPedro/NUESTROQUARTUS/output_files/Dunna.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1433613864152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "740 " "Peak virtual memory: 740 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433613864566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 19:04:24 2015 " "Processing ended: Sat Jun 06 19:04:24 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433613864566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433613864566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433613864566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433613864566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433613865839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433613865840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 19:04:25 2015 " "Processing started: Sat Jun 06 19:04:25 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433613865840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433613865840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Dunna -c Dunna " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433613865840 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1433613866921 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1433613866971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433613867487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 19:04:27 2015 " "Processing ended: Sat Jun 06 19:04:27 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433613867487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433613867487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433613867487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433613867487 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1433613868254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1433613868815 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1433613868816 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 06 19:04:28 2015 " "Processing started: Sat Jun 06 19:04:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1433613868816 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1433613868816 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Dunna -c Dunna " "Command: quartus_sta Dunna -c Dunna" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1433613868816 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1433613868892 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1433613869051 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433613869090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1433613869090 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Dunna.sdc " "Synopsys Design Constraints File file not found: 'Dunna.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1433613869240 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1433613869241 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433613869245 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1433613869245 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1433613869251 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1433613869277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1433613869293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.558 " "Worst-case setup slack is -14.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.558     -2334.924 clk  " "  -14.558     -2334.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433613869300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.760 " "Worst-case hold slack is 0.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869310 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.760         0.000 clk  " "    0.760         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869310 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433613869310 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1433613869317 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1433613869323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.631 " "Worst-case minimum pulse width slack is -1.631" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.631      -238.699 clk  " "   -1.631      -238.699 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433613869332 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1433613869425 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1433613869426 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1433613869465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.776 " "Worst-case setup slack is -4.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.776      -752.799 clk  " "   -4.776      -752.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433613869942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869966 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324         0.000 clk  " "    0.324         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869966 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433613869966 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1433613869972 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1433613869980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869987 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -195.380 clk  " "   -1.380      -195.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1433613869987 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1433613869987 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1433613870076 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1433613870134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1433613870135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1433613870236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 06 19:04:30 2015 " "Processing ended: Sat Jun 06 19:04:30 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1433613870236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1433613870236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1433613870236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433613870236 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 152 s " "Quartus II Full Compilation was successful. 0 errors, 152 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1433613870877 ""}
