{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608368687272 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608368687277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 19 10:04:47 2020 " "Processing started: Sat Dec 19 10:04:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608368687277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368687277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off instruction_memory -c instruction_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368687277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608368687719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608368687719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/tb/tb_instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/lab3/components/mem/tb/tb_instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_instruction_memory-dut " "Found design unit 1: tb_instruction_memory-dut" {  } { { "../../tb/tb_instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/tb/tb_instruction_memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696345 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_instruction_memory " "Found entity 1: tb_instruction_memory" {  } { { "../../tb/tb_instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/tb/tb_instruction_memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368696345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/src/risc_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/gianl/desktop/lab3/components/mem/src/risc_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_package " "Found design unit 1: risc_package" {  } { { "../../src/risc_package.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/risc_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368696347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/src/reg_instruction_if_id_v2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/lab3/components/mem/src/reg_instruction_if_id_v2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_instruction_IF_ID-behavioural " "Found design unit 1: reg_instruction_IF_ID-behavioural" {  } { { "../../src/reg_instruction_IF_ID_v2.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/reg_instruction_IF_ID_v2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696350 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_instruction_IF_ID " "Found entity 1: reg_instruction_IF_ID" {  } { { "../../src/reg_instruction_IF_ID_v2.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/reg_instruction_IF_ID_v2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368696350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/gianl/desktop/lab3/components/mem/src/instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/gianl/desktop/lab3/components/mem/src/instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-Behavioral " "Found design unit 1: instruction_memory-Behavioral" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696351 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368696351 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instruction_memory " "Elaborating entity \"instruction_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608368696395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_instruction_IF_ID reg_instruction_IF_ID:reg_instr_IF_ID " "Elaborating entity \"reg_instruction_IF_ID\" for hierarchy \"reg_instruction_IF_ID:reg_instr_IF_ID\"" {  } { { "../../src/instruction_memory.vhd" "reg_instr_IF_ID" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608368696410 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "RAM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"RAM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 22 " "Parameter NUMWORDS_A set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 22 " "Parameter NUMWORDS_B set to 22" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter INIT_FILE set to db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1608368696663 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1608368696663 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1608368696663 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:RAM_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:RAM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608368696725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:RAM_rtl_0 " "Instantiated megafunction \"altsyncram:RAM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 22 " "Parameter \"NUMWORDS_A\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 22 " "Parameter \"NUMWORDS_B\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif " "Parameter \"INIT_FILE\" = \"db/instruction_memory.ram0_instruction_memory_68fd8bb8.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1608368696726 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1608368696726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d212.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d212.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d212 " "Found entity 1: altsyncram_d212" {  } { { "db/altsyncram_d212.tdf" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/quartus/IM/db/altsyncram_d212.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608368696774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368696774 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1608368696981 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1608368697246 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608368697246 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "27 " "Design contains 27 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[0\] " "No output dependent on input pin \"ADDR\[0\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[1\] " "No output dependent on input pin \"ADDR\[1\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[7\] " "No output dependent on input pin \"ADDR\[7\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[8\] " "No output dependent on input pin \"ADDR\[8\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[9\] " "No output dependent on input pin \"ADDR\[9\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[10\] " "No output dependent on input pin \"ADDR\[10\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[11\] " "No output dependent on input pin \"ADDR\[11\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[12\] " "No output dependent on input pin \"ADDR\[12\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[13\] " "No output dependent on input pin \"ADDR\[13\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[14\] " "No output dependent on input pin \"ADDR\[14\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[15\] " "No output dependent on input pin \"ADDR\[15\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[16\] " "No output dependent on input pin \"ADDR\[16\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[17\] " "No output dependent on input pin \"ADDR\[17\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[18\] " "No output dependent on input pin \"ADDR\[18\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[19\] " "No output dependent on input pin \"ADDR\[19\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[20\] " "No output dependent on input pin \"ADDR\[20\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[21\] " "No output dependent on input pin \"ADDR\[21\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[22\] " "No output dependent on input pin \"ADDR\[22\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[23\] " "No output dependent on input pin \"ADDR\[23\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[24\] " "No output dependent on input pin \"ADDR\[24\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[25\] " "No output dependent on input pin \"ADDR\[25\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[26\] " "No output dependent on input pin \"ADDR\[26\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[27\] " "No output dependent on input pin \"ADDR\[27\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[28\] " "No output dependent on input pin \"ADDR\[28\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[29\] " "No output dependent on input pin \"ADDR\[29\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[30\] " "No output dependent on input pin \"ADDR\[30\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDR\[31\] " "No output dependent on input pin \"ADDR\[31\]\"" {  } { { "../../src/instruction_memory.vhd" "" { Text "C:/Users/gianl/Desktop/lab3/components/mem/src/instruction_memory.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1608368697293 "|instruction_memory|ADDR[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1608368697293 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "166 " "Implemented 166 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608368697294 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608368697294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "33 " "Implemented 33 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608368697294 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1608368697294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608368697294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608368697307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 19 10:04:57 2020 " "Processing ended: Sat Dec 19 10:04:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608368697307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608368697307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608368697307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608368697307 ""}
