//  Invocation args:  -check -upper -eldo -o /home/local/RAMS/egrvlsi07/vlsi/VLSI/Project/control/default/control_default.spi -log /home/local/RAMS/egrvlsi07/vlsi/VLSI/Project/control/default/default.netlist_transcript -quiet $VLSI/Project/control/default

// **** Reading <$VLSI/Project/control/default> for ELDO netlist ****

// Checking 6 sheet(s) for out of date references to symbols and interfaces...
// Done.
// Parsing file '/home/local/RAMS/egrvlsi07/GDK/Pyxis_SPT_HEP/ic_reflibs/tech_libs/generic13/symbols/nmos/@ncf.dir/nmos.ncf' succeeded.
// Parsing file '/home/local/RAMS/egrvlsi07/GDK/Pyxis_SPT_HEP/ic_reflibs/tech_libs/generic13/symbols/pmos/@ncf.dir/pmos.ncf' succeeded.
// NOTE: There is no part interface for the top level schematic.  The external nets in the schematic
//       are being scanned to create the pin names for the top level subckt.
Processing [$VLSI/Project/control] [control/control] [control] (NCF entry line: 17 file: $NCF_GLOBAL)
Processing [$VLSI/Project/inv] [inv/inv] [schematic] (NCF entry line: 17 file: $NCF_GLOBAL)
Processing [$VLSI/Project/and3] [and3/and3] [and3] (NCF entry line: 17 file: $NCF_GLOBAL)
Processing [$VLSI/Project/and] [and/and] [and] (NCF entry line: 17 file: $NCF_GLOBAL)
Processing [$VLSI/Project/or3] [or3/or3] [or3] (NCF entry line: 17 file: $NCF_GLOBAL)
Processing [$VLSI/Project/or] [or/or] [or] (NCF entry line: 17 file: $NCF_GLOBAL)
Primitive [$GENERIC13/symbols/nmos] [nmos/nmos] [ELDOSPICE=M] (NCF entry line: 19 file: $GENERIC13/symbols/nmos/@ncf.dir/nmos.ncf)
Primitive [$GENERIC13/symbols/pmos] [pmos/pmos] [ELDOSPICE=M] (NCF entry line: 19 file: $GENERIC13/symbols/pmos/@ncf.dir/pmos.ncf)

**** Writing <$VLSI/Project/control/default> netlist for ELDO ****

Number of cells: 8
Number of primitive instances: 168

Done...
