#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Oct 20 12:48:05 2023
# Process ID: 23584
# Current directory: C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22348 C:\Users\Riya_Sachdeva\Desktop\ELD_Lab\Lab7_hw1\Lab7_hw1.xpr
# Log file: C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/vivado.log
# Journal file: C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'xfft_8' generated file not found 'c:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.srcs/sources_1/ip/xfft_8/xfft_8.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_8' generated file not found 'c:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.srcs/sources_1/ip/xfft_8/xfft_8_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_8' generated file not found 'c:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.srcs/sources_1/ip/xfft_8/xfft_8_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_8' generated file not found 'c:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.srcs/sources_1/ip/xfft_8/xfft_8_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'xfft_8' generated file not found 'c:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.srcs/sources_1/ip/xfft_8/xfft_8_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 832.820 ; gain = 196.570
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'sim_fft' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj sim_fft_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.srcs/sim_1/new/sim_fft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_fft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj sim_fft_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.srcs/sources_1/ip/xfft_8/sim/xfft_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_8'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.sim/sim_1/behav/xsim'
"xelab -wto 7f09856a90dd44c79d3cdb2fdb26baa9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L cmpy_v6_0_17 -L floating_point_v7_0_16 -L xfft_v9_1_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_fft_behav xil_defaultlib.sim_fft xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 7f09856a90dd44c79d3cdb2fdb26baa9 --incr --debug typical --relax --mt 2 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_13 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_13 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_15 -L cmpy_v6_0_17 -L floating_point_v7_0_16 -L xfft_v9_1_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot sim_fft_behav xil_defaultlib.sim_fft xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_2.xfft_v9_1_2_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_15.mult_gen_v12_0_15_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_17.cmpy_v6_0_17_pkg
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_consts
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_exp_table...
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_pkg
Compiling package xfft_v9_1_2.pkg
Compiling package xfft_v9_1_2.xfft_v9_1_2_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg
Compiling package c_addsub_v12_0_13.c_addsub_v12_0_13_pkg_legacy
Compiling package floating_point_v7_0_16.floating_point_v7_0_16_viv_comp
Compiling package floating_point_v7_0_16.flt_utils
Compiling package xfft_v9_1_2.quarter_sin_tw_table
Compiling package xfft_v9_1_2.quarter2_sin_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_0_16.vt2mutils
Compiling package floating_point_v7_0_16.vt2mcomps
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=7,has_uvprot...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=7,has_uvpro...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=65,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=65,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=65,afull_t...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_2.axi_wrapper [\axi_wrapper(c_nfft_max=5,c_arch...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.pipe_blank [\pipe_blank(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.dist_mem [\dist_mem(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.pipe_blank [\pipe_blank(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture ram64x1d_v of entity unisim.RAM64X1D [ram64x1d_default]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.dist_mem [\dist_mem(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=9,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder_bypass [\adder_bypass(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_get_block_max_exp [\fp_get_block_max_exp(c_xdevicef...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=10...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.subtracter [\subtracter(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=23)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="no...]
Compiling architecture synth of entity floating_point_v7_0_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=9)\]
Compiling architecture rtl of entity floating_point_v7_0_16.delay_s [\delay_s(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=2)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_0_16.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_16.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=27)\]
Compiling architecture rtl of entity floating_point_v7_0_16.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=29)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_0_16.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_0_16.floating_point_v7_0_16_viv [\floating_point_v7_0_16_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_convert_to_block_fp [\fp_convert_to_block_fp(c_xdevic...]
Compiling architecture xilinx of entity xfft_v9_1_2.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=28...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=29...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.twgen_distmem [\twgen_distmem(theta_width=4,twi...]
Compiling architecture xilinx of entity xfft_v9_1_2.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,carryinselreg=0...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,a_input="CASCAD...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,areg=2,bcasc...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=29,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_v6_0_17_synth [\cmpy_v6_0_17_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_2.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture synth of entity xfft_v9_1_2.srl_fifo [\srl_fifo(c_width=1)\]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=31...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture synth of entity xfft_v9_1_2.r22_twos_comp_mux [\r22_twos_comp_mux(c_xdevicefami...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=32...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=3,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus4 [\mux_bus4(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.twgen_distmem [\twgen_distmem(theta_width=2,twi...]
Compiling architecture xilinx of entity xfft_v9_1_2.twiddle_gen [\twiddle_gen(c_xdevicefamily="zy...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_tw_gen [\r22_tw_gen(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity cmpy_v6_0_17.delay_line [\delay_line(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity mult_gen_v12_0_15.op_resize [\op_resize(ai_width=32,bi_width=...]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2056]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2058]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2059]
WARNING: [VRFC 10-516] comparison between unequal length arrays always returns FALSE [/wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xilinx/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:2060]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48_mult [\cmpy_4_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_4_dsp48 [\cmpy_4_dsp48(c_xdevicefamily="z...]
Compiling architecture xilinx of entity cmpy_v6_0_17.cmpy_v6_0_17_synth [\cmpy_v6_0_17_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_2.cmpy [\cmpy(c_xdevicefamily="zynq",a_w...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=33...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.mux_bus2 [\mux_bus2(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_bf_sp [\r22_bf_sp(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_pe [\r22_pe(c_xdevicefamily="zynq",m...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_2.dpm [\dpm(c_xdevicefamily="zynq",wm="...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_memory [\r22_memory(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_busy [\r22_busy(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_sat [\cnt_sat(c_xdevicefamily="zynq",...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_2.equ_rtl [\equ_rtl(c_xdevicefamily="zynq",...]
Compiling architecture xilinx of entity xfft_v9_1_2.cnt_tc_rtl_a [\cnt_tc_rtl_a(c_xdevicefamily="z...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_flow_ctrl [\r22_flow_ctrl(c_xdevicefamily="...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101110")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_2.r22_cnt_ctrl [\r22_cnt_ctrl(c_xdevicefamily="z...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture fdr_v of entity unisim.FDR [fdr_default]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2_d [\xfft_v9_1_2_d(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_core [\xfft_v9_1_2_core(c_xdevicefamil...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8)\]
Compiling architecture rtl of entity floating_point_v7_0_16.norm_zero_det [\norm_zero_det(data_width=8,regi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=33)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=0,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_0_16.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_16.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_0_16.shift_msb_first [\shift_msb_first(a_width=33,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_0_16.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_0_16.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_0_16.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_0_16.delay [\delay(length=6)\]
Compiling architecture synth of entity floating_point_v7_0_16.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_0_16.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_0_16.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_0_16.floating_point_v7_0_16_viv [\floating_point_v7_0_16_viv(c_xd...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture rtl of entity c_addsub_v12_0_13.c_addsub_v12_0_13_lut6_legacy [\c_addsub_v12_0_13_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_fabric_legacy [\c_addsub_v12_0_13_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_legacy [\c_addsub_v12_0_13_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_13.c_addsub_v12_0_13_viv [\c_addsub_v12_0_13_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_2.adder [\adder(c_xdevicefamily="zynq",c_...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture xilinx of entity xfft_v9_1_2.logic_gate [\logic_gate(c_xdevicefamily="zyn...]
Compiling architecture struct of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_legacy [\c_shift_ram_v12_0_13_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_13.c_shift_ram_v12_0_13_viv [\c_shift_ram_v12_0_13_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_convert_to_fp [\fp_convert_to_fp(c_xdevicefamil...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_1_2.shift_ram [\shift_ram(c_xdevicefamily="zynq...]
Compiling architecture xilinx of entity xfft_v9_1_2.fp_shift_ram_clr_op [\fp_shift_ram_clr_op(c_xdevicefa...]
Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2_fp [\xfft_v9_1_2_fp(c_xdevicefamily=...]
Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_core [\xfft_v9_1_2_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_2.xfft_v9_1_2_viv [\xfft_v9_1_2_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_2.xfft_v9_1_2 [\xfft_v9_1_2(c_xdevicefamily="zy...]
Compiling architecture xfft_8_arch of entity xil_defaultlib.xfft_8 [xfft_8_default]
Compiling module xil_defaultlib.sim_fft
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_fft_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.sim/sim_1/behav/xsim/xsim.dir/sim_fft_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 20 13:02:28 2023...
run_program: Time (s): cpu = 00:00:06 ; elapsed = 00:03:59 . Memory (MB): peak = 982.715 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '239' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Riya_Sachdeva/Desktop/ELD_Lab/Lab7_hw1/Lab7_hw1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sim_fft_behav -key {Behavioral:sim_1:Functional:sim_fft} -tclbatch {sim_fft.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source sim_fft.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1006.625 ; gain = 22.938
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sim_fft_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:04:13 . Memory (MB): peak = 1006.625 ; gain = 23.910
run all
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1276.457 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Oct 20 13:24:24 2023...
