[ START MERGED ]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
rstn_c_i rstn_c
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jshift_d2.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/jrstn_i jtaghub16_jrstn
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tcnt_0/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/r_w.CN jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/jrstn_i jtaghub16_jrstn
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/reset_n_i counter_top_reveal_coretop_instance/counter_top_la0_inst_0/reset_rvl_n
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jtck_i jtaghub16_jtck
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/jrstn_i jtaghub16_jrstn
ep5ahub/jtck_i_0 jtaghub16_jtck
ep5ahub/jrstn_i jtaghub16_jrstn
ep5ahub/genblk0_genblk3_jtagc_u_RNO_6 ep5ahub/ip_enable_2
[ END MERGED ]
[ START CLIPPED ]
ep5ahub/ip_enable_14
ep5ahub/jtdo2_int_m0
ep5ahub/jtdo2_int_m4
ep5ahub/jtdo2_int_m7
ep5ahub/jtdo2_int_m10
ep5ahub/jtdo2_int_m3_0_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vlo
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vlo
ep5ahub/rom_rd_addr_s_0_S1_7
ep5ahub/rom_rd_addr_s_0_COUT_7
ep5ahub/er2_tdo_11
ep5ahub/er2_tdo_2
ep5ahub/er2_tdo_8
ep5ahub/er2_tdo_5
ep5ahub/er2_tdo_15
ep5ahub/er2_tdo_14
ep5ahub/er2_tdo_10
ep5ahub/er2_tdo_9
ep5ahub/er2_tdo_7
ep5ahub/er2_tdo_6
ep5ahub/er2_tdo_4
ep5ahub/er2_tdo_3
ep5ahub/er2_tdo_1
ep5ahub/ip_enable_15
ep5ahub/genblk0_genblk3_un1_jtagc_u
ep5ahub/genblk0_genblk3_un1_jtagc_u_2
ep5ahub/genblk0_genblk3_un1_jtagc_u_1
ep5ahub/tdoa
ep5ahub/tdia
ep5ahub/tmsa
ep5ahub/tcka
ep5ahub/er2_tdo_13
ep5ahub/er2_tdo_12
ep5ahub/cdn
ep5ahub/rom_rd_addr_cry_0_S0_0
un3_cnt_s_31_0_S1
un3_cnt_s_31_0_COUT
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_wr_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/pre_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_3
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/post_trig_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/N_4
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_S1[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/tm_rd_addr_cntr_s_0_COUT[7]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB17
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB16
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB15
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB14
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB13
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB12
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB11
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB10
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB9
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB8
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB7
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOB6
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA17
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA16
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA15
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA14
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA13
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA12
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA11
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA10
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA9
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA8
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA7
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA6
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA5
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA4
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA3
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpEbnonesadr6825668256p133c312a_0_0_0/DOA0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_S1[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/jtag_int_u/bit_cnt_s_0_COUT[5]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/VCC
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/GND
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/rd_dout_tcnt[4]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_cry_0_S0[0]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_S1[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/te_precnt_s_0_COUT[15]
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/scuba_vhi
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB17
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB16
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB15
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB14
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB13
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB12
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB11
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB10
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB9
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB8
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB7
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB6
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB5
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB4
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB3
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOB1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA17
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA16
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA15
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA14
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA13
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA12
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA11
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA10
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA9
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA8
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA7
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA6
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA5
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA4
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA3
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA2
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr112112p12f3a26b_0_0_0/DOA0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_0_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/N_1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_1_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S1
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_3_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_S0
counter_top_reveal_coretop_instance/counter_top_la0_inst_0/trig_u/tu_0/gt_cry_5_0_COUT
un3_cnt_cry_0_0_S1
un3_cnt_cry_0_0_S0
N_1
[ END CLIPPED ]
[ START DESIGN PREFS ]
SCHEMATIC START ;
# map:  version Diamond (64-bit) 3.8.0.115.3 -- WARNING: Map write only section -- Fri Apr 28 11:05:35 2017

SYSCONFIG PERSISTENT=OFF CONFIG_MODE=SLAVE_SERIAL DONE_OD=ON DONE_EX=OFF MCCLK_FREQ=2.5 CONFIG_SECURE=OFF WAKE_UP=21 COMPRESS_CONFIG=OFF INBUF=OFF ENABLE_NDR=OFF ;
FREQUENCY NET "clk1" 55.000000 MHz ;
SCHEMATIC END ;
[ END DESIGN PREFS ]
