|RISC
rst => Control_unit:CU.rst
rst => Data_path:DP.rst
indata_received[0] <= Data_path:DP.indata_received[0]
indata_received[1] <= Data_path:DP.indata_received[1]
indata_received[2] <= Data_path:DP.indata_received[2]
indata_received[3] <= Data_path:DP.indata_received[3]
indata_received[4] <= Data_path:DP.indata_received[4]
indata_received[5] <= Data_path:DP.indata_received[5]
indata_received[6] <= Data_path:DP.indata_received[6]
indata_received[7] <= Data_path:DP.indata_received[7]
indata_received[8] <= Data_path:DP.indata_received[8]
indata_received[9] <= Data_path:DP.indata_received[9]
indata_received[10] <= Data_path:DP.indata_received[10]
indata_received[11] <= Data_path:DP.indata_received[11]
indata_received[12] <= Data_path:DP.indata_received[12]
indata_received[13] <= Data_path:DP.indata_received[13]
indata_received[14] <= Data_path:DP.indata_received[14]
indata_received[15] <= Data_path:DP.indata_received[15]
reg_0[0] <= Data_path:DP.reg_0[0]
reg_0[1] <= Data_path:DP.reg_0[1]
reg_0[2] <= Data_path:DP.reg_0[2]
reg_0[3] <= Data_path:DP.reg_0[3]
reg_0[4] <= Data_path:DP.reg_0[4]
reg_0[5] <= Data_path:DP.reg_0[5]
reg_0[6] <= Data_path:DP.reg_0[6]
reg_0[7] <= Data_path:DP.reg_0[7]
reg_0[8] <= Data_path:DP.reg_0[8]
reg_0[9] <= Data_path:DP.reg_0[9]
reg_0[10] <= Data_path:DP.reg_0[10]
reg_0[11] <= Data_path:DP.reg_0[11]
reg_0[12] <= Data_path:DP.reg_0[12]
reg_0[13] <= Data_path:DP.reg_0[13]
reg_0[14] <= Data_path:DP.reg_0[14]
reg_0[15] <= Data_path:DP.reg_0[15]
reg_1[0] <= Data_path:DP.reg_1[0]
reg_1[1] <= Data_path:DP.reg_1[1]
reg_1[2] <= Data_path:DP.reg_1[2]
reg_1[3] <= Data_path:DP.reg_1[3]
reg_1[4] <= Data_path:DP.reg_1[4]
reg_1[5] <= Data_path:DP.reg_1[5]
reg_1[6] <= Data_path:DP.reg_1[6]
reg_1[7] <= Data_path:DP.reg_1[7]
reg_1[8] <= Data_path:DP.reg_1[8]
reg_1[9] <= Data_path:DP.reg_1[9]
reg_1[10] <= Data_path:DP.reg_1[10]
reg_1[11] <= Data_path:DP.reg_1[11]
reg_1[12] <= Data_path:DP.reg_1[12]
reg_1[13] <= Data_path:DP.reg_1[13]
reg_1[14] <= Data_path:DP.reg_1[14]
reg_1[15] <= Data_path:DP.reg_1[15]
reg_2[0] <= Data_path:DP.reg_2[0]
reg_2[1] <= Data_path:DP.reg_2[1]
reg_2[2] <= Data_path:DP.reg_2[2]
reg_2[3] <= Data_path:DP.reg_2[3]
reg_2[4] <= Data_path:DP.reg_2[4]
reg_2[5] <= Data_path:DP.reg_2[5]
reg_2[6] <= Data_path:DP.reg_2[6]
reg_2[7] <= Data_path:DP.reg_2[7]
reg_2[8] <= Data_path:DP.reg_2[8]
reg_2[9] <= Data_path:DP.reg_2[9]
reg_2[10] <= Data_path:DP.reg_2[10]
reg_2[11] <= Data_path:DP.reg_2[11]
reg_2[12] <= Data_path:DP.reg_2[12]
reg_2[13] <= Data_path:DP.reg_2[13]
reg_2[14] <= Data_path:DP.reg_2[14]
reg_2[15] <= Data_path:DP.reg_2[15]
reg_3[0] <= Data_path:DP.reg_3[0]
reg_3[1] <= Data_path:DP.reg_3[1]
reg_3[2] <= Data_path:DP.reg_3[2]
reg_3[3] <= Data_path:DP.reg_3[3]
reg_3[4] <= Data_path:DP.reg_3[4]
reg_3[5] <= Data_path:DP.reg_3[5]
reg_3[6] <= Data_path:DP.reg_3[6]
reg_3[7] <= Data_path:DP.reg_3[7]
reg_3[8] <= Data_path:DP.reg_3[8]
reg_3[9] <= Data_path:DP.reg_3[9]
reg_3[10] <= Data_path:DP.reg_3[10]
reg_3[11] <= Data_path:DP.reg_3[11]
reg_3[12] <= Data_path:DP.reg_3[12]
reg_3[13] <= Data_path:DP.reg_3[13]
reg_3[14] <= Data_path:DP.reg_3[14]
reg_3[15] <= Data_path:DP.reg_3[15]
reg_4[0] <= Data_path:DP.reg_4[0]
reg_4[1] <= Data_path:DP.reg_4[1]
reg_4[2] <= Data_path:DP.reg_4[2]
reg_4[3] <= Data_path:DP.reg_4[3]
reg_4[4] <= Data_path:DP.reg_4[4]
reg_4[5] <= Data_path:DP.reg_4[5]
reg_4[6] <= Data_path:DP.reg_4[6]
reg_4[7] <= Data_path:DP.reg_4[7]
reg_4[8] <= Data_path:DP.reg_4[8]
reg_4[9] <= Data_path:DP.reg_4[9]
reg_4[10] <= Data_path:DP.reg_4[10]
reg_4[11] <= Data_path:DP.reg_4[11]
reg_4[12] <= Data_path:DP.reg_4[12]
reg_4[13] <= Data_path:DP.reg_4[13]
reg_4[14] <= Data_path:DP.reg_4[14]
reg_4[15] <= Data_path:DP.reg_4[15]
reg_5[0] <= Data_path:DP.reg_5[0]
reg_5[1] <= Data_path:DP.reg_5[1]
reg_5[2] <= Data_path:DP.reg_5[2]
reg_5[3] <= Data_path:DP.reg_5[3]
reg_5[4] <= Data_path:DP.reg_5[4]
reg_5[5] <= Data_path:DP.reg_5[5]
reg_5[6] <= Data_path:DP.reg_5[6]
reg_5[7] <= Data_path:DP.reg_5[7]
reg_5[8] <= Data_path:DP.reg_5[8]
reg_5[9] <= Data_path:DP.reg_5[9]
reg_5[10] <= Data_path:DP.reg_5[10]
reg_5[11] <= Data_path:DP.reg_5[11]
reg_5[12] <= Data_path:DP.reg_5[12]
reg_5[13] <= Data_path:DP.reg_5[13]
reg_5[14] <= Data_path:DP.reg_5[14]
reg_5[15] <= Data_path:DP.reg_5[15]
reg_6[0] <= Data_path:DP.reg_6[0]
reg_6[1] <= Data_path:DP.reg_6[1]
reg_6[2] <= Data_path:DP.reg_6[2]
reg_6[3] <= Data_path:DP.reg_6[3]
reg_6[4] <= Data_path:DP.reg_6[4]
reg_6[5] <= Data_path:DP.reg_6[5]
reg_6[6] <= Data_path:DP.reg_6[6]
reg_6[7] <= Data_path:DP.reg_6[7]
reg_6[8] <= Data_path:DP.reg_6[8]
reg_6[9] <= Data_path:DP.reg_6[9]
reg_6[10] <= Data_path:DP.reg_6[10]
reg_6[11] <= Data_path:DP.reg_6[11]
reg_6[12] <= Data_path:DP.reg_6[12]
reg_6[13] <= Data_path:DP.reg_6[13]
reg_6[14] <= Data_path:DP.reg_6[14]
reg_6[15] <= Data_path:DP.reg_6[15]
reg_7[0] <= Data_path:DP.reg_7[0]
reg_7[1] <= Data_path:DP.reg_7[1]
reg_7[2] <= Data_path:DP.reg_7[2]
reg_7[3] <= Data_path:DP.reg_7[3]
reg_7[4] <= Data_path:DP.reg_7[4]
reg_7[5] <= Data_path:DP.reg_7[5]
reg_7[6] <= Data_path:DP.reg_7[6]
reg_7[7] <= Data_path:DP.reg_7[7]
reg_7[8] <= Data_path:DP.reg_7[8]
reg_7[9] <= Data_path:DP.reg_7[9]
reg_7[10] <= Data_path:DP.reg_7[10]
reg_7[11] <= Data_path:DP.reg_7[11]
reg_7[12] <= Data_path:DP.reg_7[12]
reg_7[13] <= Data_path:DP.reg_7[13]
reg_7[14] <= Data_path:DP.reg_7[14]
reg_7[15] <= Data_path:DP.reg_7[15]
PC_out_1[0] <= Data_path:DP.PC_out_1[0]
PC_out_1[1] <= Data_path:DP.PC_out_1[1]
PC_out_1[2] <= Data_path:DP.PC_out_1[2]
PC_out_1[3] <= Data_path:DP.PC_out_1[3]
PC_out_1[4] <= Data_path:DP.PC_out_1[4]
PC_out_1[5] <= Data_path:DP.PC_out_1[5]
PC_out_1[6] <= Data_path:DP.PC_out_1[6]
PC_out_1[7] <= Data_path:DP.PC_out_1[7]
PC_out_1[8] <= Data_path:DP.PC_out_1[8]
PC_out_1[9] <= Data_path:DP.PC_out_1[9]
PC_out_1[10] <= Data_path:DP.PC_out_1[10]
PC_out_1[11] <= Data_path:DP.PC_out_1[11]
PC_out_1[12] <= Data_path:DP.PC_out_1[12]
PC_out_1[13] <= Data_path:DP.PC_out_1[13]
PC_out_1[14] <= Data_path:DP.PC_out_1[14]
PC_out_1[15] <= Data_path:DP.PC_out_1[15]
Instruction_returned[0] <= Data_path:DP.Instruction_returned[0]
Instruction_returned[1] <= Data_path:DP.Instruction_returned[1]
Instruction_returned[2] <= Data_path:DP.Instruction_returned[2]
Instruction_returned[3] <= Data_path:DP.Instruction_returned[3]
Instruction_returned[4] <= Data_path:DP.Instruction_returned[4]
Instruction_returned[5] <= Data_path:DP.Instruction_returned[5]
Instruction_returned[6] <= Data_path:DP.Instruction_returned[6]
Instruction_returned[7] <= Data_path:DP.Instruction_returned[7]
Instruction_returned[8] <= Data_path:DP.Instruction_returned[8]
Instruction_returned[9] <= Data_path:DP.Instruction_returned[9]
Instruction_returned[10] <= Data_path:DP.Instruction_returned[10]
Instruction_returned[11] <= Data_path:DP.Instruction_returned[11]
Instruction_returned[12] <= Data_path:DP.Instruction_returned[12]
Instruction_returned[13] <= Data_path:DP.Instruction_returned[13]
Instruction_returned[14] <= Data_path:DP.Instruction_returned[14]
Instruction_returned[15] <= Data_path:DP.Instruction_returned[15]
cpc_wrt <= Control_unit:CU.pc_wrt
cir_write <= Control_unit:CU.ir_write
creg_read <= Control_unit:CU.reg_read
creg_write <= Control_unit:CU.reg_write
cpc_update <= Control_unit:CU.pc_update
cstatus_reg_write <= Control_unit:CU.status_reg_write
cLA_SA_reg_write <= Control_unit:CU.LA_SA_reg_write
cmem_read <= Control_unit:CU.mem_read
cmem_write <= Control_unit:CU.mem_write
cwhich_reg[0] <= Control_unit:CU.which_reg[0]
cwhich_reg[1] <= Control_unit:CU.which_reg[1]
cwhich_reg[2] <= Control_unit:CU.which_reg[2]
cSA_which_reg_control <= Control_unit:CU.SA_which_reg_control
opcode_out[0] <= Data_path:DP.opcode_out[0]
opcode_out[1] <= Data_path:DP.opcode_out[1]
opcode_out[2] <= Data_path:DP.opcode_out[2]
opcode_out[3] <= Data_path:DP.opcode_out[3]
data_RF_out[0] <= Data_path:DP.data_RF_out[0]
data_RF_out[1] <= Data_path:DP.data_RF_out[1]
data_RF_out[2] <= Data_path:DP.data_RF_out[2]
data_RF_out[3] <= Data_path:DP.data_RF_out[3]
data_RF_out[4] <= Data_path:DP.data_RF_out[4]
data_RF_out[5] <= Data_path:DP.data_RF_out[5]
data_RF_out[6] <= Data_path:DP.data_RF_out[6]
data_RF_out[7] <= Data_path:DP.data_RF_out[7]
data_RF_out[8] <= Data_path:DP.data_RF_out[8]
data_RF_out[9] <= Data_path:DP.data_RF_out[9]
data_RF_out[10] <= Data_path:DP.data_RF_out[10]
data_RF_out[11] <= Data_path:DP.data_RF_out[11]
data_RF_out[12] <= Data_path:DP.data_RF_out[12]
data_RF_out[13] <= Data_path:DP.data_RF_out[13]
data_RF_out[14] <= Data_path:DP.data_RF_out[14]
data_RF_out[15] <= Data_path:DP.data_RF_out[15]
ALU_output_tb[0] <= Data_path:DP.ALU_output_tb[0]
ALU_output_tb[1] <= Data_path:DP.ALU_output_tb[1]
ALU_output_tb[2] <= Data_path:DP.ALU_output_tb[2]
ALU_output_tb[3] <= Data_path:DP.ALU_output_tb[3]
ALU_output_tb[4] <= Data_path:DP.ALU_output_tb[4]
ALU_output_tb[5] <= Data_path:DP.ALU_output_tb[5]
ALU_output_tb[6] <= Data_path:DP.ALU_output_tb[6]
ALU_output_tb[7] <= Data_path:DP.ALU_output_tb[7]
ALU_output_tb[8] <= Data_path:DP.ALU_output_tb[8]
ALU_output_tb[9] <= Data_path:DP.ALU_output_tb[9]
ALU_output_tb[10] <= Data_path:DP.ALU_output_tb[10]
ALU_output_tb[11] <= Data_path:DP.ALU_output_tb[11]
ALU_output_tb[12] <= Data_path:DP.ALU_output_tb[12]
ALU_output_tb[13] <= Data_path:DP.ALU_output_tb[13]
ALU_output_tb[14] <= Data_path:DP.ALU_output_tb[14]
ALU_output_tb[15] <= Data_path:DP.ALU_output_tb[15]
ALU_A_out[0] <= Data_path:DP.ALU_A_out[0]
ALU_A_out[1] <= Data_path:DP.ALU_A_out[1]
ALU_A_out[2] <= Data_path:DP.ALU_A_out[2]
ALU_A_out[3] <= Data_path:DP.ALU_A_out[3]
ALU_A_out[4] <= Data_path:DP.ALU_A_out[4]
ALU_A_out[5] <= Data_path:DP.ALU_A_out[5]
ALU_A_out[6] <= Data_path:DP.ALU_A_out[6]
ALU_A_out[7] <= Data_path:DP.ALU_A_out[7]
ALU_A_out[8] <= Data_path:DP.ALU_A_out[8]
ALU_A_out[9] <= Data_path:DP.ALU_A_out[9]
ALU_A_out[10] <= Data_path:DP.ALU_A_out[10]
ALU_A_out[11] <= Data_path:DP.ALU_A_out[11]
ALU_A_out[12] <= Data_path:DP.ALU_A_out[12]
ALU_A_out[13] <= Data_path:DP.ALU_A_out[13]
ALU_A_out[14] <= Data_path:DP.ALU_A_out[14]
ALU_A_out[15] <= Data_path:DP.ALU_A_out[15]
ALU_B_out[0] <= Data_path:DP.ALU_B_out[0]
ALU_B_out[1] <= Data_path:DP.ALU_B_out[1]
ALU_B_out[2] <= Data_path:DP.ALU_B_out[2]
ALU_B_out[3] <= Data_path:DP.ALU_B_out[3]
ALU_B_out[4] <= Data_path:DP.ALU_B_out[4]
ALU_B_out[5] <= Data_path:DP.ALU_B_out[5]
ALU_B_out[6] <= Data_path:DP.ALU_B_out[6]
ALU_B_out[7] <= Data_path:DP.ALU_B_out[7]
ALU_B_out[8] <= Data_path:DP.ALU_B_out[8]
ALU_B_out[9] <= Data_path:DP.ALU_B_out[9]
ALU_B_out[10] <= Data_path:DP.ALU_B_out[10]
ALU_B_out[11] <= Data_path:DP.ALU_B_out[11]
ALU_B_out[12] <= Data_path:DP.ALU_B_out[12]
ALU_B_out[13] <= Data_path:DP.ALU_B_out[13]
ALU_B_out[14] <= Data_path:DP.ALU_B_out[14]
ALU_B_out[15] <= Data_path:DP.ALU_B_out[15]
clk => Control_unit:CU.clk
clk => Data_path:DP.clk


|RISC|Control_unit:CU
opcode[0] => Equal1.IN1
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN3
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN3
opcode[0] => Equal6.IN2
opcode[0] => Equal7.IN3
opcode[0] => Equal8.IN3
opcode[0] => Equal9.IN2
opcode[0] => Equal11.IN1
opcode[0] => Equal12.IN3
opcode[1] => Equal1.IN0
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN2
opcode[1] => Equal6.IN3
opcode[1] => Equal7.IN2
opcode[1] => Equal8.IN2
opcode[1] => Equal9.IN1
opcode[1] => Equal11.IN3
opcode[1] => Equal12.IN2
opcode[2] => Equal1.IN3
opcode[2] => Equal2.IN0
opcode[2] => Equal3.IN0
opcode[2] => Equal4.IN2
opcode[2] => Equal5.IN1
opcode[2] => Equal6.IN1
opcode[2] => Equal7.IN1
opcode[2] => Equal8.IN1
opcode[2] => Equal9.IN3
opcode[2] => Equal11.IN2
opcode[2] => Equal12.IN1
opcode[3] => Equal1.IN2
opcode[3] => Equal2.IN3
opcode[3] => Equal3.IN2
opcode[3] => Equal4.IN0
opcode[3] => Equal5.IN0
opcode[3] => Equal6.IN0
opcode[3] => Equal7.IN0
opcode[3] => Equal8.IN0
opcode[3] => Equal9.IN0
opcode[3] => Equal11.IN0
opcode[3] => Equal12.IN0
pc_wrt <= pc_wrt_t.DB_MAX_OUTPUT_PORT_TYPE
ir_write <= ir_write_t.DB_MAX_OUTPUT_PORT_TYPE
reg_read <= reg_read_t.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= reg_write_t.DB_MAX_OUTPUT_PORT_TYPE
pc_update <= pc_update_t.DB_MAX_OUTPUT_PORT_TYPE
status_reg_write <= status_reg_write_t.DB_MAX_OUTPUT_PORT_TYPE
LA_SA_reg_write <= LA_SA_reg_write_t.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read_t.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write_t.DB_MAX_OUTPUT_PORT_TYPE
which_reg[0] <= which_reg_t[0].DB_MAX_OUTPUT_PORT_TYPE
which_reg[1] <= which_reg_t[1].DB_MAX_OUTPUT_PORT_TYPE
which_reg[2] <= which_reg_t[2].DB_MAX_OUTPUT_PORT_TYPE
SA_which_reg_control <= SA_which_reg_control_t.DB_MAX_OUTPUT_PORT_TYPE
clk => SA_which_reg_control_t.CLK
clk => mem_write_t.CLK
clk => mem_read_t.CLK
clk => LA_SA_reg_write_t.CLK
clk => status_reg_write_t.CLK
clk => pc_update_t.CLK
clk => reg_write_t.CLK
clk => reg_read_t.CLK
clk => ir_write_t.CLK
clk => pc_wrt_t.CLK
clk => cycle_number[0].CLK
clk => cycle_number[1].CLK
clk => cycle_number[2].CLK
clk => counter[0].CLK
clk => counter[1].CLK
clk => counter[2].CLK
clk => which_reg_t[0].CLK
clk => which_reg_t[1].CLK
clk => which_reg_t[2].CLK
clk => nstate~1.DATAIN
clk => pstate~11.DATAIN
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT
rst => pstate.OUTPUTSELECT


|RISC|Data_path:DP
opcode_out[0] <= Instruction_register:chip_IR.opcode[0]
opcode_out[1] <= Instruction_register:chip_IR.opcode[1]
opcode_out[2] <= Instruction_register:chip_IR.opcode[2]
opcode_out[3] <= Instruction_register:chip_IR.opcode[3]
indata_received[0] <= Instruction_register:chip_IR.indata_received[0]
indata_received[1] <= Instruction_register:chip_IR.indata_received[1]
indata_received[2] <= Instruction_register:chip_IR.indata_received[2]
indata_received[3] <= Instruction_register:chip_IR.indata_received[3]
indata_received[4] <= Instruction_register:chip_IR.indata_received[4]
indata_received[5] <= Instruction_register:chip_IR.indata_received[5]
indata_received[6] <= Instruction_register:chip_IR.indata_received[6]
indata_received[7] <= Instruction_register:chip_IR.indata_received[7]
indata_received[8] <= Instruction_register:chip_IR.indata_received[8]
indata_received[9] <= Instruction_register:chip_IR.indata_received[9]
indata_received[10] <= Instruction_register:chip_IR.indata_received[10]
indata_received[11] <= Instruction_register:chip_IR.indata_received[11]
indata_received[12] <= Instruction_register:chip_IR.indata_received[12]
indata_received[13] <= Instruction_register:chip_IR.indata_received[13]
indata_received[14] <= Instruction_register:chip_IR.indata_received[14]
indata_received[15] <= Instruction_register:chip_IR.indata_received[15]
pc_wrt => PC:chip_PC.pc_wrt
ir_write => Instruction_register:chip_IR.ir_write
reg_read => Register_file:chip_RF.reg_read
reg_write => Register_file:chip_RF.reg_write
pc_update => ALU_input_logic:chip_ALU_input_logic.pc_update
status_reg_write => Status_Registers:chip_SReg.reg_write
LA_SA_reg_write => Temp_LA_SA:chip_LA_SA.reg_write
mem_read => memory:chip_memory.mem_read
mem_write => memory:chip_memory.mem_write
which_reg[0] => RF_input_process:chip_RF_ip.which_reg[0]
which_reg[0] => RF_RA_input:chip_RF_RA_input.which_reg[0]
which_reg[1] => RF_input_process:chip_RF_ip.which_reg[1]
which_reg[1] => RF_RA_input:chip_RF_RA_input.which_reg[1]
which_reg[2] => RF_input_process:chip_RF_ip.which_reg[2]
which_reg[2] => RF_RA_input:chip_RF_RA_input.which_reg[2]
SA_which_reg_control => Temp_LA_SA:chip_LA_SA.from_reg
SA_which_reg_control => RF_RA_input:chip_RF_RA_input.which_reg_SA_control
reg_0[0] <= Register_file:chip_RF.reg_0[0]
reg_0[1] <= Register_file:chip_RF.reg_0[1]
reg_0[2] <= Register_file:chip_RF.reg_0[2]
reg_0[3] <= Register_file:chip_RF.reg_0[3]
reg_0[4] <= Register_file:chip_RF.reg_0[4]
reg_0[5] <= Register_file:chip_RF.reg_0[5]
reg_0[6] <= Register_file:chip_RF.reg_0[6]
reg_0[7] <= Register_file:chip_RF.reg_0[7]
reg_0[8] <= Register_file:chip_RF.reg_0[8]
reg_0[9] <= Register_file:chip_RF.reg_0[9]
reg_0[10] <= Register_file:chip_RF.reg_0[10]
reg_0[11] <= Register_file:chip_RF.reg_0[11]
reg_0[12] <= Register_file:chip_RF.reg_0[12]
reg_0[13] <= Register_file:chip_RF.reg_0[13]
reg_0[14] <= Register_file:chip_RF.reg_0[14]
reg_0[15] <= Register_file:chip_RF.reg_0[15]
reg_1[0] <= Register_file:chip_RF.reg_1[0]
reg_1[1] <= Register_file:chip_RF.reg_1[1]
reg_1[2] <= Register_file:chip_RF.reg_1[2]
reg_1[3] <= Register_file:chip_RF.reg_1[3]
reg_1[4] <= Register_file:chip_RF.reg_1[4]
reg_1[5] <= Register_file:chip_RF.reg_1[5]
reg_1[6] <= Register_file:chip_RF.reg_1[6]
reg_1[7] <= Register_file:chip_RF.reg_1[7]
reg_1[8] <= Register_file:chip_RF.reg_1[8]
reg_1[9] <= Register_file:chip_RF.reg_1[9]
reg_1[10] <= Register_file:chip_RF.reg_1[10]
reg_1[11] <= Register_file:chip_RF.reg_1[11]
reg_1[12] <= Register_file:chip_RF.reg_1[12]
reg_1[13] <= Register_file:chip_RF.reg_1[13]
reg_1[14] <= Register_file:chip_RF.reg_1[14]
reg_1[15] <= Register_file:chip_RF.reg_1[15]
reg_2[0] <= Register_file:chip_RF.reg_2[0]
reg_2[1] <= Register_file:chip_RF.reg_2[1]
reg_2[2] <= Register_file:chip_RF.reg_2[2]
reg_2[3] <= Register_file:chip_RF.reg_2[3]
reg_2[4] <= Register_file:chip_RF.reg_2[4]
reg_2[5] <= Register_file:chip_RF.reg_2[5]
reg_2[6] <= Register_file:chip_RF.reg_2[6]
reg_2[7] <= Register_file:chip_RF.reg_2[7]
reg_2[8] <= Register_file:chip_RF.reg_2[8]
reg_2[9] <= Register_file:chip_RF.reg_2[9]
reg_2[10] <= Register_file:chip_RF.reg_2[10]
reg_2[11] <= Register_file:chip_RF.reg_2[11]
reg_2[12] <= Register_file:chip_RF.reg_2[12]
reg_2[13] <= Register_file:chip_RF.reg_2[13]
reg_2[14] <= Register_file:chip_RF.reg_2[14]
reg_2[15] <= Register_file:chip_RF.reg_2[15]
reg_3[0] <= Register_file:chip_RF.reg_3[0]
reg_3[1] <= Register_file:chip_RF.reg_3[1]
reg_3[2] <= Register_file:chip_RF.reg_3[2]
reg_3[3] <= Register_file:chip_RF.reg_3[3]
reg_3[4] <= Register_file:chip_RF.reg_3[4]
reg_3[5] <= Register_file:chip_RF.reg_3[5]
reg_3[6] <= Register_file:chip_RF.reg_3[6]
reg_3[7] <= Register_file:chip_RF.reg_3[7]
reg_3[8] <= Register_file:chip_RF.reg_3[8]
reg_3[9] <= Register_file:chip_RF.reg_3[9]
reg_3[10] <= Register_file:chip_RF.reg_3[10]
reg_3[11] <= Register_file:chip_RF.reg_3[11]
reg_3[12] <= Register_file:chip_RF.reg_3[12]
reg_3[13] <= Register_file:chip_RF.reg_3[13]
reg_3[14] <= Register_file:chip_RF.reg_3[14]
reg_3[15] <= Register_file:chip_RF.reg_3[15]
reg_4[0] <= Register_file:chip_RF.reg_4[0]
reg_4[1] <= Register_file:chip_RF.reg_4[1]
reg_4[2] <= Register_file:chip_RF.reg_4[2]
reg_4[3] <= Register_file:chip_RF.reg_4[3]
reg_4[4] <= Register_file:chip_RF.reg_4[4]
reg_4[5] <= Register_file:chip_RF.reg_4[5]
reg_4[6] <= Register_file:chip_RF.reg_4[6]
reg_4[7] <= Register_file:chip_RF.reg_4[7]
reg_4[8] <= Register_file:chip_RF.reg_4[8]
reg_4[9] <= Register_file:chip_RF.reg_4[9]
reg_4[10] <= Register_file:chip_RF.reg_4[10]
reg_4[11] <= Register_file:chip_RF.reg_4[11]
reg_4[12] <= Register_file:chip_RF.reg_4[12]
reg_4[13] <= Register_file:chip_RF.reg_4[13]
reg_4[14] <= Register_file:chip_RF.reg_4[14]
reg_4[15] <= Register_file:chip_RF.reg_4[15]
reg_5[0] <= Register_file:chip_RF.reg_5[0]
reg_5[1] <= Register_file:chip_RF.reg_5[1]
reg_5[2] <= Register_file:chip_RF.reg_5[2]
reg_5[3] <= Register_file:chip_RF.reg_5[3]
reg_5[4] <= Register_file:chip_RF.reg_5[4]
reg_5[5] <= Register_file:chip_RF.reg_5[5]
reg_5[6] <= Register_file:chip_RF.reg_5[6]
reg_5[7] <= Register_file:chip_RF.reg_5[7]
reg_5[8] <= Register_file:chip_RF.reg_5[8]
reg_5[9] <= Register_file:chip_RF.reg_5[9]
reg_5[10] <= Register_file:chip_RF.reg_5[10]
reg_5[11] <= Register_file:chip_RF.reg_5[11]
reg_5[12] <= Register_file:chip_RF.reg_5[12]
reg_5[13] <= Register_file:chip_RF.reg_5[13]
reg_5[14] <= Register_file:chip_RF.reg_5[14]
reg_5[15] <= Register_file:chip_RF.reg_5[15]
reg_6[0] <= Register_file:chip_RF.reg_6[0]
reg_6[1] <= Register_file:chip_RF.reg_6[1]
reg_6[2] <= Register_file:chip_RF.reg_6[2]
reg_6[3] <= Register_file:chip_RF.reg_6[3]
reg_6[4] <= Register_file:chip_RF.reg_6[4]
reg_6[5] <= Register_file:chip_RF.reg_6[5]
reg_6[6] <= Register_file:chip_RF.reg_6[6]
reg_6[7] <= Register_file:chip_RF.reg_6[7]
reg_6[8] <= Register_file:chip_RF.reg_6[8]
reg_6[9] <= Register_file:chip_RF.reg_6[9]
reg_6[10] <= Register_file:chip_RF.reg_6[10]
reg_6[11] <= Register_file:chip_RF.reg_6[11]
reg_6[12] <= Register_file:chip_RF.reg_6[12]
reg_6[13] <= Register_file:chip_RF.reg_6[13]
reg_6[14] <= Register_file:chip_RF.reg_6[14]
reg_6[15] <= Register_file:chip_RF.reg_6[15]
reg_7[0] <= Register_file:chip_RF.reg_7[0]
reg_7[1] <= Register_file:chip_RF.reg_7[1]
reg_7[2] <= Register_file:chip_RF.reg_7[2]
reg_7[3] <= Register_file:chip_RF.reg_7[3]
reg_7[4] <= Register_file:chip_RF.reg_7[4]
reg_7[5] <= Register_file:chip_RF.reg_7[5]
reg_7[6] <= Register_file:chip_RF.reg_7[6]
reg_7[7] <= Register_file:chip_RF.reg_7[7]
reg_7[8] <= Register_file:chip_RF.reg_7[8]
reg_7[9] <= Register_file:chip_RF.reg_7[9]
reg_7[10] <= Register_file:chip_RF.reg_7[10]
reg_7[11] <= Register_file:chip_RF.reg_7[11]
reg_7[12] <= Register_file:chip_RF.reg_7[12]
reg_7[13] <= Register_file:chip_RF.reg_7[13]
reg_7[14] <= Register_file:chip_RF.reg_7[14]
reg_7[15] <= Register_file:chip_RF.reg_7[15]
PC_out_1[0] <= PC:chip_PC.outdata[0]
PC_out_1[1] <= PC:chip_PC.outdata[1]
PC_out_1[2] <= PC:chip_PC.outdata[2]
PC_out_1[3] <= PC:chip_PC.outdata[3]
PC_out_1[4] <= PC:chip_PC.outdata[4]
PC_out_1[5] <= PC:chip_PC.outdata[5]
PC_out_1[6] <= PC:chip_PC.outdata[6]
PC_out_1[7] <= PC:chip_PC.outdata[7]
PC_out_1[8] <= PC:chip_PC.outdata[8]
PC_out_1[9] <= PC:chip_PC.outdata[9]
PC_out_1[10] <= PC:chip_PC.outdata[10]
PC_out_1[11] <= PC:chip_PC.outdata[11]
PC_out_1[12] <= PC:chip_PC.outdata[12]
PC_out_1[13] <= PC:chip_PC.outdata[13]
PC_out_1[14] <= PC:chip_PC.outdata[14]
PC_out_1[15] <= PC:chip_PC.outdata[15]
Instruction_returned[0] <= Instruction_memory:chip_IM.instruction[0]
Instruction_returned[1] <= Instruction_memory:chip_IM.instruction[1]
Instruction_returned[2] <= Instruction_memory:chip_IM.instruction[2]
Instruction_returned[3] <= Instruction_memory:chip_IM.instruction[3]
Instruction_returned[4] <= Instruction_memory:chip_IM.instruction[4]
Instruction_returned[5] <= Instruction_memory:chip_IM.instruction[5]
Instruction_returned[6] <= Instruction_memory:chip_IM.instruction[6]
Instruction_returned[7] <= Instruction_memory:chip_IM.instruction[7]
Instruction_returned[8] <= Instruction_memory:chip_IM.instruction[8]
Instruction_returned[9] <= Instruction_memory:chip_IM.instruction[9]
Instruction_returned[10] <= Instruction_memory:chip_IM.instruction[10]
Instruction_returned[11] <= Instruction_memory:chip_IM.instruction[11]
Instruction_returned[12] <= Instruction_memory:chip_IM.instruction[12]
Instruction_returned[13] <= Instruction_memory:chip_IM.instruction[13]
Instruction_returned[14] <= Instruction_memory:chip_IM.instruction[14]
Instruction_returned[15] <= Instruction_memory:chip_IM.instruction[15]
data_RF_out[0] <= RF_datain_process:chip_RF_data_in.data_RF_in[0]
data_RF_out[1] <= RF_datain_process:chip_RF_data_in.data_RF_in[1]
data_RF_out[2] <= RF_datain_process:chip_RF_data_in.data_RF_in[2]
data_RF_out[3] <= RF_datain_process:chip_RF_data_in.data_RF_in[3]
data_RF_out[4] <= RF_datain_process:chip_RF_data_in.data_RF_in[4]
data_RF_out[5] <= RF_datain_process:chip_RF_data_in.data_RF_in[5]
data_RF_out[6] <= RF_datain_process:chip_RF_data_in.data_RF_in[6]
data_RF_out[7] <= RF_datain_process:chip_RF_data_in.data_RF_in[7]
data_RF_out[8] <= RF_datain_process:chip_RF_data_in.data_RF_in[8]
data_RF_out[9] <= RF_datain_process:chip_RF_data_in.data_RF_in[9]
data_RF_out[10] <= RF_datain_process:chip_RF_data_in.data_RF_in[10]
data_RF_out[11] <= RF_datain_process:chip_RF_data_in.data_RF_in[11]
data_RF_out[12] <= RF_datain_process:chip_RF_data_in.data_RF_in[12]
data_RF_out[13] <= RF_datain_process:chip_RF_data_in.data_RF_in[13]
data_RF_out[14] <= RF_datain_process:chip_RF_data_in.data_RF_in[14]
data_RF_out[15] <= RF_datain_process:chip_RF_data_in.data_RF_in[15]
ALU_output_tb[0] <= ALU:chip_ALU.output[0]
ALU_output_tb[1] <= ALU:chip_ALU.output[1]
ALU_output_tb[2] <= ALU:chip_ALU.output[2]
ALU_output_tb[3] <= ALU:chip_ALU.output[3]
ALU_output_tb[4] <= ALU:chip_ALU.output[4]
ALU_output_tb[5] <= ALU:chip_ALU.output[5]
ALU_output_tb[6] <= ALU:chip_ALU.output[6]
ALU_output_tb[7] <= ALU:chip_ALU.output[7]
ALU_output_tb[8] <= ALU:chip_ALU.output[8]
ALU_output_tb[9] <= ALU:chip_ALU.output[9]
ALU_output_tb[10] <= ALU:chip_ALU.output[10]
ALU_output_tb[11] <= ALU:chip_ALU.output[11]
ALU_output_tb[12] <= ALU:chip_ALU.output[12]
ALU_output_tb[13] <= ALU:chip_ALU.output[13]
ALU_output_tb[14] <= ALU:chip_ALU.output[14]
ALU_output_tb[15] <= ALU:chip_ALU.output[15]
ALU_A_out[0] <= ALU_input_logic:chip_ALU_input_logic.alu_a[0]
ALU_A_out[1] <= ALU_input_logic:chip_ALU_input_logic.alu_a[1]
ALU_A_out[2] <= ALU_input_logic:chip_ALU_input_logic.alu_a[2]
ALU_A_out[3] <= ALU_input_logic:chip_ALU_input_logic.alu_a[3]
ALU_A_out[4] <= ALU_input_logic:chip_ALU_input_logic.alu_a[4]
ALU_A_out[5] <= ALU_input_logic:chip_ALU_input_logic.alu_a[5]
ALU_A_out[6] <= ALU_input_logic:chip_ALU_input_logic.alu_a[6]
ALU_A_out[7] <= ALU_input_logic:chip_ALU_input_logic.alu_a[7]
ALU_A_out[8] <= ALU_input_logic:chip_ALU_input_logic.alu_a[8]
ALU_A_out[9] <= ALU_input_logic:chip_ALU_input_logic.alu_a[9]
ALU_A_out[10] <= ALU_input_logic:chip_ALU_input_logic.alu_a[10]
ALU_A_out[11] <= ALU_input_logic:chip_ALU_input_logic.alu_a[11]
ALU_A_out[12] <= ALU_input_logic:chip_ALU_input_logic.alu_a[12]
ALU_A_out[13] <= ALU_input_logic:chip_ALU_input_logic.alu_a[13]
ALU_A_out[14] <= ALU_input_logic:chip_ALU_input_logic.alu_a[14]
ALU_A_out[15] <= ALU_input_logic:chip_ALU_input_logic.alu_a[15]
ALU_B_out[0] <= ALU_input_logic:chip_ALU_input_logic.alu_b[0]
ALU_B_out[1] <= ALU_input_logic:chip_ALU_input_logic.alu_b[1]
ALU_B_out[2] <= ALU_input_logic:chip_ALU_input_logic.alu_b[2]
ALU_B_out[3] <= ALU_input_logic:chip_ALU_input_logic.alu_b[3]
ALU_B_out[4] <= ALU_input_logic:chip_ALU_input_logic.alu_b[4]
ALU_B_out[5] <= ALU_input_logic:chip_ALU_input_logic.alu_b[5]
ALU_B_out[6] <= ALU_input_logic:chip_ALU_input_logic.alu_b[6]
ALU_B_out[7] <= ALU_input_logic:chip_ALU_input_logic.alu_b[7]
ALU_B_out[8] <= ALU_input_logic:chip_ALU_input_logic.alu_b[8]
ALU_B_out[9] <= ALU_input_logic:chip_ALU_input_logic.alu_b[9]
ALU_B_out[10] <= ALU_input_logic:chip_ALU_input_logic.alu_b[10]
ALU_B_out[11] <= ALU_input_logic:chip_ALU_input_logic.alu_b[11]
ALU_B_out[12] <= ALU_input_logic:chip_ALU_input_logic.alu_b[12]
ALU_B_out[13] <= ALU_input_logic:chip_ALU_input_logic.alu_b[13]
ALU_B_out[14] <= ALU_input_logic:chip_ALU_input_logic.alu_b[14]
ALU_B_out[15] <= ALU_input_logic:chip_ALU_input_logic.alu_b[15]
clk => PC:chip_PC.clk
clk => Instruction_register:chip_IR.clk
clk => Register_file:chip_RF.clk
clk => ALU:chip_ALU.clk
clk => Status_Registers:chip_SReg.clk
clk => Temp_LA_SA:chip_LA_SA.clk
clk => memory:chip_memory.clk
rst => PC:chip_PC.rst


|RISC|Data_path:DP|PC:chip_PC
indata[0] => output.DATAB
indata[1] => output.DATAB
indata[2] => output.DATAB
indata[3] => output.DATAB
indata[4] => output.DATAB
indata[5] => output.DATAB
indata[6] => output.DATAB
indata[7] => output.DATAB
indata[8] => output.DATAB
indata[9] => output.DATAB
indata[10] => output.DATAB
indata[11] => output.DATAB
indata[12] => output.DATAB
indata[13] => output.DATAB
indata[14] => output.DATAB
indata[15] => output.DATAB
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
pc_wrt => output.OUTPUTSELECT
outdata[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
outdata[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
outdata[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
outdata[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
outdata[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
outdata[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
outdata[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
outdata[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
outdata[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
outdata[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
outdata[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
outdata[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
outdata[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
outdata[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
outdata[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
outdata[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE
clk => output[0].CLK
clk => output[1].CLK
clk => output[2].CLK
clk => output[3].CLK
clk => output[4].CLK
clk => output[5].CLK
clk => output[6].CLK
clk => output[7].CLK
clk => output[8].CLK
clk => output[9].CLK
clk => output[10].CLK
clk => output[11].CLK
clk => output[12].CLK
clk => output[13].CLK
clk => output[14].CLK
clk => output[15].CLK
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT
rst => output.OUTPUTSELECT


|RISC|Data_path:DP|Instruction_memory:chip_IM
pc[0] => memory.RADDR
pc[1] => memory.RADDR1
pc[2] => memory.RADDR2
pc[3] => memory.RADDR3
pc[4] => memory.RADDR4
pc[5] => memory.RADDR5
pc[6] => memory.RADDR6
pc[7] => memory.RADDR7
pc[8] => memory.RADDR8
pc[9] => memory.RADDR9
pc[10] => memory.RADDR10
pc[11] => memory.RADDR11
pc[12] => memory.RADDR12
pc[13] => memory.RADDR13
pc[14] => memory.RADDR14
pc[15] => memory.RADDR15
instruction[0] <= memory.DATAOUT
instruction[1] <= memory.DATAOUT1
instruction[2] <= memory.DATAOUT2
instruction[3] <= memory.DATAOUT3
instruction[4] <= memory.DATAOUT4
instruction[5] <= memory.DATAOUT5
instruction[6] <= memory.DATAOUT6
instruction[7] <= memory.DATAOUT7
instruction[8] <= memory.DATAOUT8
instruction[9] <= memory.DATAOUT9
instruction[10] <= memory.DATAOUT10
instruction[11] <= memory.DATAOUT11
instruction[12] <= memory.DATAOUT12
instruction[13] <= memory.DATAOUT13
instruction[14] <= memory.DATAOUT14
instruction[15] <= memory.DATAOUT15


|RISC|Data_path:DP|Instruction_register:chip_IR
clk => ~NO_FANOUT~
indata[0] => indata_received[0].DATAIN
indata[0] => cz[0].DATAIN
indata[0] => imm6[0].DATAIN
indata[0] => imm9[0].DATAIN
indata[1] => indata_received[1].DATAIN
indata[1] => cz[1].DATAIN
indata[1] => imm6[1].DATAIN
indata[1] => imm9[1].DATAIN
indata[2] => indata_received[2].DATAIN
indata[2] => imm6[2].DATAIN
indata[2] => imm9[2].DATAIN
indata[3] => indata_received[3].DATAIN
indata[3] => imm6[3].DATAIN
indata[3] => imm9[3].DATAIN
indata[4] => indata_received[4].DATAIN
indata[4] => R3[0].DATAIN
indata[4] => imm6[4].DATAIN
indata[4] => imm9[4].DATAIN
indata[5] => indata_received[5].DATAIN
indata[5] => R3[1].DATAIN
indata[5] => imm6[5].DATAIN
indata[5] => imm9[5].DATAIN
indata[6] => indata_received[6].DATAIN
indata[6] => R2[0].DATAIN
indata[6] => R3[2].DATAIN
indata[6] => imm9[6].DATAIN
indata[7] => indata_received[7].DATAIN
indata[7] => R2[1].DATAIN
indata[7] => imm9[7].DATAIN
indata[8] => indata_received[8].DATAIN
indata[8] => R2[2].DATAIN
indata[8] => imm9[8].DATAIN
indata[9] => indata_received[9].DATAIN
indata[9] => R1[0].DATAIN
indata[10] => indata_received[10].DATAIN
indata[10] => R1[1].DATAIN
indata[11] => indata_received[11].DATAIN
indata[11] => R1[2].DATAIN
indata[12] => indata_received[12].DATAIN
indata[12] => opcode[0].DATAIN
indata[13] => indata_received[13].DATAIN
indata[13] => opcode[1].DATAIN
indata[14] => indata_received[14].DATAIN
indata[14] => opcode[2].DATAIN
indata[15] => indata_received[15].DATAIN
indata[15] => opcode[3].DATAIN
indata_received[0] <= indata[0].DB_MAX_OUTPUT_PORT_TYPE
indata_received[1] <= indata[1].DB_MAX_OUTPUT_PORT_TYPE
indata_received[2] <= indata[2].DB_MAX_OUTPUT_PORT_TYPE
indata_received[3] <= indata[3].DB_MAX_OUTPUT_PORT_TYPE
indata_received[4] <= indata[4].DB_MAX_OUTPUT_PORT_TYPE
indata_received[5] <= indata[5].DB_MAX_OUTPUT_PORT_TYPE
indata_received[6] <= indata[6].DB_MAX_OUTPUT_PORT_TYPE
indata_received[7] <= indata[7].DB_MAX_OUTPUT_PORT_TYPE
indata_received[8] <= indata[8].DB_MAX_OUTPUT_PORT_TYPE
indata_received[9] <= indata[9].DB_MAX_OUTPUT_PORT_TYPE
indata_received[10] <= indata[10].DB_MAX_OUTPUT_PORT_TYPE
indata_received[11] <= indata[11].DB_MAX_OUTPUT_PORT_TYPE
indata_received[12] <= indata[12].DB_MAX_OUTPUT_PORT_TYPE
indata_received[13] <= indata[13].DB_MAX_OUTPUT_PORT_TYPE
indata_received[14] <= indata[14].DB_MAX_OUTPUT_PORT_TYPE
indata_received[15] <= indata[15].DB_MAX_OUTPUT_PORT_TYPE
ir_write => ~NO_FANOUT~
opcode[0] <= indata[12].DB_MAX_OUTPUT_PORT_TYPE
opcode[1] <= indata[13].DB_MAX_OUTPUT_PORT_TYPE
opcode[2] <= indata[14].DB_MAX_OUTPUT_PORT_TYPE
opcode[3] <= indata[15].DB_MAX_OUTPUT_PORT_TYPE
R1[0] <= indata[9].DB_MAX_OUTPUT_PORT_TYPE
R1[1] <= indata[10].DB_MAX_OUTPUT_PORT_TYPE
R1[2] <= indata[11].DB_MAX_OUTPUT_PORT_TYPE
R2[0] <= indata[6].DB_MAX_OUTPUT_PORT_TYPE
R2[1] <= indata[7].DB_MAX_OUTPUT_PORT_TYPE
R2[2] <= indata[8].DB_MAX_OUTPUT_PORT_TYPE
R3[0] <= indata[4].DB_MAX_OUTPUT_PORT_TYPE
R3[1] <= indata[5].DB_MAX_OUTPUT_PORT_TYPE
R3[2] <= indata[6].DB_MAX_OUTPUT_PORT_TYPE
cz[0] <= indata[0].DB_MAX_OUTPUT_PORT_TYPE
cz[1] <= indata[1].DB_MAX_OUTPUT_PORT_TYPE
imm6[0] <= indata[0].DB_MAX_OUTPUT_PORT_TYPE
imm6[1] <= indata[1].DB_MAX_OUTPUT_PORT_TYPE
imm6[2] <= indata[2].DB_MAX_OUTPUT_PORT_TYPE
imm6[3] <= indata[3].DB_MAX_OUTPUT_PORT_TYPE
imm6[4] <= indata[4].DB_MAX_OUTPUT_PORT_TYPE
imm6[5] <= indata[5].DB_MAX_OUTPUT_PORT_TYPE
imm9[0] <= indata[0].DB_MAX_OUTPUT_PORT_TYPE
imm9[1] <= indata[1].DB_MAX_OUTPUT_PORT_TYPE
imm9[2] <= indata[2].DB_MAX_OUTPUT_PORT_TYPE
imm9[3] <= indata[3].DB_MAX_OUTPUT_PORT_TYPE
imm9[4] <= indata[4].DB_MAX_OUTPUT_PORT_TYPE
imm9[5] <= indata[5].DB_MAX_OUTPUT_PORT_TYPE
imm9[6] <= indata[6].DB_MAX_OUTPUT_PORT_TYPE
imm9[7] <= indata[7].DB_MAX_OUTPUT_PORT_TYPE
imm9[8] <= indata[8].DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|RF_input_process:chip_RF_ip
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN3
opcode[0] => Equal4.IN2
opcode[0] => Equal5.IN2
opcode[0] => Equal6.IN3
opcode[0] => Equal7.IN1
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN3
opcode[1] => Equal2.IN2
opcode[1] => Equal3.IN2
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN1
opcode[1] => Equal6.IN1
opcode[1] => Equal7.IN3
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN1
opcode[2] => Equal3.IN1
opcode[2] => Equal4.IN3
opcode[2] => Equal5.IN0
opcode[2] => Equal6.IN0
opcode[2] => Equal7.IN2
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal3.IN0
opcode[3] => Equal4.IN0
opcode[3] => Equal5.IN3
opcode[3] => Equal6.IN2
opcode[3] => Equal7.IN0
which_reg[0] => output_temp[0].DATAA
which_reg[1] => output_temp[1].DATAA
which_reg[2] => output_temp[2].DATAA
R1[0] => output_temp[0].DATAB
R1[1] => output_temp[1].DATAB
R1[2] => output_temp[2].DATAB
R2[0] => output_temp[0].DATAB
R2[1] => output_temp[1].DATAB
R2[2] => output_temp[2].DATAB
R3[0] => output_temp[0].DATAB
R3[1] => output_temp[1].DATAB
R3[2] => output_temp[2].DATAB
output[0] <= output_temp[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_temp[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_temp[2].DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|Register_file:chip_RF
R1[0] => Mux0.IN2
R1[0] => Mux1.IN2
R1[0] => Mux2.IN2
R1[0] => Mux3.IN2
R1[0] => Mux4.IN2
R1[0] => Mux5.IN2
R1[0] => Mux6.IN2
R1[0] => Mux7.IN2
R1[0] => Mux8.IN2
R1[0] => Mux9.IN2
R1[0] => Mux10.IN2
R1[0] => Mux11.IN2
R1[0] => Mux12.IN2
R1[0] => Mux13.IN2
R1[0] => Mux14.IN2
R1[0] => Mux15.IN2
R1[1] => Mux0.IN1
R1[1] => Mux1.IN1
R1[1] => Mux2.IN1
R1[1] => Mux3.IN1
R1[1] => Mux4.IN1
R1[1] => Mux5.IN1
R1[1] => Mux6.IN1
R1[1] => Mux7.IN1
R1[1] => Mux8.IN1
R1[1] => Mux9.IN1
R1[1] => Mux10.IN1
R1[1] => Mux11.IN1
R1[1] => Mux12.IN1
R1[1] => Mux13.IN1
R1[1] => Mux14.IN1
R1[1] => Mux15.IN1
R1[2] => Mux0.IN0
R1[2] => Mux1.IN0
R1[2] => Mux2.IN0
R1[2] => Mux3.IN0
R1[2] => Mux4.IN0
R1[2] => Mux5.IN0
R1[2] => Mux6.IN0
R1[2] => Mux7.IN0
R1[2] => Mux8.IN0
R1[2] => Mux9.IN0
R1[2] => Mux10.IN0
R1[2] => Mux11.IN0
R1[2] => Mux12.IN0
R1[2] => Mux13.IN0
R1[2] => Mux14.IN0
R1[2] => Mux15.IN0
R2[0] => Mux16.IN2
R2[0] => Mux17.IN2
R2[0] => Mux18.IN2
R2[0] => Mux19.IN2
R2[0] => Mux20.IN2
R2[0] => Mux21.IN2
R2[0] => Mux22.IN2
R2[0] => Mux23.IN2
R2[0] => Mux24.IN2
R2[0] => Mux25.IN2
R2[0] => Mux26.IN2
R2[0] => Mux27.IN2
R2[0] => Mux28.IN2
R2[0] => Mux29.IN2
R2[0] => Mux30.IN2
R2[0] => Mux31.IN2
R2[1] => Mux16.IN1
R2[1] => Mux17.IN1
R2[1] => Mux18.IN1
R2[1] => Mux19.IN1
R2[1] => Mux20.IN1
R2[1] => Mux21.IN1
R2[1] => Mux22.IN1
R2[1] => Mux23.IN1
R2[1] => Mux24.IN1
R2[1] => Mux25.IN1
R2[1] => Mux26.IN1
R2[1] => Mux27.IN1
R2[1] => Mux28.IN1
R2[1] => Mux29.IN1
R2[1] => Mux30.IN1
R2[1] => Mux31.IN1
R2[2] => Mux16.IN0
R2[2] => Mux17.IN0
R2[2] => Mux18.IN0
R2[2] => Mux19.IN0
R2[2] => Mux20.IN0
R2[2] => Mux21.IN0
R2[2] => Mux22.IN0
R2[2] => Mux23.IN0
R2[2] => Mux24.IN0
R2[2] => Mux25.IN0
R2[2] => Mux26.IN0
R2[2] => Mux27.IN0
R2[2] => Mux28.IN0
R2[2] => Mux29.IN0
R2[2] => Mux30.IN0
R2[2] => Mux31.IN0
R3[0] => Decoder0.IN2
R3[1] => Decoder0.IN1
R3[2] => Decoder0.IN0
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R1_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_read => out_R2_temp.OUTPUTSELECT
reg_write => out_R2_temp[0].ENA
reg_write => out_R2_temp[1].ENA
reg_write => out_R2_temp[2].ENA
reg_write => out_R2_temp[3].ENA
reg_write => out_R2_temp[4].ENA
reg_write => out_R2_temp[5].ENA
reg_write => out_R2_temp[6].ENA
reg_write => out_R2_temp[7].ENA
reg_write => out_R2_temp[8].ENA
reg_write => out_R2_temp[9].ENA
reg_write => out_R2_temp[10].ENA
reg_write => out_R2_temp[11].ENA
reg_write => out_R2_temp[12].ENA
reg_write => out_R2_temp[13].ENA
reg_write => out_R2_temp[14].ENA
reg_write => out_R2_temp[15].ENA
reg_write => out_R1_temp[0].ENA
reg_write => out_R1_temp[1].ENA
reg_write => out_R1_temp[2].ENA
reg_write => out_R1_temp[3].ENA
reg_write => out_R1_temp[4].ENA
reg_write => out_R1_temp[5].ENA
reg_write => out_R1_temp[6].ENA
reg_write => out_R1_temp[7].ENA
reg_write => out_R1_temp[8].ENA
reg_write => out_R1_temp[9].ENA
reg_write => out_R1_temp[10].ENA
reg_write => out_R1_temp[11].ENA
reg_write => out_R1_temp[12].ENA
reg_write => out_R1_temp[13].ENA
reg_write => out_R1_temp[14].ENA
reg_write => out_R1_temp[15].ENA
reg_write => registers[0][0].ENA
reg_write => registers[0][1].ENA
reg_write => registers[0][2].ENA
reg_write => registers[0][3].ENA
reg_write => registers[0][4].ENA
reg_write => registers[0][5].ENA
reg_write => registers[0][6].ENA
reg_write => registers[0][7].ENA
reg_write => registers[0][8].ENA
reg_write => registers[0][9].ENA
reg_write => registers[0][10].ENA
reg_write => registers[0][11].ENA
reg_write => registers[0][12].ENA
reg_write => registers[0][13].ENA
reg_write => registers[0][14].ENA
reg_write => registers[0][15].ENA
reg_write => registers[1][0].ENA
reg_write => registers[1][1].ENA
reg_write => registers[1][2].ENA
reg_write => registers[1][3].ENA
reg_write => registers[1][4].ENA
reg_write => registers[1][5].ENA
reg_write => registers[1][6].ENA
reg_write => registers[1][7].ENA
reg_write => registers[1][8].ENA
reg_write => registers[1][9].ENA
reg_write => registers[1][10].ENA
reg_write => registers[1][11].ENA
reg_write => registers[1][12].ENA
reg_write => registers[1][13].ENA
reg_write => registers[1][14].ENA
reg_write => registers[1][15].ENA
reg_write => registers[2][0].ENA
reg_write => registers[2][1].ENA
reg_write => registers[2][2].ENA
reg_write => registers[2][3].ENA
reg_write => registers[2][4].ENA
reg_write => registers[2][5].ENA
reg_write => registers[2][6].ENA
reg_write => registers[2][7].ENA
reg_write => registers[2][8].ENA
reg_write => registers[2][9].ENA
reg_write => registers[2][10].ENA
reg_write => registers[2][11].ENA
reg_write => registers[2][12].ENA
reg_write => registers[2][13].ENA
reg_write => registers[2][14].ENA
reg_write => registers[2][15].ENA
reg_write => registers[3][0].ENA
reg_write => registers[3][1].ENA
reg_write => registers[3][2].ENA
reg_write => registers[3][3].ENA
reg_write => registers[3][4].ENA
reg_write => registers[3][5].ENA
reg_write => registers[3][6].ENA
reg_write => registers[3][7].ENA
reg_write => registers[3][8].ENA
reg_write => registers[3][9].ENA
reg_write => registers[3][10].ENA
reg_write => registers[3][11].ENA
reg_write => registers[3][12].ENA
reg_write => registers[3][13].ENA
reg_write => registers[3][14].ENA
reg_write => registers[3][15].ENA
reg_write => registers[4][0].ENA
reg_write => registers[4][1].ENA
reg_write => registers[4][2].ENA
reg_write => registers[4][3].ENA
reg_write => registers[4][4].ENA
reg_write => registers[4][5].ENA
reg_write => registers[4][6].ENA
reg_write => registers[4][7].ENA
reg_write => registers[4][8].ENA
reg_write => registers[4][9].ENA
reg_write => registers[4][10].ENA
reg_write => registers[4][11].ENA
reg_write => registers[4][12].ENA
reg_write => registers[4][13].ENA
reg_write => registers[4][14].ENA
reg_write => registers[4][15].ENA
reg_write => registers[5][0].ENA
reg_write => registers[5][1].ENA
reg_write => registers[5][2].ENA
reg_write => registers[5][3].ENA
reg_write => registers[5][4].ENA
reg_write => registers[5][5].ENA
reg_write => registers[5][6].ENA
reg_write => registers[5][7].ENA
reg_write => registers[5][8].ENA
reg_write => registers[5][9].ENA
reg_write => registers[5][10].ENA
reg_write => registers[5][11].ENA
reg_write => registers[5][12].ENA
reg_write => registers[5][13].ENA
reg_write => registers[5][14].ENA
reg_write => registers[5][15].ENA
reg_write => registers[6][0].ENA
reg_write => registers[6][1].ENA
reg_write => registers[6][2].ENA
reg_write => registers[6][3].ENA
reg_write => registers[6][4].ENA
reg_write => registers[6][5].ENA
reg_write => registers[6][6].ENA
reg_write => registers[6][7].ENA
reg_write => registers[6][8].ENA
reg_write => registers[6][9].ENA
reg_write => registers[6][10].ENA
reg_write => registers[6][11].ENA
reg_write => registers[6][12].ENA
reg_write => registers[6][13].ENA
reg_write => registers[6][14].ENA
reg_write => registers[6][15].ENA
reg_write => registers[7][0].ENA
reg_write => registers[7][1].ENA
reg_write => registers[7][2].ENA
reg_write => registers[7][3].ENA
reg_write => registers[7][4].ENA
reg_write => registers[7][5].ENA
reg_write => registers[7][6].ENA
reg_write => registers[7][7].ENA
reg_write => registers[7][8].ENA
reg_write => registers[7][9].ENA
reg_write => registers[7][10].ENA
reg_write => registers[7][11].ENA
reg_write => registers[7][12].ENA
reg_write => registers[7][13].ENA
reg_write => registers[7][14].ENA
reg_write => registers[7][15].ENA
data_write[0] => registers.DATAB
data_write[0] => registers.DATAB
data_write[0] => registers.DATAB
data_write[0] => registers.DATAB
data_write[0] => registers.DATAB
data_write[0] => registers.DATAB
data_write[0] => registers.DATAB
data_write[0] => registers.DATAB
data_write[1] => registers.DATAB
data_write[1] => registers.DATAB
data_write[1] => registers.DATAB
data_write[1] => registers.DATAB
data_write[1] => registers.DATAB
data_write[1] => registers.DATAB
data_write[1] => registers.DATAB
data_write[1] => registers.DATAB
data_write[2] => registers.DATAB
data_write[2] => registers.DATAB
data_write[2] => registers.DATAB
data_write[2] => registers.DATAB
data_write[2] => registers.DATAB
data_write[2] => registers.DATAB
data_write[2] => registers.DATAB
data_write[2] => registers.DATAB
data_write[3] => registers.DATAB
data_write[3] => registers.DATAB
data_write[3] => registers.DATAB
data_write[3] => registers.DATAB
data_write[3] => registers.DATAB
data_write[3] => registers.DATAB
data_write[3] => registers.DATAB
data_write[3] => registers.DATAB
data_write[4] => registers.DATAB
data_write[4] => registers.DATAB
data_write[4] => registers.DATAB
data_write[4] => registers.DATAB
data_write[4] => registers.DATAB
data_write[4] => registers.DATAB
data_write[4] => registers.DATAB
data_write[4] => registers.DATAB
data_write[5] => registers.DATAB
data_write[5] => registers.DATAB
data_write[5] => registers.DATAB
data_write[5] => registers.DATAB
data_write[5] => registers.DATAB
data_write[5] => registers.DATAB
data_write[5] => registers.DATAB
data_write[5] => registers.DATAB
data_write[6] => registers.DATAB
data_write[6] => registers.DATAB
data_write[6] => registers.DATAB
data_write[6] => registers.DATAB
data_write[6] => registers.DATAB
data_write[6] => registers.DATAB
data_write[6] => registers.DATAB
data_write[6] => registers.DATAB
data_write[7] => registers.DATAB
data_write[7] => registers.DATAB
data_write[7] => registers.DATAB
data_write[7] => registers.DATAB
data_write[7] => registers.DATAB
data_write[7] => registers.DATAB
data_write[7] => registers.DATAB
data_write[7] => registers.DATAB
data_write[8] => registers.DATAB
data_write[8] => registers.DATAB
data_write[8] => registers.DATAB
data_write[8] => registers.DATAB
data_write[8] => registers.DATAB
data_write[8] => registers.DATAB
data_write[8] => registers.DATAB
data_write[8] => registers.DATAB
data_write[9] => registers.DATAB
data_write[9] => registers.DATAB
data_write[9] => registers.DATAB
data_write[9] => registers.DATAB
data_write[9] => registers.DATAB
data_write[9] => registers.DATAB
data_write[9] => registers.DATAB
data_write[9] => registers.DATAB
data_write[10] => registers.DATAB
data_write[10] => registers.DATAB
data_write[10] => registers.DATAB
data_write[10] => registers.DATAB
data_write[10] => registers.DATAB
data_write[10] => registers.DATAB
data_write[10] => registers.DATAB
data_write[10] => registers.DATAB
data_write[11] => registers.DATAB
data_write[11] => registers.DATAB
data_write[11] => registers.DATAB
data_write[11] => registers.DATAB
data_write[11] => registers.DATAB
data_write[11] => registers.DATAB
data_write[11] => registers.DATAB
data_write[11] => registers.DATAB
data_write[12] => registers.DATAB
data_write[12] => registers.DATAB
data_write[12] => registers.DATAB
data_write[12] => registers.DATAB
data_write[12] => registers.DATAB
data_write[12] => registers.DATAB
data_write[12] => registers.DATAB
data_write[12] => registers.DATAB
data_write[13] => registers.DATAB
data_write[13] => registers.DATAB
data_write[13] => registers.DATAB
data_write[13] => registers.DATAB
data_write[13] => registers.DATAB
data_write[13] => registers.DATAB
data_write[13] => registers.DATAB
data_write[13] => registers.DATAB
data_write[14] => registers.DATAB
data_write[14] => registers.DATAB
data_write[14] => registers.DATAB
data_write[14] => registers.DATAB
data_write[14] => registers.DATAB
data_write[14] => registers.DATAB
data_write[14] => registers.DATAB
data_write[14] => registers.DATAB
data_write[15] => registers.DATAB
data_write[15] => registers.DATAB
data_write[15] => registers.DATAB
data_write[15] => registers.DATAB
data_write[15] => registers.DATAB
data_write[15] => registers.DATAB
data_write[15] => registers.DATAB
data_write[15] => registers.DATAB
out_R1[0] <= out_R1_temp[0].DB_MAX_OUTPUT_PORT_TYPE
out_R1[1] <= out_R1_temp[1].DB_MAX_OUTPUT_PORT_TYPE
out_R1[2] <= out_R1_temp[2].DB_MAX_OUTPUT_PORT_TYPE
out_R1[3] <= out_R1_temp[3].DB_MAX_OUTPUT_PORT_TYPE
out_R1[4] <= out_R1_temp[4].DB_MAX_OUTPUT_PORT_TYPE
out_R1[5] <= out_R1_temp[5].DB_MAX_OUTPUT_PORT_TYPE
out_R1[6] <= out_R1_temp[6].DB_MAX_OUTPUT_PORT_TYPE
out_R1[7] <= out_R1_temp[7].DB_MAX_OUTPUT_PORT_TYPE
out_R1[8] <= out_R1_temp[8].DB_MAX_OUTPUT_PORT_TYPE
out_R1[9] <= out_R1_temp[9].DB_MAX_OUTPUT_PORT_TYPE
out_R1[10] <= out_R1_temp[10].DB_MAX_OUTPUT_PORT_TYPE
out_R1[11] <= out_R1_temp[11].DB_MAX_OUTPUT_PORT_TYPE
out_R1[12] <= out_R1_temp[12].DB_MAX_OUTPUT_PORT_TYPE
out_R1[13] <= out_R1_temp[13].DB_MAX_OUTPUT_PORT_TYPE
out_R1[14] <= out_R1_temp[14].DB_MAX_OUTPUT_PORT_TYPE
out_R1[15] <= out_R1_temp[15].DB_MAX_OUTPUT_PORT_TYPE
out_R2[0] <= out_R2_temp[0].DB_MAX_OUTPUT_PORT_TYPE
out_R2[1] <= out_R2_temp[1].DB_MAX_OUTPUT_PORT_TYPE
out_R2[2] <= out_R2_temp[2].DB_MAX_OUTPUT_PORT_TYPE
out_R2[3] <= out_R2_temp[3].DB_MAX_OUTPUT_PORT_TYPE
out_R2[4] <= out_R2_temp[4].DB_MAX_OUTPUT_PORT_TYPE
out_R2[5] <= out_R2_temp[5].DB_MAX_OUTPUT_PORT_TYPE
out_R2[6] <= out_R2_temp[6].DB_MAX_OUTPUT_PORT_TYPE
out_R2[7] <= out_R2_temp[7].DB_MAX_OUTPUT_PORT_TYPE
out_R2[8] <= out_R2_temp[8].DB_MAX_OUTPUT_PORT_TYPE
out_R2[9] <= out_R2_temp[9].DB_MAX_OUTPUT_PORT_TYPE
out_R2[10] <= out_R2_temp[10].DB_MAX_OUTPUT_PORT_TYPE
out_R2[11] <= out_R2_temp[11].DB_MAX_OUTPUT_PORT_TYPE
out_R2[12] <= out_R2_temp[12].DB_MAX_OUTPUT_PORT_TYPE
out_R2[13] <= out_R2_temp[13].DB_MAX_OUTPUT_PORT_TYPE
out_R2[14] <= out_R2_temp[14].DB_MAX_OUTPUT_PORT_TYPE
out_R2[15] <= out_R2_temp[15].DB_MAX_OUTPUT_PORT_TYPE
reg_0[0] <= registers[0][0].DB_MAX_OUTPUT_PORT_TYPE
reg_0[1] <= registers[0][1].DB_MAX_OUTPUT_PORT_TYPE
reg_0[2] <= registers[0][2].DB_MAX_OUTPUT_PORT_TYPE
reg_0[3] <= registers[0][3].DB_MAX_OUTPUT_PORT_TYPE
reg_0[4] <= registers[0][4].DB_MAX_OUTPUT_PORT_TYPE
reg_0[5] <= registers[0][5].DB_MAX_OUTPUT_PORT_TYPE
reg_0[6] <= registers[0][6].DB_MAX_OUTPUT_PORT_TYPE
reg_0[7] <= registers[0][7].DB_MAX_OUTPUT_PORT_TYPE
reg_0[8] <= registers[0][8].DB_MAX_OUTPUT_PORT_TYPE
reg_0[9] <= registers[0][9].DB_MAX_OUTPUT_PORT_TYPE
reg_0[10] <= registers[0][10].DB_MAX_OUTPUT_PORT_TYPE
reg_0[11] <= registers[0][11].DB_MAX_OUTPUT_PORT_TYPE
reg_0[12] <= registers[0][12].DB_MAX_OUTPUT_PORT_TYPE
reg_0[13] <= registers[0][13].DB_MAX_OUTPUT_PORT_TYPE
reg_0[14] <= registers[0][14].DB_MAX_OUTPUT_PORT_TYPE
reg_0[15] <= registers[0][15].DB_MAX_OUTPUT_PORT_TYPE
reg_1[0] <= registers[1][0].DB_MAX_OUTPUT_PORT_TYPE
reg_1[1] <= registers[1][1].DB_MAX_OUTPUT_PORT_TYPE
reg_1[2] <= registers[1][2].DB_MAX_OUTPUT_PORT_TYPE
reg_1[3] <= registers[1][3].DB_MAX_OUTPUT_PORT_TYPE
reg_1[4] <= registers[1][4].DB_MAX_OUTPUT_PORT_TYPE
reg_1[5] <= registers[1][5].DB_MAX_OUTPUT_PORT_TYPE
reg_1[6] <= registers[1][6].DB_MAX_OUTPUT_PORT_TYPE
reg_1[7] <= registers[1][7].DB_MAX_OUTPUT_PORT_TYPE
reg_1[8] <= registers[1][8].DB_MAX_OUTPUT_PORT_TYPE
reg_1[9] <= registers[1][9].DB_MAX_OUTPUT_PORT_TYPE
reg_1[10] <= registers[1][10].DB_MAX_OUTPUT_PORT_TYPE
reg_1[11] <= registers[1][11].DB_MAX_OUTPUT_PORT_TYPE
reg_1[12] <= registers[1][12].DB_MAX_OUTPUT_PORT_TYPE
reg_1[13] <= registers[1][13].DB_MAX_OUTPUT_PORT_TYPE
reg_1[14] <= registers[1][14].DB_MAX_OUTPUT_PORT_TYPE
reg_1[15] <= registers[1][15].DB_MAX_OUTPUT_PORT_TYPE
reg_2[0] <= registers[2][0].DB_MAX_OUTPUT_PORT_TYPE
reg_2[1] <= registers[2][1].DB_MAX_OUTPUT_PORT_TYPE
reg_2[2] <= registers[2][2].DB_MAX_OUTPUT_PORT_TYPE
reg_2[3] <= registers[2][3].DB_MAX_OUTPUT_PORT_TYPE
reg_2[4] <= registers[2][4].DB_MAX_OUTPUT_PORT_TYPE
reg_2[5] <= registers[2][5].DB_MAX_OUTPUT_PORT_TYPE
reg_2[6] <= registers[2][6].DB_MAX_OUTPUT_PORT_TYPE
reg_2[7] <= registers[2][7].DB_MAX_OUTPUT_PORT_TYPE
reg_2[8] <= registers[2][8].DB_MAX_OUTPUT_PORT_TYPE
reg_2[9] <= registers[2][9].DB_MAX_OUTPUT_PORT_TYPE
reg_2[10] <= registers[2][10].DB_MAX_OUTPUT_PORT_TYPE
reg_2[11] <= registers[2][11].DB_MAX_OUTPUT_PORT_TYPE
reg_2[12] <= registers[2][12].DB_MAX_OUTPUT_PORT_TYPE
reg_2[13] <= registers[2][13].DB_MAX_OUTPUT_PORT_TYPE
reg_2[14] <= registers[2][14].DB_MAX_OUTPUT_PORT_TYPE
reg_2[15] <= registers[2][15].DB_MAX_OUTPUT_PORT_TYPE
reg_3[0] <= registers[3][0].DB_MAX_OUTPUT_PORT_TYPE
reg_3[1] <= registers[3][1].DB_MAX_OUTPUT_PORT_TYPE
reg_3[2] <= registers[3][2].DB_MAX_OUTPUT_PORT_TYPE
reg_3[3] <= registers[3][3].DB_MAX_OUTPUT_PORT_TYPE
reg_3[4] <= registers[3][4].DB_MAX_OUTPUT_PORT_TYPE
reg_3[5] <= registers[3][5].DB_MAX_OUTPUT_PORT_TYPE
reg_3[6] <= registers[3][6].DB_MAX_OUTPUT_PORT_TYPE
reg_3[7] <= registers[3][7].DB_MAX_OUTPUT_PORT_TYPE
reg_3[8] <= registers[3][8].DB_MAX_OUTPUT_PORT_TYPE
reg_3[9] <= registers[3][9].DB_MAX_OUTPUT_PORT_TYPE
reg_3[10] <= registers[3][10].DB_MAX_OUTPUT_PORT_TYPE
reg_3[11] <= registers[3][11].DB_MAX_OUTPUT_PORT_TYPE
reg_3[12] <= registers[3][12].DB_MAX_OUTPUT_PORT_TYPE
reg_3[13] <= registers[3][13].DB_MAX_OUTPUT_PORT_TYPE
reg_3[14] <= registers[3][14].DB_MAX_OUTPUT_PORT_TYPE
reg_3[15] <= registers[3][15].DB_MAX_OUTPUT_PORT_TYPE
reg_4[0] <= registers[4][0].DB_MAX_OUTPUT_PORT_TYPE
reg_4[1] <= registers[4][1].DB_MAX_OUTPUT_PORT_TYPE
reg_4[2] <= registers[4][2].DB_MAX_OUTPUT_PORT_TYPE
reg_4[3] <= registers[4][3].DB_MAX_OUTPUT_PORT_TYPE
reg_4[4] <= registers[4][4].DB_MAX_OUTPUT_PORT_TYPE
reg_4[5] <= registers[4][5].DB_MAX_OUTPUT_PORT_TYPE
reg_4[6] <= registers[4][6].DB_MAX_OUTPUT_PORT_TYPE
reg_4[7] <= registers[4][7].DB_MAX_OUTPUT_PORT_TYPE
reg_4[8] <= registers[4][8].DB_MAX_OUTPUT_PORT_TYPE
reg_4[9] <= registers[4][9].DB_MAX_OUTPUT_PORT_TYPE
reg_4[10] <= registers[4][10].DB_MAX_OUTPUT_PORT_TYPE
reg_4[11] <= registers[4][11].DB_MAX_OUTPUT_PORT_TYPE
reg_4[12] <= registers[4][12].DB_MAX_OUTPUT_PORT_TYPE
reg_4[13] <= registers[4][13].DB_MAX_OUTPUT_PORT_TYPE
reg_4[14] <= registers[4][14].DB_MAX_OUTPUT_PORT_TYPE
reg_4[15] <= registers[4][15].DB_MAX_OUTPUT_PORT_TYPE
reg_5[0] <= registers[5][0].DB_MAX_OUTPUT_PORT_TYPE
reg_5[1] <= registers[5][1].DB_MAX_OUTPUT_PORT_TYPE
reg_5[2] <= registers[5][2].DB_MAX_OUTPUT_PORT_TYPE
reg_5[3] <= registers[5][3].DB_MAX_OUTPUT_PORT_TYPE
reg_5[4] <= registers[5][4].DB_MAX_OUTPUT_PORT_TYPE
reg_5[5] <= registers[5][5].DB_MAX_OUTPUT_PORT_TYPE
reg_5[6] <= registers[5][6].DB_MAX_OUTPUT_PORT_TYPE
reg_5[7] <= registers[5][7].DB_MAX_OUTPUT_PORT_TYPE
reg_5[8] <= registers[5][8].DB_MAX_OUTPUT_PORT_TYPE
reg_5[9] <= registers[5][9].DB_MAX_OUTPUT_PORT_TYPE
reg_5[10] <= registers[5][10].DB_MAX_OUTPUT_PORT_TYPE
reg_5[11] <= registers[5][11].DB_MAX_OUTPUT_PORT_TYPE
reg_5[12] <= registers[5][12].DB_MAX_OUTPUT_PORT_TYPE
reg_5[13] <= registers[5][13].DB_MAX_OUTPUT_PORT_TYPE
reg_5[14] <= registers[5][14].DB_MAX_OUTPUT_PORT_TYPE
reg_5[15] <= registers[5][15].DB_MAX_OUTPUT_PORT_TYPE
reg_6[0] <= registers[6][0].DB_MAX_OUTPUT_PORT_TYPE
reg_6[1] <= registers[6][1].DB_MAX_OUTPUT_PORT_TYPE
reg_6[2] <= registers[6][2].DB_MAX_OUTPUT_PORT_TYPE
reg_6[3] <= registers[6][3].DB_MAX_OUTPUT_PORT_TYPE
reg_6[4] <= registers[6][4].DB_MAX_OUTPUT_PORT_TYPE
reg_6[5] <= registers[6][5].DB_MAX_OUTPUT_PORT_TYPE
reg_6[6] <= registers[6][6].DB_MAX_OUTPUT_PORT_TYPE
reg_6[7] <= registers[6][7].DB_MAX_OUTPUT_PORT_TYPE
reg_6[8] <= registers[6][8].DB_MAX_OUTPUT_PORT_TYPE
reg_6[9] <= registers[6][9].DB_MAX_OUTPUT_PORT_TYPE
reg_6[10] <= registers[6][10].DB_MAX_OUTPUT_PORT_TYPE
reg_6[11] <= registers[6][11].DB_MAX_OUTPUT_PORT_TYPE
reg_6[12] <= registers[6][12].DB_MAX_OUTPUT_PORT_TYPE
reg_6[13] <= registers[6][13].DB_MAX_OUTPUT_PORT_TYPE
reg_6[14] <= registers[6][14].DB_MAX_OUTPUT_PORT_TYPE
reg_6[15] <= registers[6][15].DB_MAX_OUTPUT_PORT_TYPE
reg_7[0] <= registers[7][0].DB_MAX_OUTPUT_PORT_TYPE
reg_7[1] <= registers[7][1].DB_MAX_OUTPUT_PORT_TYPE
reg_7[2] <= registers[7][2].DB_MAX_OUTPUT_PORT_TYPE
reg_7[3] <= registers[7][3].DB_MAX_OUTPUT_PORT_TYPE
reg_7[4] <= registers[7][4].DB_MAX_OUTPUT_PORT_TYPE
reg_7[5] <= registers[7][5].DB_MAX_OUTPUT_PORT_TYPE
reg_7[6] <= registers[7][6].DB_MAX_OUTPUT_PORT_TYPE
reg_7[7] <= registers[7][7].DB_MAX_OUTPUT_PORT_TYPE
reg_7[8] <= registers[7][8].DB_MAX_OUTPUT_PORT_TYPE
reg_7[9] <= registers[7][9].DB_MAX_OUTPUT_PORT_TYPE
reg_7[10] <= registers[7][10].DB_MAX_OUTPUT_PORT_TYPE
reg_7[11] <= registers[7][11].DB_MAX_OUTPUT_PORT_TYPE
reg_7[12] <= registers[7][12].DB_MAX_OUTPUT_PORT_TYPE
reg_7[13] <= registers[7][13].DB_MAX_OUTPUT_PORT_TYPE
reg_7[14] <= registers[7][14].DB_MAX_OUTPUT_PORT_TYPE
reg_7[15] <= registers[7][15].DB_MAX_OUTPUT_PORT_TYPE
clk => out_R2_temp[0].CLK
clk => out_R2_temp[1].CLK
clk => out_R2_temp[2].CLK
clk => out_R2_temp[3].CLK
clk => out_R2_temp[4].CLK
clk => out_R2_temp[5].CLK
clk => out_R2_temp[6].CLK
clk => out_R2_temp[7].CLK
clk => out_R2_temp[8].CLK
clk => out_R2_temp[9].CLK
clk => out_R2_temp[10].CLK
clk => out_R2_temp[11].CLK
clk => out_R2_temp[12].CLK
clk => out_R2_temp[13].CLK
clk => out_R2_temp[14].CLK
clk => out_R2_temp[15].CLK
clk => out_R1_temp[0].CLK
clk => out_R1_temp[1].CLK
clk => out_R1_temp[2].CLK
clk => out_R1_temp[3].CLK
clk => out_R1_temp[4].CLK
clk => out_R1_temp[5].CLK
clk => out_R1_temp[6].CLK
clk => out_R1_temp[7].CLK
clk => out_R1_temp[8].CLK
clk => out_R1_temp[9].CLK
clk => out_R1_temp[10].CLK
clk => out_R1_temp[11].CLK
clk => out_R1_temp[12].CLK
clk => out_R1_temp[13].CLK
clk => out_R1_temp[14].CLK
clk => out_R1_temp[15].CLK
clk => registers[0][0].CLK
clk => registers[0][1].CLK
clk => registers[0][2].CLK
clk => registers[0][3].CLK
clk => registers[0][4].CLK
clk => registers[0][5].CLK
clk => registers[0][6].CLK
clk => registers[0][7].CLK
clk => registers[0][8].CLK
clk => registers[0][9].CLK
clk => registers[0][10].CLK
clk => registers[0][11].CLK
clk => registers[0][12].CLK
clk => registers[0][13].CLK
clk => registers[0][14].CLK
clk => registers[0][15].CLK
clk => registers[1][0].CLK
clk => registers[1][1].CLK
clk => registers[1][2].CLK
clk => registers[1][3].CLK
clk => registers[1][4].CLK
clk => registers[1][5].CLK
clk => registers[1][6].CLK
clk => registers[1][7].CLK
clk => registers[1][8].CLK
clk => registers[1][9].CLK
clk => registers[1][10].CLK
clk => registers[1][11].CLK
clk => registers[1][12].CLK
clk => registers[1][13].CLK
clk => registers[1][14].CLK
clk => registers[1][15].CLK
clk => registers[2][0].CLK
clk => registers[2][1].CLK
clk => registers[2][2].CLK
clk => registers[2][3].CLK
clk => registers[2][4].CLK
clk => registers[2][5].CLK
clk => registers[2][6].CLK
clk => registers[2][7].CLK
clk => registers[2][8].CLK
clk => registers[2][9].CLK
clk => registers[2][10].CLK
clk => registers[2][11].CLK
clk => registers[2][12].CLK
clk => registers[2][13].CLK
clk => registers[2][14].CLK
clk => registers[2][15].CLK
clk => registers[3][0].CLK
clk => registers[3][1].CLK
clk => registers[3][2].CLK
clk => registers[3][3].CLK
clk => registers[3][4].CLK
clk => registers[3][5].CLK
clk => registers[3][6].CLK
clk => registers[3][7].CLK
clk => registers[3][8].CLK
clk => registers[3][9].CLK
clk => registers[3][10].CLK
clk => registers[3][11].CLK
clk => registers[3][12].CLK
clk => registers[3][13].CLK
clk => registers[3][14].CLK
clk => registers[3][15].CLK
clk => registers[4][0].CLK
clk => registers[4][1].CLK
clk => registers[4][2].CLK
clk => registers[4][3].CLK
clk => registers[4][4].CLK
clk => registers[4][5].CLK
clk => registers[4][6].CLK
clk => registers[4][7].CLK
clk => registers[4][8].CLK
clk => registers[4][9].CLK
clk => registers[4][10].CLK
clk => registers[4][11].CLK
clk => registers[4][12].CLK
clk => registers[4][13].CLK
clk => registers[4][14].CLK
clk => registers[4][15].CLK
clk => registers[5][0].CLK
clk => registers[5][1].CLK
clk => registers[5][2].CLK
clk => registers[5][3].CLK
clk => registers[5][4].CLK
clk => registers[5][5].CLK
clk => registers[5][6].CLK
clk => registers[5][7].CLK
clk => registers[5][8].CLK
clk => registers[5][9].CLK
clk => registers[5][10].CLK
clk => registers[5][11].CLK
clk => registers[5][12].CLK
clk => registers[5][13].CLK
clk => registers[5][14].CLK
clk => registers[5][15].CLK
clk => registers[6][0].CLK
clk => registers[6][1].CLK
clk => registers[6][2].CLK
clk => registers[6][3].CLK
clk => registers[6][4].CLK
clk => registers[6][5].CLK
clk => registers[6][6].CLK
clk => registers[6][7].CLK
clk => registers[6][8].CLK
clk => registers[6][9].CLK
clk => registers[6][10].CLK
clk => registers[6][11].CLK
clk => registers[6][12].CLK
clk => registers[6][13].CLK
clk => registers[6][14].CLK
clk => registers[6][15].CLK
clk => registers[7][0].CLK
clk => registers[7][1].CLK
clk => registers[7][2].CLK
clk => registers[7][3].CLK
clk => registers[7][4].CLK
clk => registers[7][5].CLK
clk => registers[7][6].CLK
clk => registers[7][7].CLK
clk => registers[7][8].CLK
clk => registers[7][9].CLK
clk => registers[7][10].CLK
clk => registers[7][11].CLK
clk => registers[7][12].CLK
clk => registers[7][13].CLK
clk => registers[7][14].CLK
clk => registers[7][15].CLK


|RISC|Data_path:DP|RF_datain_process:chip_RF_data_in
opcode[0] => Equal0.IN3
opcode[0] => Equal1.IN2
opcode[0] => Equal2.IN3
opcode[0] => Equal3.IN2
opcode[0] => Equal4.IN3
opcode[0] => Equal5.IN2
opcode[0] => Equal6.IN1
opcode[1] => Equal0.IN2
opcode[1] => Equal1.IN3
opcode[1] => Equal2.IN2
opcode[1] => Equal3.IN1
opcode[1] => Equal4.IN1
opcode[1] => Equal5.IN1
opcode[1] => Equal6.IN3
opcode[2] => Equal0.IN1
opcode[2] => Equal1.IN1
opcode[2] => Equal2.IN1
opcode[2] => Equal3.IN0
opcode[2] => Equal4.IN0
opcode[2] => Equal5.IN3
opcode[2] => Equal6.IN2
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal3.IN3
opcode[3] => Equal4.IN2
opcode[3] => Equal5.IN0
opcode[3] => Equal6.IN0
imm9[0] => output[7].DATAB
imm9[1] => output[8].DATAB
imm9[2] => output[9].DATAB
imm9[3] => output[10].DATAB
imm9[4] => output[11].DATAB
imm9[5] => output[12].DATAB
imm9[6] => output[13].DATAB
imm9[7] => output[14].DATAB
imm9[8] => output[15].DATAB
mem_out[0] => output[0].DATAA
mem_out[1] => output[1].DATAA
mem_out[2] => output[2].DATAA
mem_out[3] => output[3].DATAA
mem_out[4] => output[4].DATAA
mem_out[5] => output[5].DATAA
mem_out[6] => output[6].DATAA
mem_out[7] => output[7].DATAA
mem_out[8] => output[8].DATAA
mem_out[9] => output[9].DATAA
mem_out[10] => output[10].DATAA
mem_out[11] => output[11].DATAA
mem_out[12] => output[12].DATAA
mem_out[13] => output[13].DATAA
mem_out[14] => output[14].DATAA
mem_out[15] => output[15].DATAA
PC[0] => output[0].DATAB
PC[1] => output[1].DATAB
PC[2] => output[2].DATAB
PC[3] => output[3].DATAB
PC[4] => output[4].DATAB
PC[5] => output[5].DATAB
PC[6] => output[6].DATAB
PC[7] => output[7].DATAB
PC[8] => output[8].DATAB
PC[9] => output[9].DATAB
PC[10] => output[10].DATAB
PC[11] => output[11].DATAB
PC[12] => output[12].DATAB
PC[13] => output[13].DATAB
PC[14] => output[14].DATAB
PC[15] => output[15].DATAB
ALU_out[0] => output[0].DATAB
ALU_out[1] => output[1].DATAB
ALU_out[2] => output[2].DATAB
ALU_out[3] => output[3].DATAB
ALU_out[4] => output[4].DATAB
ALU_out[5] => output[5].DATAB
ALU_out[6] => output[6].DATAB
ALU_out[7] => output[7].DATAB
ALU_out[8] => output[8].DATAB
ALU_out[9] => output[9].DATAB
ALU_out[10] => output[10].DATAB
ALU_out[11] => output[11].DATAB
ALU_out[12] => output[12].DATAB
ALU_out[13] => output[13].DATAB
ALU_out[14] => output[14].DATAB
ALU_out[15] => output[15].DATAB
data_RF_in[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
data_RF_in[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|Sign_extender_six:chip_sign_extender_six
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[5] => output[15].DATAIN
input[5] => output[14].DATAIN
input[5] => output[13].DATAIN
input[5] => output[12].DATAIN
input[5] => output[11].DATAIN
input[5] => output[10].DATAIN
input[5] => output[9].DATAIN
input[5] => output[8].DATAIN
input[5] => output[7].DATAIN
input[5] => output[6].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[5].DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|Sign_extender_nine:chip_sign_extender_nine
input[0] => output[0].DATAIN
input[1] => output[1].DATAIN
input[2] => output[2].DATAIN
input[3] => output[3].DATAIN
input[4] => output[4].DATAIN
input[5] => output[5].DATAIN
input[6] => output[6].DATAIN
input[7] => output[7].DATAIN
input[8] => output[8].DATAIN
input[8] => output[15].DATAIN
input[8] => output[14].DATAIN
input[8] => output[13].DATAIN
input[8] => output[12].DATAIN
input[8] => output[11].DATAIN
input[8] => output[10].DATAIN
input[8] => output[9].DATAIN
output[0] <= input[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= input[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= input[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= input[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= input[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= input[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= input[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= input[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= input[8].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= input[8].DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU_input_logic:chip_ALU_input_logic
opcode[0] => Equal0.IN1
opcode[0] => Equal2.IN2
opcode[0] => Equal3.IN3
opcode[0] => Equal4.IN2
opcode[0] => Equal5.IN3
opcode[0] => Equal6.IN2
opcode[0] => Equal7.IN3
opcode[0] => Equal8.IN1
opcode[0] => Equal9.IN3
opcode[1] => Equal0.IN0
opcode[1] => Equal2.IN1
opcode[1] => Equal3.IN2
opcode[1] => Equal4.IN3
opcode[1] => Equal5.IN2
opcode[1] => Equal6.IN1
opcode[1] => Equal7.IN1
opcode[1] => Equal8.IN3
opcode[1] => Equal9.IN2
opcode[2] => Equal0.IN3
opcode[2] => Equal2.IN0
opcode[2] => Equal3.IN1
opcode[2] => Equal4.IN1
opcode[2] => Equal5.IN1
opcode[2] => Equal6.IN3
opcode[2] => Equal7.IN2
opcode[2] => Equal8.IN2
opcode[2] => Equal9.IN1
opcode[3] => Equal0.IN2
opcode[3] => Equal2.IN3
opcode[3] => Equal3.IN0
opcode[3] => Equal4.IN0
opcode[3] => Equal5.IN0
opcode[3] => Equal6.IN0
opcode[3] => Equal7.IN0
opcode[3] => Equal8.IN0
opcode[3] => Equal9.IN0
ra[0] => Equal1.IN15
ra[0] => alu_a_store[0].DATAB
ra[0] => alu_a_store[0].DATAB
ra[1] => Equal1.IN14
ra[1] => alu_a_store[1].DATAB
ra[1] => alu_a_store[1].DATAB
ra[2] => Equal1.IN13
ra[2] => alu_a_store[2].DATAB
ra[2] => alu_a_store[2].DATAB
ra[3] => Equal1.IN12
ra[3] => alu_a_store[3].DATAB
ra[3] => alu_a_store[3].DATAB
ra[4] => Equal1.IN11
ra[4] => alu_a_store[4].DATAB
ra[4] => alu_a_store[4].DATAB
ra[5] => Equal1.IN10
ra[5] => alu_a_store[5].DATAB
ra[5] => alu_a_store[5].DATAB
ra[6] => Equal1.IN9
ra[6] => alu_a_store[6].DATAB
ra[6] => alu_a_store[6].DATAB
ra[7] => Equal1.IN8
ra[7] => alu_a_store[7].DATAB
ra[7] => alu_a_store[7].DATAB
ra[8] => Equal1.IN7
ra[8] => alu_a_store[8].DATAB
ra[8] => alu_a_store[8].DATAB
ra[9] => Equal1.IN6
ra[9] => alu_a_store[9].DATAB
ra[9] => alu_a_store[9].DATAB
ra[10] => Equal1.IN5
ra[10] => alu_a_store[10].DATAB
ra[10] => alu_a_store[10].DATAB
ra[11] => Equal1.IN4
ra[11] => alu_a_store[11].DATAB
ra[11] => alu_a_store[11].DATAB
ra[12] => Equal1.IN3
ra[12] => alu_a_store[12].DATAB
ra[12] => alu_a_store[12].DATAB
ra[13] => Equal1.IN2
ra[13] => alu_a_store[13].DATAB
ra[13] => alu_a_store[13].DATAB
ra[14] => Equal1.IN1
ra[14] => alu_a_store[14].DATAB
ra[14] => alu_a_store[14].DATAB
ra[15] => Equal1.IN0
ra[15] => alu_a_store[15].DATAB
ra[15] => alu_a_store[15].DATAB
rb[0] => Equal1.IN31
rb[0] => alu_b_store[0].DATAB
rb[0] => alu_a_store[0].DATAB
rb[1] => Equal1.IN30
rb[1] => alu_b_store[1].DATAB
rb[1] => alu_a_store[1].DATAB
rb[2] => Equal1.IN29
rb[2] => alu_b_store[2].DATAB
rb[2] => alu_a_store[2].DATAB
rb[3] => Equal1.IN28
rb[3] => alu_b_store[3].DATAB
rb[3] => alu_a_store[3].DATAB
rb[4] => Equal1.IN27
rb[4] => alu_b_store[4].DATAB
rb[4] => alu_a_store[4].DATAB
rb[5] => Equal1.IN26
rb[5] => alu_b_store[5].DATAB
rb[5] => alu_a_store[5].DATAB
rb[6] => Equal1.IN25
rb[6] => alu_b_store[6].DATAB
rb[6] => alu_a_store[6].DATAB
rb[7] => Equal1.IN24
rb[7] => alu_b_store[7].DATAB
rb[7] => alu_a_store[7].DATAB
rb[8] => Equal1.IN23
rb[8] => alu_b_store[8].DATAB
rb[8] => alu_a_store[8].DATAB
rb[9] => Equal1.IN22
rb[9] => alu_b_store[9].DATAB
rb[9] => alu_a_store[9].DATAB
rb[10] => Equal1.IN21
rb[10] => alu_b_store[10].DATAB
rb[10] => alu_a_store[10].DATAB
rb[11] => Equal1.IN20
rb[11] => alu_b_store[11].DATAB
rb[11] => alu_a_store[11].DATAB
rb[12] => Equal1.IN19
rb[12] => alu_b_store[12].DATAB
rb[12] => alu_a_store[12].DATAB
rb[13] => Equal1.IN18
rb[13] => alu_b_store[13].DATAB
rb[13] => alu_a_store[13].DATAB
rb[14] => Equal1.IN17
rb[14] => alu_b_store[14].DATAB
rb[14] => alu_a_store[14].DATAB
rb[15] => Equal1.IN16
rb[15] => alu_b_store[15].DATAB
rb[15] => alu_a_store[15].DATAB
imm6[0] => alu_b_store.DATAB
imm6[0] => alu_b_store[0].DATAB
imm6[0] => alu_b_store[0].DATAB
imm6[1] => alu_b_store.DATAB
imm6[1] => alu_b_store[1].DATAB
imm6[1] => alu_b_store[1].DATAB
imm6[2] => alu_b_store.DATAB
imm6[2] => alu_b_store[2].DATAB
imm6[2] => alu_b_store[2].DATAB
imm6[3] => alu_b_store.DATAB
imm6[3] => alu_b_store[3].DATAB
imm6[3] => alu_b_store[3].DATAB
imm6[4] => alu_b_store.DATAB
imm6[4] => alu_b_store[4].DATAB
imm6[4] => alu_b_store[4].DATAB
imm6[5] => alu_b_store.DATAB
imm6[5] => alu_b_store[5].DATAB
imm6[5] => alu_b_store[5].DATAB
imm6[6] => alu_b_store.DATAB
imm6[6] => alu_b_store[6].DATAB
imm6[6] => alu_b_store[6].DATAB
imm6[7] => alu_b_store.DATAB
imm6[7] => alu_b_store[7].DATAB
imm6[7] => alu_b_store[7].DATAB
imm6[8] => alu_b_store.DATAB
imm6[8] => alu_b_store[8].DATAB
imm6[8] => alu_b_store[8].DATAB
imm6[9] => alu_b_store.DATAB
imm6[9] => alu_b_store[9].DATAB
imm6[9] => alu_b_store[9].DATAB
imm6[10] => alu_b_store.DATAB
imm6[10] => alu_b_store[10].DATAB
imm6[10] => alu_b_store[10].DATAB
imm6[11] => alu_b_store.DATAB
imm6[11] => alu_b_store[11].DATAB
imm6[11] => alu_b_store[11].DATAB
imm6[12] => alu_b_store.DATAB
imm6[12] => alu_b_store[12].DATAB
imm6[12] => alu_b_store[12].DATAB
imm6[13] => alu_b_store.DATAB
imm6[13] => alu_b_store[13].DATAB
imm6[13] => alu_b_store[13].DATAB
imm6[14] => alu_b_store.DATAB
imm6[14] => alu_b_store[14].DATAB
imm6[14] => alu_b_store[14].DATAB
imm6[15] => alu_b_store.DATAB
imm6[15] => alu_b_store[15].DATAB
imm6[15] => alu_b_store[15].DATAB
imm9[0] => alu_b_store.DATAB
imm9[1] => alu_b_store.DATAB
imm9[2] => alu_b_store.DATAB
imm9[3] => alu_b_store.DATAB
imm9[4] => alu_b_store.DATAB
imm9[5] => alu_b_store.DATAB
imm9[6] => alu_b_store.DATAB
imm9[7] => alu_b_store.DATAB
imm9[8] => alu_b_store.DATAB
imm9[9] => alu_b_store.DATAB
imm9[10] => alu_b_store.DATAB
imm9[11] => alu_b_store.DATAB
imm9[12] => alu_b_store.DATAB
imm9[13] => alu_b_store.DATAB
imm9[14] => alu_b_store.DATAB
imm9[15] => alu_b_store.DATAB
pc[0] => alu_a_store[0].DATAB
pc[1] => alu_a_store[1].DATAB
pc[2] => alu_a_store[2].DATAB
pc[3] => alu_a_store[3].DATAB
pc[4] => alu_a_store[4].DATAB
pc[5] => alu_a_store[5].DATAB
pc[6] => alu_a_store[6].DATAB
pc[7] => alu_a_store[7].DATAB
pc[8] => alu_a_store[8].DATAB
pc[9] => alu_a_store[9].DATAB
pc[10] => alu_a_store[10].DATAB
pc[11] => alu_a_store[11].DATAB
pc[12] => alu_a_store[12].DATAB
pc[13] => alu_a_store[13].DATAB
pc[14] => alu_a_store[14].DATAB
pc[15] => alu_a_store[15].DATAB
la_sa[0] => alu_a_store[0].DATAA
la_sa[1] => alu_a_store[1].DATAA
la_sa[2] => alu_a_store[2].DATAA
la_sa[3] => alu_a_store[3].DATAA
la_sa[4] => alu_a_store[4].DATAA
la_sa[5] => alu_a_store[5].DATAA
la_sa[6] => alu_a_store[6].DATAA
la_sa[7] => alu_a_store[7].DATAA
la_sa[8] => alu_a_store[8].DATAA
la_sa[9] => alu_a_store[9].DATAA
la_sa[10] => alu_a_store[10].DATAA
la_sa[11] => alu_a_store[11].DATAA
la_sa[12] => alu_a_store[12].DATAA
la_sa[13] => alu_a_store[13].DATAA
la_sa[14] => alu_a_store[14].DATAA
la_sa[15] => alu_a_store[15].DATAA
pc_update => to_nand_store.OUTPUTSELECT
pc_update => alu_b_store[0].OUTPUTSELECT
pc_update => alu_b_store[1].OUTPUTSELECT
pc_update => alu_b_store[2].OUTPUTSELECT
pc_update => alu_b_store[3].OUTPUTSELECT
pc_update => alu_b_store[4].OUTPUTSELECT
pc_update => alu_b_store[5].OUTPUTSELECT
pc_update => alu_b_store[6].OUTPUTSELECT
pc_update => alu_b_store[7].OUTPUTSELECT
pc_update => alu_b_store[8].OUTPUTSELECT
pc_update => alu_b_store[9].OUTPUTSELECT
pc_update => alu_b_store[10].OUTPUTSELECT
pc_update => alu_b_store[11].OUTPUTSELECT
pc_update => alu_b_store[12].OUTPUTSELECT
pc_update => alu_b_store[13].OUTPUTSELECT
pc_update => alu_b_store[14].OUTPUTSELECT
pc_update => alu_b_store[15].OUTPUTSELECT
pc_update => alu_a_store[0].OUTPUTSELECT
pc_update => alu_a_store[1].OUTPUTSELECT
pc_update => alu_a_store[2].OUTPUTSELECT
pc_update => alu_a_store[3].OUTPUTSELECT
pc_update => alu_a_store[4].OUTPUTSELECT
pc_update => alu_a_store[5].OUTPUTSELECT
pc_update => alu_a_store[6].OUTPUTSELECT
pc_update => alu_a_store[7].OUTPUTSELECT
pc_update => alu_a_store[8].OUTPUTSELECT
pc_update => alu_a_store[9].OUTPUTSELECT
pc_update => alu_a_store[10].OUTPUTSELECT
pc_update => alu_a_store[11].OUTPUTSELECT
pc_update => alu_a_store[12].OUTPUTSELECT
pc_update => alu_a_store[13].OUTPUTSELECT
pc_update => alu_a_store[14].OUTPUTSELECT
pc_update => alu_a_store[15].OUTPUTSELECT
pc_update => alu_a_store[15].IN1
alu_a[0] <= alu_a_store[0].DB_MAX_OUTPUT_PORT_TYPE
alu_a[1] <= alu_a_store[1].DB_MAX_OUTPUT_PORT_TYPE
alu_a[2] <= alu_a_store[2].DB_MAX_OUTPUT_PORT_TYPE
alu_a[3] <= alu_a_store[3].DB_MAX_OUTPUT_PORT_TYPE
alu_a[4] <= alu_a_store[4].DB_MAX_OUTPUT_PORT_TYPE
alu_a[5] <= alu_a_store[5].DB_MAX_OUTPUT_PORT_TYPE
alu_a[6] <= alu_a_store[6].DB_MAX_OUTPUT_PORT_TYPE
alu_a[7] <= alu_a_store[7].DB_MAX_OUTPUT_PORT_TYPE
alu_a[8] <= alu_a_store[8].DB_MAX_OUTPUT_PORT_TYPE
alu_a[9] <= alu_a_store[9].DB_MAX_OUTPUT_PORT_TYPE
alu_a[10] <= alu_a_store[10].DB_MAX_OUTPUT_PORT_TYPE
alu_a[11] <= alu_a_store[11].DB_MAX_OUTPUT_PORT_TYPE
alu_a[12] <= alu_a_store[12].DB_MAX_OUTPUT_PORT_TYPE
alu_a[13] <= alu_a_store[13].DB_MAX_OUTPUT_PORT_TYPE
alu_a[14] <= alu_a_store[14].DB_MAX_OUTPUT_PORT_TYPE
alu_a[15] <= alu_a_store[15].DB_MAX_OUTPUT_PORT_TYPE
alu_b[0] <= alu_b_store[0].DB_MAX_OUTPUT_PORT_TYPE
alu_b[1] <= alu_b_store[1].DB_MAX_OUTPUT_PORT_TYPE
alu_b[2] <= alu_b_store[2].DB_MAX_OUTPUT_PORT_TYPE
alu_b[3] <= alu_b_store[3].DB_MAX_OUTPUT_PORT_TYPE
alu_b[4] <= alu_b_store[4].DB_MAX_OUTPUT_PORT_TYPE
alu_b[5] <= alu_b_store[5].DB_MAX_OUTPUT_PORT_TYPE
alu_b[6] <= alu_b_store[6].DB_MAX_OUTPUT_PORT_TYPE
alu_b[7] <= alu_b_store[7].DB_MAX_OUTPUT_PORT_TYPE
alu_b[8] <= alu_b_store[8].DB_MAX_OUTPUT_PORT_TYPE
alu_b[9] <= alu_b_store[9].DB_MAX_OUTPUT_PORT_TYPE
alu_b[10] <= alu_b_store[10].DB_MAX_OUTPUT_PORT_TYPE
alu_b[11] <= alu_b_store[11].DB_MAX_OUTPUT_PORT_TYPE
alu_b[12] <= alu_b_store[12].DB_MAX_OUTPUT_PORT_TYPE
alu_b[13] <= alu_b_store[13].DB_MAX_OUTPUT_PORT_TYPE
alu_b[14] <= alu_b_store[14].DB_MAX_OUTPUT_PORT_TYPE
alu_b[15] <= alu_b_store[15].DB_MAX_OUTPUT_PORT_TYPE
to_nand <= to_nand_store.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU
clk => ~NO_FANOUT~
in1[0] => process_0.IN1
in1[0] => SixteenbitKogStonAddSub:ADD.a[0]
in1[0] => last_in1[0].DATAIN
in1[0] => SixteenbitNAND:NAND_map.a[0]
in1[1] => process_0.IN1
in1[1] => SixteenbitKogStonAddSub:ADD.a[1]
in1[1] => last_in1[1].DATAIN
in1[1] => SixteenbitNAND:NAND_map.a[1]
in1[2] => process_0.IN1
in1[2] => SixteenbitKogStonAddSub:ADD.a[2]
in1[2] => last_in1[2].DATAIN
in1[2] => SixteenbitNAND:NAND_map.a[2]
in1[3] => process_0.IN1
in1[3] => SixteenbitKogStonAddSub:ADD.a[3]
in1[3] => last_in1[3].DATAIN
in1[3] => SixteenbitNAND:NAND_map.a[3]
in1[4] => process_0.IN1
in1[4] => SixteenbitKogStonAddSub:ADD.a[4]
in1[4] => last_in1[4].DATAIN
in1[4] => SixteenbitNAND:NAND_map.a[4]
in1[5] => process_0.IN1
in1[5] => SixteenbitKogStonAddSub:ADD.a[5]
in1[5] => last_in1[5].DATAIN
in1[5] => SixteenbitNAND:NAND_map.a[5]
in1[6] => process_0.IN1
in1[6] => SixteenbitKogStonAddSub:ADD.a[6]
in1[6] => last_in1[6].DATAIN
in1[6] => SixteenbitNAND:NAND_map.a[6]
in1[7] => process_0.IN1
in1[7] => SixteenbitKogStonAddSub:ADD.a[7]
in1[7] => last_in1[7].DATAIN
in1[7] => SixteenbitNAND:NAND_map.a[7]
in1[8] => process_0.IN1
in1[8] => SixteenbitKogStonAddSub:ADD.a[8]
in1[8] => last_in1[8].DATAIN
in1[8] => SixteenbitNAND:NAND_map.a[8]
in1[9] => process_0.IN1
in1[9] => SixteenbitKogStonAddSub:ADD.a[9]
in1[9] => last_in1[9].DATAIN
in1[9] => SixteenbitNAND:NAND_map.a[9]
in1[10] => process_0.IN1
in1[10] => SixteenbitKogStonAddSub:ADD.a[10]
in1[10] => last_in1[10].DATAIN
in1[10] => SixteenbitNAND:NAND_map.a[10]
in1[11] => process_0.IN1
in1[11] => SixteenbitKogStonAddSub:ADD.a[11]
in1[11] => last_in1[11].DATAIN
in1[11] => SixteenbitNAND:NAND_map.a[11]
in1[12] => process_0.IN1
in1[12] => SixteenbitKogStonAddSub:ADD.a[12]
in1[12] => last_in1[12].DATAIN
in1[12] => SixteenbitNAND:NAND_map.a[12]
in1[13] => process_0.IN1
in1[13] => SixteenbitKogStonAddSub:ADD.a[13]
in1[13] => last_in1[13].DATAIN
in1[13] => SixteenbitNAND:NAND_map.a[13]
in1[14] => process_0.IN1
in1[14] => SixteenbitKogStonAddSub:ADD.a[14]
in1[14] => last_in1[14].DATAIN
in1[14] => SixteenbitNAND:NAND_map.a[14]
in1[15] => process_0.IN1
in1[15] => SixteenbitKogStonAddSub:ADD.a[15]
in1[15] => last_in1[15].DATAIN
in1[15] => SixteenbitNAND:NAND_map.a[15]
in2[0] => process_0.IN1
in2[0] => SixteenbitKogStonAddSub:ADD.b[0]
in2[0] => last_in2[0].DATAIN
in2[0] => SixteenbitNAND:NAND_map.b[0]
in2[1] => process_0.IN1
in2[1] => SixteenbitKogStonAddSub:ADD.b[1]
in2[1] => last_in2[1].DATAIN
in2[1] => SixteenbitNAND:NAND_map.b[1]
in2[2] => process_0.IN1
in2[2] => SixteenbitKogStonAddSub:ADD.b[2]
in2[2] => last_in2[2].DATAIN
in2[2] => SixteenbitNAND:NAND_map.b[2]
in2[3] => process_0.IN1
in2[3] => SixteenbitKogStonAddSub:ADD.b[3]
in2[3] => last_in2[3].DATAIN
in2[3] => SixteenbitNAND:NAND_map.b[3]
in2[4] => process_0.IN1
in2[4] => SixteenbitKogStonAddSub:ADD.b[4]
in2[4] => last_in2[4].DATAIN
in2[4] => SixteenbitNAND:NAND_map.b[4]
in2[5] => process_0.IN1
in2[5] => SixteenbitKogStonAddSub:ADD.b[5]
in2[5] => last_in2[5].DATAIN
in2[5] => SixteenbitNAND:NAND_map.b[5]
in2[6] => process_0.IN1
in2[6] => SixteenbitKogStonAddSub:ADD.b[6]
in2[6] => last_in2[6].DATAIN
in2[6] => SixteenbitNAND:NAND_map.b[6]
in2[7] => process_0.IN1
in2[7] => SixteenbitKogStonAddSub:ADD.b[7]
in2[7] => last_in2[7].DATAIN
in2[7] => SixteenbitNAND:NAND_map.b[7]
in2[8] => process_0.IN1
in2[8] => SixteenbitKogStonAddSub:ADD.b[8]
in2[8] => last_in2[8].DATAIN
in2[8] => SixteenbitNAND:NAND_map.b[8]
in2[9] => process_0.IN1
in2[9] => SixteenbitKogStonAddSub:ADD.b[9]
in2[9] => last_in2[9].DATAIN
in2[9] => SixteenbitNAND:NAND_map.b[9]
in2[10] => process_0.IN1
in2[10] => SixteenbitKogStonAddSub:ADD.b[10]
in2[10] => last_in2[10].DATAIN
in2[10] => SixteenbitNAND:NAND_map.b[10]
in2[11] => process_0.IN1
in2[11] => SixteenbitKogStonAddSub:ADD.b[11]
in2[11] => last_in2[11].DATAIN
in2[11] => SixteenbitNAND:NAND_map.b[11]
in2[12] => process_0.IN1
in2[12] => SixteenbitKogStonAddSub:ADD.b[12]
in2[12] => last_in2[12].DATAIN
in2[12] => SixteenbitNAND:NAND_map.b[12]
in2[13] => process_0.IN1
in2[13] => SixteenbitKogStonAddSub:ADD.b[13]
in2[13] => last_in2[13].DATAIN
in2[13] => SixteenbitNAND:NAND_map.b[13]
in2[14] => process_0.IN1
in2[14] => SixteenbitKogStonAddSub:ADD.b[14]
in2[14] => last_in2[14].DATAIN
in2[14] => SixteenbitNAND:NAND_map.b[14]
in2[15] => process_0.IN1
in2[15] => SixteenbitKogStonAddSub:ADD.b[15]
in2[15] => last_in2[15].DATAIN
in2[15] => SixteenbitNAND:NAND_map.b[15]
outc <= SixteenbitKogStonAddSub:ADD.cout
outz <= outz.DB_MAX_OUTPUT_PORT_TYPE
decide => clock_counter.OUTPUTSELECT
decide => clock_counter.OUTPUTSELECT
decide => clock_counter.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => output.OUTPUTSELECT
decide => outz.OUTPUTSELECT
decide => last_z.OUTPUTSELECT
decide => last_out[0].OUTPUTSELECT
decide => last_out[1].OUTPUTSELECT
decide => last_out[2].OUTPUTSELECT
decide => last_out[3].OUTPUTSELECT
decide => last_out[4].OUTPUTSELECT
decide => last_out[5].OUTPUTSELECT
decide => last_out[6].OUTPUTSELECT
decide => last_out[7].OUTPUTSELECT
decide => last_out[8].OUTPUTSELECT
decide => last_out[9].OUTPUTSELECT
decide => last_out[10].OUTPUTSELECT
decide => last_out[11].OUTPUTSELECT
decide => last_out[12].OUTPUTSELECT
decide => last_out[13].OUTPUTSELECT
decide => last_out[14].OUTPUTSELECT
decide => last_out[15].OUTPUTSELECT
output[0] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD
a[0] => Generator:Stage_0:0:map_gen_0.A
a[1] => Generator:Stage_0:1:map_gen_0.A
a[2] => Generator:Stage_0:2:map_gen_0.A
a[3] => Generator:Stage_0:3:map_gen_0.A
a[4] => Generator:Stage_0:4:map_gen_0.A
a[5] => Generator:Stage_0:5:map_gen_0.A
a[6] => Generator:Stage_0:6:map_gen_0.A
a[7] => Generator:Stage_0:7:map_gen_0.A
a[8] => Generator:Stage_0:8:map_gen_0.A
a[9] => Generator:Stage_0:9:map_gen_0.A
a[10] => Generator:Stage_0:10:map_gen_0.A
a[11] => Generator:Stage_0:11:map_gen_0.A
a[12] => Generator:Stage_0:12:map_gen_0.A
a[13] => Generator:Stage_0:13:map_gen_0.A
a[14] => Generator:Stage_0:14:map_gen_0.A
a[15] => Generator:Stage_0:15:map_gen_0.A
b[0] => XOR_gate:XOR_neg:0:map_xor.B
b[1] => XOR_gate:XOR_neg:1:map_xor.B
b[2] => XOR_gate:XOR_neg:2:map_xor.B
b[3] => XOR_gate:XOR_neg:3:map_xor.B
b[4] => XOR_gate:XOR_neg:4:map_xor.B
b[5] => XOR_gate:XOR_neg:5:map_xor.B
b[6] => XOR_gate:XOR_neg:6:map_xor.B
b[7] => XOR_gate:XOR_neg:7:map_xor.B
b[8] => XOR_gate:XOR_neg:8:map_xor.B
b[9] => XOR_gate:XOR_neg:9:map_xor.B
b[10] => XOR_gate:XOR_neg:10:map_xor.B
b[11] => XOR_gate:XOR_neg:11:map_xor.B
b[12] => XOR_gate:XOR_neg:12:map_xor.B
b[13] => XOR_gate:XOR_neg:13:map_xor.B
b[14] => XOR_gate:XOR_neg:14:map_xor.B
b[15] => XOR_gate:XOR_neg:15:map_xor.B
cin => XOR_gate:XOR_neg:0:map_xor.A
cin => XOR_gate:XOR_neg:1:map_xor.A
cin => XOR_gate:XOR_neg:2:map_xor.A
cin => XOR_gate:XOR_neg:3:map_xor.A
cin => XOR_gate:XOR_neg:4:map_xor.A
cin => XOR_gate:XOR_neg:5:map_xor.A
cin => XOR_gate:XOR_neg:6:map_xor.A
cin => XOR_gate:XOR_neg:7:map_xor.A
cin => XOR_gate:XOR_neg:8:map_xor.A
cin => XOR_gate:XOR_neg:9:map_xor.A
cin => XOR_gate:XOR_neg:10:map_xor.A
cin => XOR_gate:XOR_neg:11:map_xor.A
cin => XOR_gate:XOR_neg:12:map_xor.A
cin => XOR_gate:XOR_neg:13:map_xor.A
cin => XOR_gate:XOR_neg:14:map_xor.A
cin => XOR_gate:XOR_neg:15:map_xor.A
cin => GroupGenerator:Stage_10:0:map_car_10.G_prev
cin => GroupGenerator:Stage_21:1:map_car_21.G_prev
cin => GroupGenerator:Stage_31:3:map_car_31.G_prev
cin => GroupGenerator:Stage_41:7:map_car_41.G_prev
cin => GroupGenerator:Chip_cout.G_prev
cin => XOR_gate:Chip_sum_temp.B
sum[0] <= XOR_gate:Chip_sum_temp.O
sum[1] <= XOR_gate:Stage_5:1:map_car_4.O
sum[2] <= XOR_gate:Stage_5:2:map_car_4.O
sum[3] <= XOR_gate:Stage_5:3:map_car_4.O
sum[4] <= XOR_gate:Stage_5:4:map_car_4.O
sum[5] <= XOR_gate:Stage_5:5:map_car_4.O
sum[6] <= XOR_gate:Stage_5:6:map_car_4.O
sum[7] <= XOR_gate:Stage_5:7:map_car_4.O
sum[8] <= XOR_gate:Stage_5:8:map_car_4.O
sum[9] <= XOR_gate:Stage_5:9:map_car_4.O
sum[10] <= XOR_gate:Stage_5:10:map_car_4.O
sum[11] <= XOR_gate:Stage_5:11:map_car_4.O
sum[12] <= XOR_gate:Stage_5:12:map_car_4.O
sum[13] <= XOR_gate:Stage_5:13:map_car_4.O
sum[14] <= XOR_gate:Stage_5:14:map_car_4.O
sum[15] <= XOR_gate:Stage_5:15:map_car_4.O
cout <= GroupGenerator:Chip_cout.G_out
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:0:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:0:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:0:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:0:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:0:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:0:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:1:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:1:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:1:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:1:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:1:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:1:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:2:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:2:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:2:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:2:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:2:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:2:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:3:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:3:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:3:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:3:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:3:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:3:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:4:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:4:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:4:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:4:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:4:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:4:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:5:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:5:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:5:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:5:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:5:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:5:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:6:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:6:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:6:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:6:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:6:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:6:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:7:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:7:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:7:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:7:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:7:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:7:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:8:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:8:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:8:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:8:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:8:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:8:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:9:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:9:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:9:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:9:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:9:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:9:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:10:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:10:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:10:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:10:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:10:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:10:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:11:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:11:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:11:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:11:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:11:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:11:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:12:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:12:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:12:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:12:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:12:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:12:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:13:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:13:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:13:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:13:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:13:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:13:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:14:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:14:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:14:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:14:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:14:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:14:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:15:map_xor
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:15:map_xor|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:15:map_xor|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:15:map_xor|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:15:map_xor|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\XOR_neg:15:map_xor|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:0:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:1:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:2:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:3:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:4:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:5:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:6:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:7:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:8:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:9:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:10:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:11:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:12:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:13:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:14:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0
A => XOR_gate:Chip_XOR.A
A => AND_gate:Chip_AND.A
B => XOR_gate:Chip_XOR.B
B => AND_gate:Chip_AND.B
G_out <= AND_gate:Chip_AND.O
P_out <= XOR_gate:Chip_XOR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0|XOR_gate:Chip_XOR
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0|XOR_gate:Chip_XOR|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0|XOR_gate:Chip_XOR|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0|XOR_gate:Chip_XOR|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Generator:\Stage_0:15:map_gen_0|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_10:0:map_car_10
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_10:0:map_car_10|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_10:0:map_car_10|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:0:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:0:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:0:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:0:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:1:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:1:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:1:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:1:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:2:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:2:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:2:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:2:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:3:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:3:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:3:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:3:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:4:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:4:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:4:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:4:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:5:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:5:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:5:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:5:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:6:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:6:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:6:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:6:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:7:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:7:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:7:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:7:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:8:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:8:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:8:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:8:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:9:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:9:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:9:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:9:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:10:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:10:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:10:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:10:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:11:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:11:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:11:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:11:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:12:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:12:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:12:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:12:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:13:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:13:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:13:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:13:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:14:map_car_11
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:14:map_car_11|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:14:map_car_11|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_11:14:map_car_11|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_21:1:map_car_21
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_21:1:map_car_21|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_21:1:map_car_21|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_22:2:map_car_22
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_22:2:map_car_22|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_22:2:map_car_22|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:1:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:1:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:1:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:1:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:2:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:2:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:2:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:2:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:3:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:3:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:3:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:3:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:4:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:4:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:4:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:4:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:5:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:5:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:5:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:5:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:6:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:6:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:6:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:6:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:7:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:7:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:7:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:7:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:8:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:8:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:8:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:8:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:9:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:9:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:9:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:9:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:10:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:10:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:10:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:10:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:11:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:11:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:11:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:11:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:12:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:12:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:12:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:12:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:13:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:13:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:13:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_23:13:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_31:3:map_car_31
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_31:3:map_car_31|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_31:3:map_car_31|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:4:map_car_32
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:4:map_car_32|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:4:map_car_32|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:5:map_car_32
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:5:map_car_32|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:5:map_car_32|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:6:map_car_32
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:6:map_car_32|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_32:6:map_car_32|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:3:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:3:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:3:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:3:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:4:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:4:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:4:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:4:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:5:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:5:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:5:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:5:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:6:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:6:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:6:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:6:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:7:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:7:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:7:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:7:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:8:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:8:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:8:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:8:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:9:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:9:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:9:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:9:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:10:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:10:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:10:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:10:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:11:map_car_23
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:11:map_car_23|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:11:map_car_23|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_33:11:map_car_23|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_41:7:map_car_41
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_41:7:map_car_41|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_41:7:map_car_41|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:8:map_car_42
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:8:map_car_42|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:8:map_car_42|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:9:map_car_42
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:9:map_car_42|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:9:map_car_42|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:10:map_car_42
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:10:map_car_42|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:10:map_car_42|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:11:map_car_42
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:11:map_car_42|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:11:map_car_42|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:12:map_car_42
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:12:map_car_42|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:12:map_car_42|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:13:map_car_42
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:13:map_car_42|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:13:map_car_42|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:14:map_car_42
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:14:map_car_42|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:\Stage_42:14:map_car_42|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_43:7:map_car_43
G_prev => AND_gate:Chip_AND2.B
P_prev => AND_gate:Chip_AND1.A
G_curr => OR_gate:Chip_OR.A
P_curr => AND_gate:Chip_AND1.B
P_curr => AND_gate:Chip_AND2.A
G_out <= OR_gate:Chip_OR.O
P_out <= AND_gate:Chip_AND1.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_43:7:map_car_43|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_43:7:map_car_43|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|Carry_oper:\Stage_43:7:map_car_43|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:Chip_cout
G_curr => OR_gate:Chip_OR.B
G_prev => AND_gate:Chip_AND.A
P_curr => AND_gate:Chip_AND.B
G_out <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:Chip_cout|AND_gate:Chip_AND
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|GroupGenerator:Chip_cout|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:1:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:1:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:1:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:1:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:1:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:1:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:2:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:2:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:2:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:2:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:2:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:2:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:3:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:3:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:3:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:3:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:3:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:3:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:4:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:4:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:4:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:4:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:4:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:4:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:5:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:5:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:5:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:5:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:5:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:5:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:6:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:6:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:6:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:6:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:6:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:6:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:7:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:7:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:7:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:7:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:7:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:7:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:8:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:8:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:8:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:8:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:8:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:8:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:9:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:9:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:9:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:9:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:9:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:9:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:10:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:10:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:10:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:10:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:10:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:10:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:11:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:11:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:11:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:11:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:11:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:11:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:12:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:12:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:12:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:12:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:12:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:12:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:13:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:13:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:13:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:13:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:13:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:13:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:14:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:14:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:14:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:14:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:14:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:14:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:15:map_car_4
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:15:map_car_4|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:15:map_car_4|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:15:map_car_4|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:15:map_car_4|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:\Stage_5:15:map_car_4|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:Chip_sum_temp
A => NOT_gate:Chip_NOT1.A
A => AND_gate:Chip_AND1.A
B => NOT_gate:Chip_NOT2.A
B => AND_gate:Chip_AND2.B
O <= OR_gate:Chip_OR.O


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:Chip_sum_temp|NOT_gate:Chip_NOT1
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:Chip_sum_temp|NOT_gate:Chip_NOT2
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:Chip_sum_temp|AND_gate:Chip_AND1
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:Chip_sum_temp|AND_gate:Chip_AND2
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitKogStonAddSub:ADD|XOR_gate:Chip_sum_temp|OR_gate:Chip_OR
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map
a[0] => AND_gate:AND_16bit:0:AND_bit.A
a[1] => AND_gate:AND_16bit:1:AND_bit.A
a[2] => AND_gate:AND_16bit:2:AND_bit.A
a[3] => AND_gate:AND_16bit:3:AND_bit.A
a[4] => AND_gate:AND_16bit:4:AND_bit.A
a[5] => AND_gate:AND_16bit:5:AND_bit.A
a[6] => AND_gate:AND_16bit:6:AND_bit.A
a[7] => AND_gate:AND_16bit:7:AND_bit.A
a[8] => AND_gate:AND_16bit:8:AND_bit.A
a[9] => AND_gate:AND_16bit:9:AND_bit.A
a[10] => AND_gate:AND_16bit:10:AND_bit.A
a[11] => AND_gate:AND_16bit:11:AND_bit.A
a[12] => AND_gate:AND_16bit:12:AND_bit.A
a[13] => AND_gate:AND_16bit:13:AND_bit.A
a[14] => AND_gate:AND_16bit:14:AND_bit.A
a[15] => AND_gate:AND_16bit:15:AND_bit.A
b[0] => AND_gate:AND_16bit:0:AND_bit.B
b[1] => AND_gate:AND_16bit:1:AND_bit.B
b[2] => AND_gate:AND_16bit:2:AND_bit.B
b[3] => AND_gate:AND_16bit:3:AND_bit.B
b[4] => AND_gate:AND_16bit:4:AND_bit.B
b[5] => AND_gate:AND_16bit:5:AND_bit.B
b[6] => AND_gate:AND_16bit:6:AND_bit.B
b[7] => AND_gate:AND_16bit:7:AND_bit.B
b[8] => AND_gate:AND_16bit:8:AND_bit.B
b[9] => AND_gate:AND_16bit:9:AND_bit.B
b[10] => AND_gate:AND_16bit:10:AND_bit.B
b[11] => AND_gate:AND_16bit:11:AND_bit.B
b[12] => AND_gate:AND_16bit:12:AND_bit.B
b[13] => AND_gate:AND_16bit:13:AND_bit.B
b[14] => AND_gate:AND_16bit:14:AND_bit.B
b[15] => AND_gate:AND_16bit:15:AND_bit.B
output[0] <= NOT_gate:NOT_16bit:0:NOT_bit.O
output[1] <= NOT_gate:NOT_16bit:1:NOT_bit.O
output[2] <= NOT_gate:NOT_16bit:2:NOT_bit.O
output[3] <= NOT_gate:NOT_16bit:3:NOT_bit.O
output[4] <= NOT_gate:NOT_16bit:4:NOT_bit.O
output[5] <= NOT_gate:NOT_16bit:5:NOT_bit.O
output[6] <= NOT_gate:NOT_16bit:6:NOT_bit.O
output[7] <= NOT_gate:NOT_16bit:7:NOT_bit.O
output[8] <= NOT_gate:NOT_16bit:8:NOT_bit.O
output[9] <= NOT_gate:NOT_16bit:9:NOT_bit.O
output[10] <= NOT_gate:NOT_16bit:10:NOT_bit.O
output[11] <= NOT_gate:NOT_16bit:11:NOT_bit.O
output[12] <= NOT_gate:NOT_16bit:12:NOT_bit.O
output[13] <= NOT_gate:NOT_16bit:13:NOT_bit.O
output[14] <= NOT_gate:NOT_16bit:14:NOT_bit.O
output[15] <= NOT_gate:NOT_16bit:15:NOT_bit.O
z <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:0:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:1:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:2:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:3:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:4:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:5:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:6:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:7:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:8:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:9:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:10:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:11:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:12:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:13:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:14:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|AND_gate:\AND_16bit:15:AND_bit
A => O.IN0
B => O.IN1
O <= O.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:0:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:1:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:2:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:3:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:4:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:5:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:6:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:7:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:8:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:9:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:10:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:11:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:12:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:13:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:14:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|ALU:chip_ALU|SixteenbitNAND:NAND_map|NOT_gate:\NOT_16bit:15:NOT_bit
A => O.DATAIN
O <= A.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|Status_Registers:chip_SReg
C_in => to_update.IN1
C_in => to_update.IN0
C_in => to_update.IN1
Z_in => to_update.IN1
Z_in => to_update.IN1
Z_in => to_update.IN1
C_alu => registers.IN1
Z_alu => registers.IN1
reg_write => registers[0].ENA
reg_write => registers[1].ENA
reg_write => to_update.ENA
C_out <= registers[1].DB_MAX_OUTPUT_PORT_TYPE
Z_out <= registers[0].DB_MAX_OUTPUT_PORT_TYPE
clk => registers[0].CLK
clk => registers[1].CLK
clk => to_update.CLK


|RISC|Data_path:DP|PC_write:chip_PC_write
opcode[0] => Equal0.IN3
opcode[1] => Equal0.IN1
opcode[2] => Equal0.IN0
opcode[3] => Equal0.IN2
rb[0] => output_temp.DATAB
rb[1] => output_temp.DATAB
rb[2] => output_temp.DATAB
rb[3] => output_temp.DATAB
rb[4] => output_temp.DATAB
rb[5] => output_temp.DATAB
rb[6] => output_temp.DATAB
rb[7] => output_temp.DATAB
rb[8] => output_temp.DATAB
rb[9] => output_temp.DATAB
rb[10] => output_temp.DATAB
rb[11] => output_temp.DATAB
rb[12] => output_temp.DATAB
rb[13] => output_temp.DATAB
rb[14] => output_temp.DATAB
rb[15] => output_temp.DATAB
alu_out[0] => output_temp.DATAA
alu_out[1] => output_temp.DATAA
alu_out[2] => output_temp.DATAA
alu_out[3] => output_temp.DATAA
alu_out[4] => output_temp.DATAA
alu_out[5] => output_temp.DATAA
alu_out[6] => output_temp.DATAA
alu_out[7] => output_temp.DATAA
alu_out[8] => output_temp.DATAA
alu_out[9] => output_temp.DATAA
alu_out[10] => output_temp.DATAA
alu_out[11] => output_temp.DATAA
alu_out[12] => output_temp.DATAA
alu_out[13] => output_temp.DATAA
alu_out[14] => output_temp.DATAA
alu_out[15] => output_temp.DATAA
output[0] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[1] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[2] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[3] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[4] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[5] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[6] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[7] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[8] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[9] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[10] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[11] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[12] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[13] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[14] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE
output[15] <= output_temp.DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|Temp_LA_SA:chip_LA_SA
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
from_reg => store.OUTPUTSELECT
out_RA[0] => store.DATAB
out_RA[1] => store.DATAB
out_RA[2] => store.DATAB
out_RA[3] => store.DATAB
out_RA[4] => store.DATAB
out_RA[5] => store.DATAB
out_RA[6] => store.DATAB
out_RA[7] => store.DATAB
out_RA[8] => store.DATAB
out_RA[9] => store.DATAB
out_RA[10] => store.DATAB
out_RA[11] => store.DATAB
out_RA[12] => store.DATAB
out_RA[13] => store.DATAB
out_RA[14] => store.DATAB
out_RA[15] => store.DATAB
ALU_out[0] => store.DATAB
ALU_out[1] => store.DATAB
ALU_out[2] => store.DATAB
ALU_out[3] => store.DATAB
ALU_out[4] => store.DATAB
ALU_out[5] => store.DATAB
ALU_out[6] => store.DATAB
ALU_out[7] => store.DATAB
ALU_out[8] => store.DATAB
ALU_out[9] => store.DATAB
ALU_out[10] => store.DATAB
ALU_out[11] => store.DATAB
ALU_out[12] => store.DATAB
ALU_out[13] => store.DATAB
ALU_out[14] => store.DATAB
ALU_out[15] => store.DATAB
reg_write => store[0].ENA
reg_write => store[1].ENA
reg_write => store[2].ENA
reg_write => store[3].ENA
reg_write => store[4].ENA
reg_write => store[5].ENA
reg_write => store[6].ENA
reg_write => store[7].ENA
reg_write => store[8].ENA
reg_write => store[9].ENA
reg_write => store[10].ENA
reg_write => store[11].ENA
reg_write => store[12].ENA
reg_write => store[13].ENA
reg_write => store[14].ENA
reg_write => store[15].ENA
output[0] <= store[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= store[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= store[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= store[3].DB_MAX_OUTPUT_PORT_TYPE
output[4] <= store[4].DB_MAX_OUTPUT_PORT_TYPE
output[5] <= store[5].DB_MAX_OUTPUT_PORT_TYPE
output[6] <= store[6].DB_MAX_OUTPUT_PORT_TYPE
output[7] <= store[7].DB_MAX_OUTPUT_PORT_TYPE
output[8] <= store[8].DB_MAX_OUTPUT_PORT_TYPE
output[9] <= store[9].DB_MAX_OUTPUT_PORT_TYPE
output[10] <= store[10].DB_MAX_OUTPUT_PORT_TYPE
output[11] <= store[11].DB_MAX_OUTPUT_PORT_TYPE
output[12] <= store[12].DB_MAX_OUTPUT_PORT_TYPE
output[13] <= store[13].DB_MAX_OUTPUT_PORT_TYPE
output[14] <= store[14].DB_MAX_OUTPUT_PORT_TYPE
output[15] <= store[15].DB_MAX_OUTPUT_PORT_TYPE
clk => store[0].CLK
clk => store[1].CLK
clk => store[2].CLK
clk => store[3].CLK
clk => store[4].CLK
clk => store[5].CLK
clk => store[6].CLK
clk => store[7].CLK
clk => store[8].CLK
clk => store[9].CLK
clk => store[10].CLK
clk => store[11].CLK
clk => store[12].CLK
clk => store[13].CLK
clk => store[14].CLK
clk => store[15].CLK


|RISC|Data_path:DP|memory_address_input:chip_memory_address_input
opcode[0] => Equal0.IN2
opcode[0] => Equal1.IN3
opcode[0] => Equal2.IN1
opcode[0] => Equal3.IN3
opcode[1] => Equal0.IN1
opcode[1] => Equal1.IN1
opcode[1] => Equal2.IN3
opcode[1] => Equal3.IN2
opcode[2] => Equal0.IN3
opcode[2] => Equal1.IN2
opcode[2] => Equal2.IN2
opcode[2] => Equal3.IN1
opcode[3] => Equal0.IN0
opcode[3] => Equal1.IN0
opcode[3] => Equal2.IN0
opcode[3] => Equal3.IN0
alu_out[0] => address[0].DATAB
alu_out[1] => address[1].DATAB
alu_out[2] => address[2].DATAB
alu_out[3] => address[3].DATAB
alu_out[4] => address[4].DATAB
alu_out[5] => address[5].DATAB
alu_out[6] => address[6].DATAB
alu_out[7] => address[7].DATAB
alu_out[8] => address[8].DATAB
alu_out[9] => address[9].DATAB
alu_out[10] => address[10].DATAB
alu_out[11] => address[11].DATAB
alu_out[12] => address[12].DATAB
alu_out[13] => address[13].DATAB
alu_out[14] => address[14].DATAB
alu_out[15] => address[15].DATAB
la_sa_wire[0] => address[0].DATAA
la_sa_wire[1] => address[1].DATAA
la_sa_wire[2] => address[2].DATAA
la_sa_wire[3] => address[3].DATAA
la_sa_wire[4] => address[4].DATAA
la_sa_wire[5] => address[5].DATAA
la_sa_wire[6] => address[6].DATAA
la_sa_wire[7] => address[7].DATAA
la_sa_wire[8] => address[8].DATAA
la_sa_wire[9] => address[9].DATAA
la_sa_wire[10] => address[10].DATAA
la_sa_wire[11] => address[11].DATAA
la_sa_wire[12] => address[12].DATAA
la_sa_wire[13] => address[13].DATAA
la_sa_wire[14] => address[14].DATAA
la_sa_wire[15] => address[15].DATAA
outdata[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
outdata[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
outdata[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
outdata[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
outdata[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
outdata[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
outdata[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
outdata[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
outdata[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
outdata[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
outdata[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
outdata[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
outdata[12] <= address[12].DB_MAX_OUTPUT_PORT_TYPE
outdata[13] <= address[13].DB_MAX_OUTPUT_PORT_TYPE
outdata[14] <= address[14].DB_MAX_OUTPUT_PORT_TYPE
outdata[15] <= address[15].DB_MAX_OUTPUT_PORT_TYPE


|RISC|Data_path:DP|memory:chip_memory
indata[0] => memory~31.DATAIN
indata[0] => memory.DATAIN
indata[1] => memory~30.DATAIN
indata[1] => memory.DATAIN1
indata[2] => memory~29.DATAIN
indata[2] => memory.DATAIN2
indata[3] => memory~28.DATAIN
indata[3] => memory.DATAIN3
indata[4] => memory~27.DATAIN
indata[4] => memory.DATAIN4
indata[5] => memory~26.DATAIN
indata[5] => memory.DATAIN5
indata[6] => memory~25.DATAIN
indata[6] => memory.DATAIN6
indata[7] => memory~24.DATAIN
indata[7] => memory.DATAIN7
indata[8] => memory~23.DATAIN
indata[8] => memory.DATAIN8
indata[9] => memory~22.DATAIN
indata[9] => memory.DATAIN9
indata[10] => memory~21.DATAIN
indata[10] => memory.DATAIN10
indata[11] => memory~20.DATAIN
indata[11] => memory.DATAIN11
indata[12] => memory~19.DATAIN
indata[12] => memory.DATAIN12
indata[13] => memory~18.DATAIN
indata[13] => memory.DATAIN13
indata[14] => memory~17.DATAIN
indata[14] => memory.DATAIN14
indata[15] => memory~16.DATAIN
indata[15] => memory.DATAIN15
address[0] => memory~15.DATAIN
address[0] => memory.WADDR
address[0] => memory.RADDR
address[1] => memory~14.DATAIN
address[1] => memory.WADDR1
address[1] => memory.RADDR1
address[2] => memory~13.DATAIN
address[2] => memory.WADDR2
address[2] => memory.RADDR2
address[3] => memory~12.DATAIN
address[3] => memory.WADDR3
address[3] => memory.RADDR3
address[4] => memory~11.DATAIN
address[4] => memory.WADDR4
address[4] => memory.RADDR4
address[5] => memory~10.DATAIN
address[5] => memory.WADDR5
address[5] => memory.RADDR5
address[6] => memory~9.DATAIN
address[6] => memory.WADDR6
address[6] => memory.RADDR6
address[7] => memory~8.DATAIN
address[7] => memory.WADDR7
address[7] => memory.RADDR7
address[8] => memory~7.DATAIN
address[8] => memory.WADDR8
address[8] => memory.RADDR8
address[9] => memory~6.DATAIN
address[9] => memory.WADDR9
address[9] => memory.RADDR9
address[10] => memory~5.DATAIN
address[10] => memory.WADDR10
address[10] => memory.RADDR10
address[11] => memory~4.DATAIN
address[11] => memory.WADDR11
address[11] => memory.RADDR11
address[12] => memory~3.DATAIN
address[12] => memory.WADDR12
address[12] => memory.RADDR12
address[13] => memory~2.DATAIN
address[13] => memory.WADDR13
address[13] => memory.RADDR13
address[14] => memory~1.DATAIN
address[14] => memory.WADDR14
address[14] => memory.RADDR14
address[15] => memory~0.DATAIN
address[15] => memory.WADDR15
address[15] => memory.RADDR15
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_read => output.OUTPUTSELECT
mem_write => memory~32.DATAIN
mem_write => output[0].ENA
mem_write => output[1].ENA
mem_write => output[2].ENA
mem_write => output[3].ENA
mem_write => output[4].ENA
mem_write => output[5].ENA
mem_write => output[6].ENA
mem_write => output[7].ENA
mem_write => output[8].ENA
mem_write => output[9].ENA
mem_write => output[10].ENA
mem_write => output[11].ENA
mem_write => output[12].ENA
mem_write => output[13].ENA
mem_write => output[14].ENA
mem_write => output[15].ENA
mem_write => memory.WE
outdata[0] <= output[0].DB_MAX_OUTPUT_PORT_TYPE
outdata[1] <= output[1].DB_MAX_OUTPUT_PORT_TYPE
outdata[2] <= output[2].DB_MAX_OUTPUT_PORT_TYPE
outdata[3] <= output[3].DB_MAX_OUTPUT_PORT_TYPE
outdata[4] <= output[4].DB_MAX_OUTPUT_PORT_TYPE
outdata[5] <= output[5].DB_MAX_OUTPUT_PORT_TYPE
outdata[6] <= output[6].DB_MAX_OUTPUT_PORT_TYPE
outdata[7] <= output[7].DB_MAX_OUTPUT_PORT_TYPE
outdata[8] <= output[8].DB_MAX_OUTPUT_PORT_TYPE
outdata[9] <= output[9].DB_MAX_OUTPUT_PORT_TYPE
outdata[10] <= output[10].DB_MAX_OUTPUT_PORT_TYPE
outdata[11] <= output[11].DB_MAX_OUTPUT_PORT_TYPE
outdata[12] <= output[12].DB_MAX_OUTPUT_PORT_TYPE
outdata[13] <= output[13].DB_MAX_OUTPUT_PORT_TYPE
outdata[14] <= output[14].DB_MAX_OUTPUT_PORT_TYPE
outdata[15] <= output[15].DB_MAX_OUTPUT_PORT_TYPE
clk => memory~32.CLK
clk => memory~0.CLK
clk => memory~1.CLK
clk => memory~2.CLK
clk => memory~3.CLK
clk => memory~4.CLK
clk => memory~5.CLK
clk => memory~6.CLK
clk => memory~7.CLK
clk => memory~8.CLK
clk => memory~9.CLK
clk => memory~10.CLK
clk => memory~11.CLK
clk => memory~12.CLK
clk => memory~13.CLK
clk => memory~14.CLK
clk => memory~15.CLK
clk => memory~16.CLK
clk => memory~17.CLK
clk => memory~18.CLK
clk => memory~19.CLK
clk => memory~20.CLK
clk => memory~21.CLK
clk => memory~22.CLK
clk => memory~23.CLK
clk => memory~24.CLK
clk => memory~25.CLK
clk => memory~26.CLK
clk => memory~27.CLK
clk => memory~28.CLK
clk => memory~29.CLK
clk => memory~30.CLK
clk => memory~31.CLK
clk => output[0].CLK
clk => output[1].CLK
clk => output[2].CLK
clk => output[3].CLK
clk => output[4].CLK
clk => output[5].CLK
clk => output[6].CLK
clk => output[7].CLK
clk => output[8].CLK
clk => output[9].CLK
clk => output[10].CLK
clk => output[11].CLK
clk => output[12].CLK
clk => output[13].CLK
clk => output[14].CLK
clk => output[15].CLK
clk => memory.CLK0


|RISC|Data_path:DP|RF_RA_input:chip_RF_RA_input
RA[0] => RA_RF_store[0].DATAB
RA[1] => RA_RF_store[1].DATAB
RA[2] => RA_RF_store[2].DATAB
which_reg[0] => RA_RF_store[0].DATAA
which_reg[1] => RA_RF_store[1].DATAA
which_reg[2] => RA_RF_store[2].DATAA
which_reg_SA_control => RA_RF_store[0].OUTPUTSELECT
which_reg_SA_control => RA_RF_store[1].OUTPUTSELECT
which_reg_SA_control => RA_RF_store[2].OUTPUTSELECT
RA_RF[0] <= RA_RF_store[0].DB_MAX_OUTPUT_PORT_TYPE
RA_RF[1] <= RA_RF_store[1].DB_MAX_OUTPUT_PORT_TYPE
RA_RF[2] <= RA_RF_store[2].DB_MAX_OUTPUT_PORT_TYPE


