always @(posedge clk) begin
  if (reset) begin
    out <= 0;
  end else begin
    out <= in & ~out;
  end
endmodule