

================================================================
== Vitis HLS Report for 'pixel_unpack_Pipeline_VITIS_LOOP_19_1'
================================================================
* Date:           Sat Apr 29 15:19:27 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        pixel_unpack
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  7.00 ns|  0.978 ns|     1.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_19_1  |        ?|        ?|         6|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     18|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    132|    -|
|Register         |        -|    -|     109|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     109|    150|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_pp0_stage2_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0  |        or|   0|  0|   2|           1|           1|
    |has_user_V_fu_163_p2              |        or|   0|  0|   2|           1|           1|
    |last_fu_176_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln28_fu_170_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln904_fu_157_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  18|           9|          10|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  25|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |stream_in_32_TDATA_blk_n          |   9|          2|    1|          2|
    |stream_out_24_TDATA               |  25|          5|   24|        120|
    |stream_out_24_TDATA_blk_n         |   9|          2|    1|          2|
    |stream_out_24_TLAST               |  14|          3|    1|          3|
    |stream_out_24_TUSER               |  14|          3|    1|          3|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 132|         28|   33|        143|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_17_reg_226_3                |   1|   0|    1|          0|
    |empty_17_reg_226_4                |   1|   0|    1|          0|
    |empty_reg_210_3                   |   1|   0|    1|          0|
    |empty_reg_210_4                   |   1|   0|    1|          0|
    |last_reg_242                      |   1|   0|    1|          0|
    |out_pixel_data_V_3_reg_252        |  24|   0|   24|          0|
    |out_pixel_data_V_reg_216          |  24|   0|   24|          0|
    |tmp_2_reg_237                     |  16|   0|   16|          0|
    |tmp_reg_221                       |   8|   0|    8|          0|
    |trunc_ln674_1_reg_247             |   8|   0|    8|          0|
    |trunc_ln674_reg_232               |  16|   0|   16|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 109|   0|  109|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  pixel_unpack_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  pixel_unpack_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  pixel_unpack_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  pixel_unpack_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  pixel_unpack_Pipeline_VITIS_LOOP_19_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  pixel_unpack_Pipeline_VITIS_LOOP_19_1|  return value|
|stream_out_24_TREADY  |   in|    1|        axis|                 stream_out_24_V_data_V|       pointer|
|stream_out_24_TDATA   |  out|   24|        axis|                 stream_out_24_V_data_V|       pointer|
|stream_in_32_TDATA    |   in|   32|        axis|                  stream_in_32_V_data_V|       pointer|
|stream_in_32_TVALID   |   in|    1|        axis|                  stream_in_32_V_data_V|       pointer|
|stream_in_32_TREADY   |  out|    1|        axis|                  stream_in_32_V_last_V|       pointer|
|stream_in_32_TLAST    |   in|    1|        axis|                  stream_in_32_V_last_V|       pointer|
|stream_in_32_TKEEP    |   in|    4|        axis|                  stream_in_32_V_keep_V|       pointer|
|stream_in_32_TSTRB    |   in|    4|        axis|                  stream_in_32_V_strb_V|       pointer|
|stream_in_32_TUSER    |   in|    1|        axis|                  stream_in_32_V_user_V|       pointer|
|stream_out_24_TVALID  |  out|    1|        axis|                 stream_out_24_V_last_V|       pointer|
|stream_out_24_TLAST   |  out|    1|        axis|                 stream_out_24_V_last_V|       pointer|
|stream_out_24_TKEEP   |  out|    3|        axis|                 stream_out_24_V_keep_V|       pointer|
|stream_out_24_TSTRB   |  out|    3|        axis|                 stream_out_24_V_strb_V|       pointer|
|stream_out_24_TUSER   |  out|    1|        axis|                 stream_out_24_V_user_V|       pointer|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_24_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 96, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_24_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 96, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_out_24_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 96, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i3 %stream_out_24_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 96, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_24_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 96, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_32_V_last_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_in_32_V_user_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_32_V_strb_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %stream_in_32_V_keep_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stream_in_32_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 24, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = read i42 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V"   --->   Operation 20 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_V_13 = extractvalue i42 %empty"   --->   Operation 21 'extractvalue' 'tmp_data_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%out_pixel_data_V = trunc i32 %tmp_data_V_13"   --->   Operation 22 'trunc' 'out_pixel_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmp_data_V_13, i32 24, i32 31"   --->   Operation 23 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty_17 = read i42 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V"   --->   Operation 24 'read' 'empty_17' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_V_14 = extractvalue i42 %empty_17"   --->   Operation 25 'extractvalue' 'tmp_data_V_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %tmp_data_V_14"   --->   Operation 26 'trunc' 'trunc_ln674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %tmp_data_V_14, i32 16, i32 31"   --->   Operation 27 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.97>
ST_3 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node has_user_V)   --->   "%tmp_user_V_1 = extractvalue i42 %empty"   --->   Operation 28 'extractvalue' 'tmp_user_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns) (grouped into LUT with out node last)   --->   "%tmp_last_V = extractvalue i42 %empty"   --->   Operation 29 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node has_user_V)   --->   "%tmp_user_V_2 = extractvalue i42 %empty_17"   --->   Operation 30 'extractvalue' 'tmp_user_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node last)   --->   "%tmp_last_V_1 = extractvalue i42 %empty_17"   --->   Operation 31 'extractvalue' 'tmp_last_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_18 = read i42 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A, i32 %stream_in_32_V_data_V, i4 %stream_in_32_V_keep_V, i4 %stream_in_32_V_strb_V, i1 %stream_in_32_V_user_V, i1 %stream_in_32_V_last_V"   --->   Operation 32 'read' 'empty_18' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_15 = extractvalue i42 %empty_18"   --->   Operation 33 'extractvalue' 'tmp_data_V_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node has_user_V)   --->   "%tmp_user_V_3 = extractvalue i42 %empty_18"   --->   Operation 34 'extractvalue' 'tmp_user_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node last)   --->   "%tmp_last_V_2 = extractvalue i42 %empty_18"   --->   Operation 35 'extractvalue' 'tmp_last_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node has_user_V)   --->   "%or_ln904 = or i1 %tmp_user_V_2, i1 %tmp_user_V_3"   --->   Operation 36 'or' 'or_ln904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.97ns) (out node of the LUT)   --->   "%has_user_V = or i1 %or_ln904, i1 %tmp_user_V_1"   --->   Operation 37 'or' 'has_user_V' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node last)   --->   "%or_ln28 = or i1 %tmp_last_V, i1 %tmp_last_V_2" [pixel_unpack/pixel_unpack.cpp:28]   --->   Operation 38 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.97ns) (out node of the LUT)   --->   "%last = or i1 %or_ln28, i1 %tmp_last_V_1" [pixel_unpack/pixel_unpack.cpp:28]   --->   Operation 39 'or' 'last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %out_pixel_data_V, i3 0, i3 0, i1 %has_user_V, i1 0"   --->   Operation 40 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln674_1 = trunc i32 %tmp_data_V_15"   --->   Operation 41 'trunc' 'trunc_ln674_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%out_pixel_data_V_3 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %tmp_data_V_15, i32 8, i32 31"   --->   Operation 42 'partselect' 'out_pixel_data_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %last, void %for.body8, void %sw.epilog.loopexit8.exitStub" [pixel_unpack/pixel_unpack.cpp:19]   --->   Operation 43 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%out_pixel_data_V_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %trunc_ln674, i8 %tmp"   --->   Operation 44 'bitconcatenate' 'out_pixel_data_V_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %out_pixel_data_V_1, i3 0, i3 0, i1 0, i1 0"   --->   Operation 45 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%out_pixel_data_V_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln674_1, i16 %tmp_2"   --->   Operation 46 'bitconcatenate' 'out_pixel_data_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %out_pixel_data_V_2, i3 0, i3 0, i1 0, i1 0"   --->   Operation 47 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specpipeline_ln20 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_1" [pixel_unpack/pixel_unpack.cpp:20]   --->   Operation 48 'specpipeline' 'specpipeline_ln20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [pixel_unpack/pixel_unpack.cpp:22]   --->   Operation 49 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A, i24 %stream_out_24_V_data_V, i3 %stream_out_24_V_keep_V, i3 %stream_out_24_V_strb_V, i1 %stream_out_24_V_user_V, i1 %stream_out_24_V_last_V, i24 %out_pixel_data_V_3, i3 0, i3 0, i1 0, i1 %last"   --->   Operation 50 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_in_32_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_in_32_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_24_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
specinterface_ln0  (specinterface ) [ 0000000]
br_ln0             (br            ) [ 0000000]
empty              (read          ) [ 0011000]
tmp_data_V_13      (extractvalue  ) [ 0000000]
out_pixel_data_V   (trunc         ) [ 0011000]
tmp                (partselect    ) [ 0011100]
empty_17           (read          ) [ 0001000]
tmp_data_V_14      (extractvalue  ) [ 0000000]
trunc_ln674        (trunc         ) [ 0001100]
tmp_2              (partselect    ) [ 0101110]
tmp_user_V_1       (extractvalue  ) [ 0000000]
tmp_last_V         (extractvalue  ) [ 0000000]
tmp_user_V_2       (extractvalue  ) [ 0000000]
tmp_last_V_1       (extractvalue  ) [ 0000000]
empty_18           (read          ) [ 0000000]
tmp_data_V_15      (extractvalue  ) [ 0000000]
tmp_user_V_3       (extractvalue  ) [ 0000000]
tmp_last_V_2       (extractvalue  ) [ 0000000]
or_ln904           (or            ) [ 0000000]
has_user_V         (or            ) [ 0000000]
or_ln28            (or            ) [ 0000000]
last               (or            ) [ 0110111]
write_ln304        (write         ) [ 0000000]
trunc_ln674_1      (trunc         ) [ 0100110]
out_pixel_data_V_3 (partselect    ) [ 0110111]
br_ln19            (br            ) [ 0000000]
out_pixel_data_V_1 (bitconcatenate) [ 0000000]
write_ln304        (write         ) [ 0000000]
out_pixel_data_V_2 (bitconcatenate) [ 0000000]
write_ln304        (write         ) [ 0000000]
specpipeline_ln20  (specpipeline  ) [ 0000000]
specloopname_ln22  (specloopname  ) [ 0000000]
write_ln304        (write         ) [ 0000000]
ret_ln0            (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_in_32_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="stream_in_32_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_in_32_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_in_32_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_in_32_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_in_32_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="stream_out_24_V_data_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stream_out_24_V_keep_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="stream_out_24_V_strb_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="stream_out_24_V_user_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="stream_out_24_V_last_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_24_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i8.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="42" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="0" index="3" bw="4" slack="0"/>
<pin id="73" dir="0" index="4" bw="1" slack="0"/>
<pin id="74" dir="0" index="5" bw="1" slack="0"/>
<pin id="75" dir="1" index="6" bw="42" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 empty_17/2 empty_18/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="24" slack="0"/>
<pin id="85" dir="0" index="2" bw="3" slack="0"/>
<pin id="86" dir="0" index="3" bw="3" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="24" slack="0"/>
<pin id="90" dir="0" index="7" bw="1" slack="0"/>
<pin id="91" dir="0" index="8" bw="1" slack="0"/>
<pin id="92" dir="0" index="9" bw="1" slack="0"/>
<pin id="93" dir="0" index="10" bw="1" slack="0"/>
<pin id="94" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/3 write_ln304/4 write_ln304/5 write_ln304/6 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="42" slack="0"/>
<pin id="107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_13/1 tmp_data_V_14/2 tmp_data_V_15/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="out_pixel_data_V_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="out_pixel_data_V/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="6" slack="0"/>
<pin id="117" dir="0" index="3" bw="6" slack="0"/>
<pin id="118" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="trunc_ln674_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_user_V_1_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="42" slack="2"/>
<pin id="139" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_1/3 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_last_V_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="42" slack="2"/>
<pin id="142" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="tmp_user_V_2_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="42" slack="1"/>
<pin id="145" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_2/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_last_V_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="42" slack="1"/>
<pin id="148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_1/3 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_user_V_3_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="42" slack="0"/>
<pin id="151" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V_3/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_last_V_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="42" slack="0"/>
<pin id="155" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V_2/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="or_ln904_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln904/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="has_user_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="has_user_V/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="or_ln28_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="last_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="last/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="trunc_ln674_1_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="out_pixel_data_V_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="24" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="0" index="3" bw="6" slack="0"/>
<pin id="191" dir="1" index="4" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="out_pixel_data_V_3/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="out_pixel_data_V_1_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="24" slack="0"/>
<pin id="198" dir="0" index="1" bw="16" slack="2"/>
<pin id="199" dir="0" index="2" bw="8" slack="3"/>
<pin id="200" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pixel_data_V_1/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="out_pixel_data_V_2_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="24" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="2"/>
<pin id="206" dir="0" index="2" bw="16" slack="3"/>
<pin id="207" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="out_pixel_data_V_2/5 "/>
</bind>
</comp>

<comp id="210" class="1005" name="empty_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="42" slack="2"/>
<pin id="212" dir="1" index="1" bw="42" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="216" class="1005" name="out_pixel_data_V_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="24" slack="2"/>
<pin id="218" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="out_pixel_data_V "/>
</bind>
</comp>

<comp id="221" class="1005" name="tmp_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="3"/>
<pin id="223" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="226" class="1005" name="empty_17_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="42" slack="1"/>
<pin id="228" dir="1" index="1" bw="42" slack="1"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="232" class="1005" name="trunc_ln674_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2"/>
<pin id="234" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln674 "/>
</bind>
</comp>

<comp id="237" class="1005" name="tmp_2_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="3"/>
<pin id="239" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="last_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="3"/>
<pin id="244" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="247" class="1005" name="trunc_ln674_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="2"/>
<pin id="249" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln674_1 "/>
</bind>
</comp>

<comp id="252" class="1005" name="out_pixel_data_V_3_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="3"/>
<pin id="254" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="out_pixel_data_V_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="76"><net_src comp="36" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="68" pin=3"/></net>

<net id="80"><net_src comp="6" pin="0"/><net_sink comp="68" pin=4"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="68" pin=5"/></net>

<net id="95"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="96"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="98"><net_src comp="14" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="101"><net_src comp="48" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="102"><net_src comp="48" pin="0"/><net_sink comp="82" pin=8"/></net>

<net id="103"><net_src comp="50" pin="0"/><net_sink comp="82" pin=10"/></net>

<net id="104"><net_src comp="50" pin="0"/><net_sink comp="82" pin=9"/></net>

<net id="108"><net_src comp="68" pin="6"/><net_sink comp="105" pin=0"/></net>

<net id="112"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="38" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="105" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="113" pin=3"/></net>

<net id="126"><net_src comp="105" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="105" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="40" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="152"><net_src comp="68" pin="6"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="68" pin="6"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="143" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="149" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="157" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="137" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="2"/><net_sink comp="82" pin=9"/></net>

<net id="174"><net_src comp="140" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="153" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="170" pin="2"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="146" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="105" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="52" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="105" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="54" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="195"><net_src comp="40" pin="0"/><net_sink comp="186" pin=3"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="196" pin="3"/><net_sink comp="82" pin=6"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="203" pin="3"/><net_sink comp="82" pin=6"/></net>

<net id="213"><net_src comp="68" pin="6"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="219"><net_src comp="109" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="82" pin=6"/></net>

<net id="224"><net_src comp="113" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="225"><net_src comp="221" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="229"><net_src comp="68" pin="6"/><net_sink comp="226" pin=0"/></net>

<net id="230"><net_src comp="226" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="231"><net_src comp="226" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="235"><net_src comp="123" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="240"><net_src comp="127" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="245"><net_src comp="176" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="82" pin=10"/></net>

<net id="250"><net_src comp="182" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="255"><net_src comp="186" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="82" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_in_32_V_data_V | {}
	Port: stream_in_32_V_keep_V | {}
	Port: stream_in_32_V_strb_V | {}
	Port: stream_in_32_V_user_V | {}
	Port: stream_in_32_V_last_V | {}
	Port: stream_out_24_V_data_V | {3 4 5 6 }
	Port: stream_out_24_V_keep_V | {3 4 5 6 }
	Port: stream_out_24_V_strb_V | {3 4 5 6 }
	Port: stream_out_24_V_user_V | {3 4 5 6 }
	Port: stream_out_24_V_last_V | {3 4 5 6 }
 - Input state : 
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_in_32_V_data_V | {1 2 3 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_in_32_V_keep_V | {1 2 3 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_in_32_V_strb_V | {1 2 3 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_in_32_V_user_V | {1 2 3 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_in_32_V_last_V | {1 2 3 }
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_out_24_V_data_V | {}
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_out_24_V_keep_V | {}
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_out_24_V_strb_V | {}
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_out_24_V_user_V | {}
	Port: pixel_unpack_Pipeline_VITIS_LOOP_19_1 : stream_out_24_V_last_V | {}
  - Chain level:
	State 1
		out_pixel_data_V : 1
		tmp : 1
	State 2
		trunc_ln674 : 1
		tmp_2 : 1
	State 3
		or_ln904 : 1
		has_user_V : 1
		or_ln28 : 1
		last : 1
		write_ln304 : 1
		trunc_ln674_1 : 1
		out_pixel_data_V_3 : 1
		br_ln19 : 1
	State 4
		write_ln304 : 1
	State 5
		write_ln304 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |      or_ln904_fu_157      |    0    |    2    |
|    or    |     has_user_V_fu_163     |    0    |    2    |
|          |       or_ln28_fu_170      |    0    |    2    |
|          |        last_fu_176        |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |       grp_read_fu_68      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_82      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_105        |    0    |    0    |
|          |    tmp_user_V_1_fu_137    |    0    |    0    |
|          |     tmp_last_V_fu_140     |    0    |    0    |
|extractvalue|    tmp_user_V_2_fu_143    |    0    |    0    |
|          |    tmp_last_V_1_fu_146    |    0    |    0    |
|          |    tmp_user_V_3_fu_149    |    0    |    0    |
|          |    tmp_last_V_2_fu_153    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |  out_pixel_data_V_fu_109  |    0    |    0    |
|   trunc  |     trunc_ln674_fu_123    |    0    |    0    |
|          |    trunc_ln674_1_fu_182   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         tmp_fu_113        |    0    |    0    |
|partselect|        tmp_2_fu_127       |    0    |    0    |
|          | out_pixel_data_V_3_fu_186 |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate| out_pixel_data_V_1_fu_196 |    0    |    0    |
|          | out_pixel_data_V_2_fu_203 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    8    |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     empty_17_reg_226     |   42   |
|       empty_reg_210      |   42   |
|       last_reg_242       |    1   |
|out_pixel_data_V_3_reg_252|   24   |
| out_pixel_data_V_reg_216 |   24   |
|       tmp_2_reg_237      |   16   |
|        tmp_reg_221       |    8   |
|   trunc_ln674_1_reg_247  |    8   |
|    trunc_ln674_reg_232   |   16   |
+--------------------------+--------+
|           Total          |   181  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p6  |   4  |  24  |   96   ||    20   |
| grp_write_fu_82 |  p9  |   2  |   1  |    2   ||    9    |
| grp_write_fu_82 |  p10 |   2  |   1  |    2   ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   100  ||  5.0026 ||    38   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |    8   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   38   |
|  Register |    -   |   181  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   181  |   46   |
+-----------+--------+--------+--------+
