// Seed: 1963793661
module module_0;
  wire id_1, id_2;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2,
    output tri id_3,
    output tri0 id_4
    , id_8,
    output wor id_5,
    input supply0 id_6
);
  pmos (1 | 1, id_2, id_3, 1);
  assign id_5 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0 id_0
    , id_12,
    input tri0 id_1,
    output supply1 id_2,
    input wand id_3,
    output wor id_4,
    input wire id_5,
    output wor id_6,
    input tri id_7,
    input wire id_8,
    input uwire id_9,
    input wire id_10
);
  wire id_13;
  wire id_14;
  wire id_15;
  wire id_16;
  wire id_17;
  module_0 modCall_1 ();
  assign id_12 = 1;
endmodule
