{
  "sha": "34ef62f46541d423b991850b2b7ba34d8749a6ba",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6MzRlZjYyZjQ2NTQxZDQyM2I5OTE4NTBiMmI3YmEzNGQ4NzQ5YTZiYQ==",
  "commit": {
    "author": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-04-01T09:43:32Z"
    },
    "committer": {
      "name": "Andre Vieira",
      "email": "andre.simoesdiasvieira@arm.com",
      "date": "2019-04-01T09:43:32Z"
    },
    "message": "[GAS, Arm] CLI with architecture sensitive extensions\n\nThis patch adds a new framework to add architecture sensitive extensions, like\nGCC does.  This patch also implements all architecture extensions currently\navailable in GCC.\n\nThis framework works as follows.  To enable architecture sensitive extensions\nfor a particular architecture, that architecture must contain an ARM_ARCH_OPT2\nentry in the 'arm_archs' table.  All fields here are the same as previous, with\nthe addition of a new extra field at the end to <name> it's extension table.\nThis <name>, corresponds to a <name>_ext_table of type 'struct arm_ext_table'.\nThis struct can be filled with three types of entries:\n\n  ARM_ADD (string <ext>, arm_feature_set <enable_bits>), which means +<ext> will\n      enable <enable_bits>\n  ARM_REMOVE (string <ext>, arm_feature_set <disable_bits>), which means\n      +no<ext> will disable <disable_bits>\n  ARM_EXT (string <ext>, arm_feature_set <enable_bits>, arm_feature_set\n      <disable_bits>), which means +<ext> will enable <enable_bits> and +no<ext>\n      will disable <disable_bits> (this is to be used instead of adding an\n      ARM_ADD and ARM_REMOVE for the same <ext>)\n\nThis patch does not disable the use of the old extensions, even if some of them\nare duplicated in the new tables.  This is a \"in-between-step\" as we may want to\ndeprecate the old table of extensions in later patches.  For now, GAS will first\nlook for the +<ext> or +no<ext> in the new table and if no entry is found it\nwill continue searching in the old table, following old behaviour.  If only an\nARM_ADD or an ARM_REMOVE is defined for <ext> and +no<ext> or +<ext> resp. is\nused then it also continues to search the old table for it.\n\nA couple of caveats:\n- This patch does not enable the use of these architecture extensions with the\n'.arch_extension' directive.  This is future work that I will tend to later.\n- This patch does not enable the use of these architecture extensions with the\n-mcpu option.  This is future work that I will tend to later.\n- This patch does not change the current behaviour when combining an\narchitecture extension and using -mfpu on the command-line.  The current\nbehaviour of GAS is to stage the union of feature bits enabled by both -march\nand -mfpu.  GCC behaves differently here, so this is something we may want to\nrevisit on a later date.",
    "tree": {
      "sha": "79824aa5fb2396b92bbe93ff81c4c124717d6a8e",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/79824aa5fb2396b92bbe93ff81c4c124717d6a8e"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/34ef62f46541d423b991850b2b7ba34d8749a6ba",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/34ef62f46541d423b991850b2b7ba34d8749a6ba",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/34ef62f46541d423b991850b2b7ba34d8749a6ba",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/34ef62f46541d423b991850b2b7ba34d8749a6ba/comments",
  "author": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "avieira-arm",
    "id": 68072104,
    "node_id": "MDQ6VXNlcjY4MDcyMTA0",
    "avatar_url": "https://avatars.githubusercontent.com/u/68072104?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/avieira-arm",
    "html_url": "https://github.com/avieira-arm",
    "followers_url": "https://api.github.com/users/avieira-arm/followers",
    "following_url": "https://api.github.com/users/avieira-arm/following{/other_user}",
    "gists_url": "https://api.github.com/users/avieira-arm/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/avieira-arm/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/avieira-arm/subscriptions",
    "organizations_url": "https://api.github.com/users/avieira-arm/orgs",
    "repos_url": "https://api.github.com/users/avieira-arm/repos",
    "events_url": "https://api.github.com/users/avieira-arm/events{/privacy}",
    "received_events_url": "https://api.github.com/users/avieira-arm/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "52093e1b936fa4f3f8bb3868c5a44d0df25c8db4",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/52093e1b936fa4f3f8bb3868c5a44d0df25c8db4",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/52093e1b936fa4f3f8bb3868c5a44d0df25c8db4"
    }
  ],
  "stats": {
    "total": 2931,
    "additions": 2878,
    "deletions": 53
  },
  "files": [
    {
      "sha": "0e7a07c328cf427838e9f143fbde0432cc9cea59",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 61,
      "deletions": 0,
      "changes": 61,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -1,3 +1,64 @@\n+2019-04-01  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\t* config/tc-arm.c (arm_ext_table): New struct type.\n+\t(arm_arch_option_table): Add new 'arm_ext_table' field.\n+\t(ARM_EXT,ARM_ADD,ARM_REMOVE, ALL_FP): New macros.\n+\t(armv5te_ext_table, armv7ve_ext_table, armv7a_ext_table,\n+\tarmv7r_ext_table, armv7em_ext_table, armv8a_ext_table,\n+\tarmv81a_ext_table, armv82a_ext_table, armv84a_ext_table,\n+\tarmv85a_ext_table, armv8m_main_ext_table,\n+\tarmv8r_ext_table): New architecture extension tables.\n+\t(ARM_ARCH_OPT): Add new default field.\n+\t(ARM_ARCH_OPT2): New macro.\n+\t(arm_archs): Extend some architectures with the new architecture\n+\textension tables mentioned above.\n+\t(arm_extensions): Add DEPRECATED comment with instructions to\n+\tuse new table.\n+\t(arm_parse_extension): Change to use new extension tables.\n+\t(arm_parse_cpu): Don't change existing behavior.\n+\t(arm_parse_arch): Change to use new extension tables.\n+\t* doc/c-arm.texi: Document new architecture extensions.\n+\t* testsuite/gas/arm/attr-mfpu-neon-fp16.d: Change test to use new\n+\textension option rather than -mfpu and change expected behaviour to\n+\tsane outputs.\n+\t* testsuite/gas/arm/armv8-2-fp16-scalar-bad-ext.d: New.\n+\t* testsuite/gas/arm/armv8-2-fp16-scalar-ext.d: New.\n+\t* testsuite/gas/arm/armv8-2-fp16-scalar-thumb-ext.d: New.\n+\t* testsuite/gas/arm/armv8-2-fp16-simd-ext.d: New.\n+\t* testsuite/gas/arm/armv8-2-fp16-simd-thumb-ext.d: New.\n+\t* testsuite/gas/arm/armv8-2-fp16-simd-warning-ext.d: New.\n+\t* testsuite/gas/arm/armv8-2-fp16-simd-warning-thumb-ext.d: New.\n+\t* testsuite/gas/arm/armv8_2+rdma-ext.d: New.\n+\t* testsuite/gas/arm/armv8_2-a-fp16-thumb2-ext.d: New.\n+\t* testsuite/gas/arm/armv8_2-a-fp16_ext.d: New.\n+\t* testsuite/gas/arm/armv8_3-a-fp-bad-ext.d: New.\n+\t* testsuite/gas/arm/armv8_3-a-fp-ext.d: New.\n+\t* testsuite/gas/arm/armv8_3-a-fp16-ext.d: New.\n+\t* testsuite/gas/arm/armv8_3-a-simd-bad-ext.d: New.\n+\t* testsuite/gas/arm/armv8_4-a-fp16-ext.d: New.\n+\t* testsuite/gas/arm/armv8m.main+fp.d: New.\n+\t* testsuite/gas/arm/armv8m.main+fp.dp.d: New.\n+\t* testsuite/gas/arm/attr-ext-fpv5-d16.d: New.\n+\t* testsuite/gas/arm/attr-ext-fpv5.d: New.\n+\t* testsuite/gas/arm/attr-ext-idiv.d: New.\n+\t* testsuite/gas/arm/attr-ext-mp.d: New.\n+\t* testsuite/gas/arm/attr-ext-neon-fp16.d: New.\n+\t* testsuite/gas/arm/attr-ext-neon-vfpv3.d: New.\n+\t* testsuite/gas/arm/attr-ext-neon-vfpv4.d: New.\n+\t* testsuite/gas/arm/attr-ext-sec.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv3-d16-fp16.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv3-d16.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv3-fp16.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv3.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv3xd-fp.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv3xd.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv4-d16.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv4-sp-d16.d: New.\n+\t* testsuite/gas/arm/attr-ext-vfpv4.d: New.\n+\t* testsuite/gas/arm/dotprod-mandatory-ext.d: New.\n+\t* testsuite/gas/arm/fpv5-d16.s: New.\n+\t* testsuite/gas/arm/fpv5-sp-d16.s: New.\n+\n 2019-03-28  Alan Modra  <amodra@gmail.com>\n \n \tPR 24390"
    },
    {
      "sha": "4218d059d6d4cbe922c4eb8215afaee5d39c18e3",
      "filename": "gas/config/tc-arm.c",
      "status": "modified",
      "additions": 278,
      "deletions": 38,
      "changes": 316,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/config/tc-arm.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/config/tc-arm.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-arm.c?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -26308,17 +26308,217 @@ static const struct arm_cpu_option_table arm_cpus[] =\n };\n #undef ARM_CPU_OPT\n \n+struct arm_ext_table\n+{\n+  const char *\t\t  name;\n+  size_t\t\t  name_len;\n+  const arm_feature_set\t  merge;\n+  const arm_feature_set\t  clear;\n+};\n+\n struct arm_arch_option_table\n {\n-  const char *           name;\n-  size_t                 name_len;\n-  const arm_feature_set\t value;\n-  const arm_feature_set\t default_fpu;\n+  const char *\t\t\tname;\n+  size_t\t\t\tname_len;\n+  const arm_feature_set\t\tvalue;\n+  const arm_feature_set\t\tdefault_fpu;\n+  const struct arm_ext_table *\text_table;\n+};\n+\n+/* Used to add support for +E and +noE extension.  */\n+#define ARM_EXT(E, M, C) { E, sizeof (E) - 1, M, C }\n+/* Used to add support for a +E extension.  */\n+#define ARM_ADD(E, M) { E, sizeof(E) - 1, M, ARM_ARCH_NONE }\n+/* Used to add support for a +noE extension.  */\n+#define ARM_REMOVE(E, C) { E, sizeof(E) -1, ARM_ARCH_NONE, C }\n+\n+#define ALL_FP ARM_FEATURE (0, ARM_EXT2_FP16_INST | ARM_EXT2_FP16_FML, \\\n+\t\t\t    ~0 & ~FPU_ENDIAN_PURE)\n+\n+static const struct arm_ext_table armv5te_ext_table[] =\n+{\n+  ARM_EXT (\"fp\", FPU_ARCH_VFP_V2, ALL_FP),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv7_ext_table[] =\n+{\n+  ARM_EXT (\"fp\", FPU_ARCH_VFP_V3D16, ALL_FP),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv7ve_ext_table[] =\n+{\n+  ARM_EXT (\"fp\", FPU_ARCH_VFP_V4D16, ALL_FP),\n+  ARM_ADD (\"vfpv3-d16\", FPU_ARCH_VFP_V3D16),\n+  ARM_ADD (\"vfpv3\", FPU_ARCH_VFP_V3),\n+  ARM_ADD (\"vfpv3-d16-fp16\", FPU_ARCH_VFP_V3D16_FP16),\n+  ARM_ADD (\"vfpv3-fp16\", FPU_ARCH_VFP_V3_FP16),\n+  ARM_ADD (\"vfpv4-d16\", FPU_ARCH_VFP_V4D16),  /* Alias for +fp.  */\n+  ARM_ADD (\"vfpv4\", FPU_ARCH_VFP_V4),\n+\n+  ARM_EXT (\"simd\", FPU_ARCH_NEON_VFP_V4,\n+\t   ARM_FEATURE_COPROC (FPU_NEON_EXT_V1 | FPU_NEON_EXT_FMA)),\n+\n+  /* Aliases for +simd.  */\n+  ARM_ADD (\"neon-vfpv4\", FPU_ARCH_NEON_VFP_V4),\n+\n+  ARM_ADD (\"neon\", FPU_ARCH_VFP_V3_PLUS_NEON_V1),\n+  ARM_ADD (\"neon-vfpv3\", FPU_ARCH_VFP_V3_PLUS_NEON_V1),\n+  ARM_ADD (\"neon-fp16\", FPU_ARCH_NEON_FP16),\n+\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv7a_ext_table[] =\n+{\n+  ARM_EXT (\"fp\", FPU_ARCH_VFP_V3D16, ALL_FP),\n+  ARM_ADD (\"vfpv3-d16\", FPU_ARCH_VFP_V3D16), /* Alias for +fp.  */\n+  ARM_ADD (\"vfpv3\", FPU_ARCH_VFP_V3),\n+  ARM_ADD (\"vfpv3-d16-fp16\", FPU_ARCH_VFP_V3D16_FP16),\n+  ARM_ADD (\"vfpv3-fp16\", FPU_ARCH_VFP_V3_FP16),\n+  ARM_ADD (\"vfpv4-d16\", FPU_ARCH_VFP_V4D16),\n+  ARM_ADD (\"vfpv4\", FPU_ARCH_VFP_V4),\n+\n+  ARM_EXT (\"simd\", FPU_ARCH_VFP_V3_PLUS_NEON_V1,\n+\t   ARM_FEATURE_COPROC (FPU_NEON_EXT_V1 | FPU_NEON_EXT_FMA)),\n+\n+  /* Aliases for +simd.  */\n+  ARM_ADD (\"neon\", FPU_ARCH_VFP_V3_PLUS_NEON_V1),\n+  ARM_ADD (\"neon-vfpv3\", FPU_ARCH_VFP_V3_PLUS_NEON_V1),\n+\n+  ARM_ADD (\"neon-fp16\", FPU_ARCH_NEON_FP16),\n+  ARM_ADD (\"neon-vfpv4\", FPU_ARCH_NEON_VFP_V4),\n+\n+  ARM_ADD (\"mp\", ARM_FEATURE_CORE_LOW (ARM_EXT_MP)),\n+  ARM_ADD (\"sec\", ARM_FEATURE_CORE_LOW (ARM_EXT_SEC)),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv7r_ext_table[] =\n+{\n+  ARM_ADD (\"fp.sp\", FPU_ARCH_VFP_V3xD),\n+  ARM_ADD (\"vfpv3xd\", FPU_ARCH_VFP_V3xD), /* Alias for +fp.sp.  */\n+  ARM_EXT (\"fp\", FPU_ARCH_VFP_V3D16, ALL_FP),\n+  ARM_ADD (\"vfpv3-d16\", FPU_ARCH_VFP_V3D16), /* Alias for +fp.  */\n+  ARM_ADD (\"vfpv3xd-fp16\", FPU_ARCH_VFP_V3xD_FP16),\n+  ARM_ADD (\"vfpv3-d16-fp16\", FPU_ARCH_VFP_V3D16_FP16),\n+  ARM_EXT (\"idiv\", ARM_FEATURE_CORE_LOW (ARM_EXT_ADIV | ARM_EXT_DIV),\n+\t   ARM_FEATURE_CORE_LOW (ARM_EXT_ADIV | ARM_EXT_DIV)),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv7em_ext_table[] =\n+{\n+  ARM_EXT (\"fp\", FPU_ARCH_VFP_V4_SP_D16, ALL_FP),\n+  /* Alias for +fp, used to be known as fpv4-sp-d16.  */\n+  ARM_ADD (\"vfpv4-sp-d16\", FPU_ARCH_VFP_V4_SP_D16),\n+  ARM_ADD (\"fpv5\", FPU_ARCH_VFP_V5_SP_D16),\n+  ARM_ADD (\"fp.dp\", FPU_ARCH_VFP_V5D16),\n+  ARM_ADD (\"fpv5-d16\", FPU_ARCH_VFP_V5D16),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv8a_ext_table[] =\n+{\n+  ARM_ADD (\"crc\", ARCH_CRC_ARMV8),\n+  ARM_ADD (\"simd\", FPU_ARCH_NEON_VFP_ARMV8),\n+  ARM_EXT (\"crypto\", FPU_ARCH_CRYPTO_NEON_VFP_ARMV8,\n+\t   ARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8)),\n+\n+  /* Armv8-a does not allow an FP implementation without SIMD, so the user\n+     should use the +simd option to turn on FP.  */\n+  ARM_REMOVE (\"fp\", ALL_FP),\n+  ARM_ADD (\"sb\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_SB)),\n+  ARM_ADD (\"predres\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_PREDRES)),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+\n+static const struct arm_ext_table armv81a_ext_table[] =\n+{\n+  ARM_ADD (\"simd\", FPU_ARCH_NEON_VFP_ARMV8_1),\n+  ARM_EXT (\"crypto\", FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_1,\n+\t   ARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8)),\n+\n+  /* Armv8-a does not allow an FP implementation without SIMD, so the user\n+     should use the +simd option to turn on FP.  */\n+  ARM_REMOVE (\"fp\", ALL_FP),\n+  ARM_ADD (\"sb\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_SB)),\n+  ARM_ADD (\"predres\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_PREDRES)),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv82a_ext_table[] =\n+{\n+  ARM_ADD (\"simd\", FPU_ARCH_NEON_VFP_ARMV8_1),\n+  ARM_ADD (\"fp16\", FPU_ARCH_NEON_VFP_ARMV8_2_FP16),\n+  ARM_ADD (\"fp16fml\", FPU_ARCH_NEON_VFP_ARMV8_2_FP16FML),\n+  ARM_EXT (\"crypto\", FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_1,\n+\t   ARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8)),\n+  ARM_ADD (\"dotprod\", FPU_ARCH_DOTPROD_NEON_VFP_ARMV8),\n+\n+  /* Armv8-a does not allow an FP implementation without SIMD, so the user\n+     should use the +simd option to turn on FP.  */\n+  ARM_REMOVE (\"fp\", ALL_FP),\n+  ARM_ADD (\"sb\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_SB)),\n+  ARM_ADD (\"predres\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_PREDRES)),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv84a_ext_table[] =\n+{\n+  ARM_ADD (\"simd\", FPU_ARCH_DOTPROD_NEON_VFP_ARMV8),\n+  ARM_ADD (\"fp16\", FPU_ARCH_NEON_VFP_ARMV8_4_FP16FML),\n+  ARM_EXT (\"crypto\", FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_4,\n+\t   ARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8)),\n+\n+  /* Armv8-a does not allow an FP implementation without SIMD, so the user\n+     should use the +simd option to turn on FP.  */\n+  ARM_REMOVE (\"fp\", ALL_FP),\n+  ARM_ADD (\"sb\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_SB)),\n+  ARM_ADD (\"predres\", ARM_FEATURE_CORE_HIGH (ARM_EXT2_PREDRES)),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv85a_ext_table[] =\n+{\n+  ARM_ADD (\"simd\", FPU_ARCH_DOTPROD_NEON_VFP_ARMV8),\n+  ARM_ADD (\"fp16\", FPU_ARCH_NEON_VFP_ARMV8_4_FP16FML),\n+  ARM_EXT (\"crypto\", FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_4,\n+\t   ARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8)),\n+\n+  /* Armv8-a does not allow an FP implementation without SIMD, so the user\n+     should use the +simd option to turn on FP.  */\n+  ARM_REMOVE (\"fp\", ALL_FP),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv8m_main_ext_table[] =\n+{\n+  ARM_EXT (\"dsp\", ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP | ARM_EXT_V6_DSP),\n+\t\t  ARM_FEATURE_CORE_LOW (ARM_EXT_V5ExP | ARM_EXT_V6_DSP)),\n+  ARM_EXT (\"fp\", FPU_ARCH_VFP_V5_SP_D16, ALL_FP),\n+  ARM_ADD (\"fp.dp\", FPU_ARCH_VFP_V5D16),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+};\n+\n+static const struct arm_ext_table armv8r_ext_table[] =\n+{\n+  ARM_ADD (\"crc\", ARCH_CRC_ARMV8),\n+  ARM_ADD (\"simd\", FPU_ARCH_NEON_VFP_ARMV8),\n+  ARM_EXT (\"crypto\", FPU_ARCH_CRYPTO_NEON_VFP_ARMV8,\n+\t   ARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8)),\n+  ARM_REMOVE (\"fp\", ALL_FP),\n+  ARM_ADD (\"fp.sp\", FPU_ARCH_VFP_V5_SP_D16),\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n };\n \n /* This list should, at a minimum, contain all the architecture names\n    recognized by GCC.  */\n-#define ARM_ARCH_OPT(N, V, DF) { N, sizeof (N) - 1, V, DF }\n+#define ARM_ARCH_OPT(N, V, DF) { N, sizeof (N) - 1, V, DF, NULL }\n+#define ARM_ARCH_OPT2(N, V, DF, ext) \\\n+  { N, sizeof (N) - 1, V, DF, ext##_ext_table }\n \n static const struct arm_arch_option_table arm_archs[] =\n {\n@@ -26336,50 +26536,51 @@ static const struct arm_arch_option_table arm_archs[] =\n   ARM_ARCH_OPT (\"armv5\",\t  ARM_ARCH_V5,\t\tFPU_ARCH_VFP),\n   ARM_ARCH_OPT (\"armv5t\",\t  ARM_ARCH_V5T,\t\tFPU_ARCH_VFP),\n   ARM_ARCH_OPT (\"armv5txm\",\t  ARM_ARCH_V5TxM,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv5te\",\t  ARM_ARCH_V5TE,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv5texp\",\t  ARM_ARCH_V5TExP,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv5tej\",\t  ARM_ARCH_V5TEJ,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6\",\t  ARM_ARCH_V6,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6j\",\t  ARM_ARCH_V6,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6k\",\t  ARM_ARCH_V6K,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6z\",\t  ARM_ARCH_V6Z,\t\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv5te\",\t  ARM_ARCH_V5TE,\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv5texp\",\t  ARM_ARCH_V5TExP,\tFPU_ARCH_VFP, armv5te),\n+  ARM_ARCH_OPT2 (\"armv5tej\",\t  ARM_ARCH_V5TEJ,\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6\",\t  ARM_ARCH_V6,\t\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6j\",\t  ARM_ARCH_V6,\t\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6k\",\t  ARM_ARCH_V6K,\t\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6z\",\t  ARM_ARCH_V6Z,\t\tFPU_ARCH_VFP,\tarmv5te),\n   /* The official spelling of this variant is ARMv6KZ, the name \"armv6zk\" is\n      kept to preserve existing behaviour.  */\n-  ARM_ARCH_OPT (\"armv6kz\",\t  ARM_ARCH_V6KZ,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6zk\",\t  ARM_ARCH_V6KZ,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6t2\",\t  ARM_ARCH_V6T2,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6kt2\",\t  ARM_ARCH_V6KT2,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6zt2\",\t  ARM_ARCH_V6ZT2,\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv6kz\",\t  ARM_ARCH_V6KZ,\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6zk\",\t  ARM_ARCH_V6KZ,\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6t2\",\t  ARM_ARCH_V6T2,\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6kt2\",\t  ARM_ARCH_V6KT2,\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6zt2\",\t  ARM_ARCH_V6ZT2,\tFPU_ARCH_VFP,\tarmv5te),\n   /* The official spelling of this variant is ARMv6KZ, the name \"armv6zkt2\" is\n      kept to preserve existing behaviour.  */\n-  ARM_ARCH_OPT (\"armv6kzt2\",\t  ARM_ARCH_V6KZT2,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv6zkt2\",\t  ARM_ARCH_V6KZT2,\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv6kzt2\",\t  ARM_ARCH_V6KZT2,\tFPU_ARCH_VFP,\tarmv5te),\n+  ARM_ARCH_OPT2 (\"armv6zkt2\",\t  ARM_ARCH_V6KZT2,\tFPU_ARCH_VFP,\tarmv5te),\n   ARM_ARCH_OPT (\"armv6-m\",\t  ARM_ARCH_V6M,\t\tFPU_ARCH_VFP),\n   ARM_ARCH_OPT (\"armv6s-m\",\t  ARM_ARCH_V6SM,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv7\",\t  ARM_ARCH_V7,\t\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv7\",\t  ARM_ARCH_V7,\t\tFPU_ARCH_VFP, armv7),\n   /* The official spelling of the ARMv7 profile variants is the dashed form.\n      Accept the non-dashed form for compatibility with old toolchains.  */\n-  ARM_ARCH_OPT (\"armv7a\",\t  ARM_ARCH_V7A,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv7ve\",\t  ARM_ARCH_V7VE,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv7r\",\t  ARM_ARCH_V7R,\t\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv7a\",\t  ARM_ARCH_V7A,\t\tFPU_ARCH_VFP, armv7a),\n+  ARM_ARCH_OPT2 (\"armv7ve\",\t  ARM_ARCH_V7VE,\tFPU_ARCH_VFP, armv7ve),\n+  ARM_ARCH_OPT2 (\"armv7r\",\t  ARM_ARCH_V7R,\t\tFPU_ARCH_VFP, armv7r),\n   ARM_ARCH_OPT (\"armv7m\",\t  ARM_ARCH_V7M,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv7-a\",\t  ARM_ARCH_V7A,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv7-r\",\t  ARM_ARCH_V7R,\t\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv7-a\",\t  ARM_ARCH_V7A,\t\tFPU_ARCH_VFP, armv7a),\n+  ARM_ARCH_OPT2 (\"armv7-r\",\t  ARM_ARCH_V7R,\t\tFPU_ARCH_VFP, armv7r),\n   ARM_ARCH_OPT (\"armv7-m\",\t  ARM_ARCH_V7M,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv7e-m\",\t  ARM_ARCH_V7EM,\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv7e-m\",\t  ARM_ARCH_V7EM,\tFPU_ARCH_VFP, armv7em),\n   ARM_ARCH_OPT (\"armv8-m.base\",\t  ARM_ARCH_V8M_BASE,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8-m.main\",\t  ARM_ARCH_V8M_MAIN,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8-a\",\t  ARM_ARCH_V8A,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8.1-a\",\t  ARM_ARCH_V8_1A,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8.2-a\",\t  ARM_ARCH_V8_2A,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8.3-a\",\t  ARM_ARCH_V8_3A,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8-r\",\t  ARM_ARCH_V8R,\t\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8.4-a\",\t  ARM_ARCH_V8_4A,\tFPU_ARCH_VFP),\n-  ARM_ARCH_OPT (\"armv8.5-a\",\t  ARM_ARCH_V8_5A,\tFPU_ARCH_VFP),\n+  ARM_ARCH_OPT2 (\"armv8-m.main\",  ARM_ARCH_V8M_MAIN,\tFPU_ARCH_VFP,\n+\t\t armv8m_main),\n+  ARM_ARCH_OPT2 (\"armv8-a\",\t  ARM_ARCH_V8A,\t\tFPU_ARCH_VFP, armv8a),\n+  ARM_ARCH_OPT2 (\"armv8.1-a\",\t  ARM_ARCH_V8_1A,\tFPU_ARCH_VFP, armv81a),\n+  ARM_ARCH_OPT2 (\"armv8.2-a\",\t  ARM_ARCH_V8_2A,\tFPU_ARCH_VFP, armv82a),\n+  ARM_ARCH_OPT2 (\"armv8.3-a\",\t  ARM_ARCH_V8_3A,\tFPU_ARCH_VFP, armv82a),\n+  ARM_ARCH_OPT2 (\"armv8-r\",\t  ARM_ARCH_V8R,\t\tFPU_ARCH_VFP, armv8r),\n+  ARM_ARCH_OPT2 (\"armv8.4-a\",\t  ARM_ARCH_V8_4A,\tFPU_ARCH_VFP, armv84a),\n+  ARM_ARCH_OPT2 (\"armv8.5-a\",\t  ARM_ARCH_V8_5A,\tFPU_ARCH_VFP, armv85a),\n   ARM_ARCH_OPT (\"xscale\",\t  ARM_ARCH_XSCALE,\tFPU_ARCH_VFP),\n   ARM_ARCH_OPT (\"iwmmxt\",\t  ARM_ARCH_IWMMXT,\tFPU_ARCH_VFP),\n   ARM_ARCH_OPT (\"iwmmxt2\",\t  ARM_ARCH_IWMMXT2,\tFPU_ARCH_VFP),\n-  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE }\n+  { NULL, 0, ARM_ARCH_NONE, ARM_ARCH_NONE, NULL }\n };\n #undef ARM_ARCH_OPT\n \n@@ -26402,6 +26603,8 @@ struct arm_option_extension_value_table\n #define ARM_EXT_OPT(N, M, C, AA) { N, sizeof (N) - 1, M, C, { AA, ARM_ANY } }\n #define ARM_EXT_OPT2(N, M, C, AA1, AA2) { N, sizeof (N) - 1, M, C, {AA1, AA2} }\n \n+/* DEPRECATED: Refrain from using this table to add any new extensions, instead\n+   use the context sensitive approach using arm_ext_table's.  */\n static const struct arm_option_extension_value_table arm_extensions[] =\n {\n   ARM_EXT_OPT (\"crc\",  ARCH_CRC_ARMV8, ARM_FEATURE_COPROC (CRC_EXT_ARMV8),\n@@ -26574,7 +26777,8 @@ struct arm_long_option_table\n \n static bfd_boolean\n arm_parse_extension (const char *str, const arm_feature_set *opt_set,\n-\t\t     arm_feature_set *ext_set)\n+\t\t     arm_feature_set *ext_set,\n+\t\t     const struct arm_ext_table *ext_table)\n {\n   /* We insist on extensions being specified in alphabetical order, and with\n      extensions being added before being removed.  We achieve this by having\n@@ -26640,6 +26844,41 @@ arm_parse_extension (const char *str, const arm_feature_set *opt_set,\n       gas_assert (adding_value != -1);\n       gas_assert (opt != NULL);\n \n+      if (ext_table != NULL)\n+\t{\n+\t  const struct arm_ext_table * ext_opt = ext_table;\n+\t  bfd_boolean found = FALSE;\n+\t  for (; ext_opt->name != NULL; ext_opt++)\n+\t    if (ext_opt->name_len == len\n+\t\t&& strncmp (ext_opt->name, str, len) == 0)\n+\t      {\n+\t\tif (adding_value)\n+\t\t  {\n+\t\t    if (ARM_FEATURE_ZERO (ext_opt->merge))\n+\t\t\t/* TODO: Option not supported.  When we remove the\n+\t\t\t   legacy table this case should error out.  */\n+\t\t\tcontinue;\n+\n+\t\t    ARM_MERGE_FEATURE_SETS (*ext_set, *ext_set, ext_opt->merge);\n+\t\t  }\n+\t\telse\n+\t\t  {\n+\t\t    if (ARM_FEATURE_ZERO (ext_opt->clear))\n+\t\t\t/* TODO: Option not supported.  When we remove the\n+\t\t\t   legacy table this case should error out.  */\n+\t\t\tcontinue;\n+\t\t    ARM_CLEAR_FEATURE (*ext_set, *ext_set, ext_opt->clear);\n+\t\t  }\n+\t\tfound = TRUE;\n+\t\tbreak;\n+\t      }\n+\t  if (found)\n+\t    {\n+\t      str = ext;\n+\t      continue;\n+\t    }\n+\t}\n+\n       /* Scan over the options table trying to find an exact match. */\n       for (; opt->name != NULL; opt++)\n \tif (opt->name_len == len && strncmp (opt->name, str, len) == 0)\n@@ -26748,7 +26987,7 @@ arm_parse_cpu (const char *str)\n \t  }\n \n \tif (ext != NULL)\n-\t  return arm_parse_extension (ext, mcpu_cpu_opt, mcpu_ext_opt);\n+\t  return arm_parse_extension (ext, mcpu_cpu_opt, mcpu_ext_opt, NULL);\n \n \treturn TRUE;\n       }\n@@ -26786,7 +27025,8 @@ arm_parse_arch (const char *str)\n \tstrcpy (selected_cpu_name, opt->name);\n \n \tif (ext != NULL)\n-\t  return arm_parse_extension (ext, march_cpu_opt, march_ext_opt);\n+\t  return arm_parse_extension (ext, march_cpu_opt, march_ext_opt,\n+\t\t\t\t      opt->ext_table);\n \n \treturn TRUE;\n       }"
    },
    {
      "sha": "184d7160a887d3512de50255c17bcbb1ba661667",
      "filename": "gas/doc/c-arm.texi",
      "status": "modified",
      "additions": 164,
      "deletions": 3,
      "changes": 167,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/doc/c-arm.texi",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/doc/c-arm.texi",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/doc/c-arm.texi?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -248,16 +248,177 @@ names are recognized:\n @code{armv8-r},\n @code{armv8.4-a},\n @code{armv8.5-a},\n-@code{iwmmxt}\n+@code{armv8-m.base},\n+@code{armv8-m.main},\n+@code{iwmmxt},\n @code{iwmmxt2}\n and\n @code{xscale}.\n If both @code{-mcpu} and\n @code{-march} are specified, the assembler will use\n the setting for @code{-mcpu}.\n \n-The architecture option can be extended with the same instruction set\n-extension options as the @code{-mcpu} option.\n+The architecture option can be extended with a set extension options.  These\n+extensions are context sensitive, i.e. the same extension may mean different\n+things when used with different architectures.  When used together with a\n+@code{-mfpu} option, the union of both feature enablement is taken.\n+See their availability and meaning below:\n+\n+For @code{armv5te}, @code{armv5texp}, @code{armv5tej}, @code{armv6}, @code{armv6j}, @code{armv6k}, @code{armv6z}, @code{armv6kz}, @code{armv6zk}, @code{armv6t2}, @code{armv6kt2} and @code{armv6zt2}:\n+\n+@code{+fp}: Enables VFPv2 instructions.\n+@code{+nofp}: Disables all FPU instrunctions.\n+\n+For @code{armv7}:\n+\n+@code{+fp}: Enables VFPv3 instructions with 16 double-word registers.\n+@code{+nofp}: Disables all FPU instructions.\n+\n+For @code{armv7-a}:\n+\n+@code{+fp}: Enables VFPv3 instructions with 16 double-word registers.\n+@code{+vfpv3-d16}: Alias for @code{+fp}.\n+@code{+vfpv3}: Enables VFPv3 instructions with 32 double-word registers.\n+@code{+vfpv3-d16-fp16}: Enables VFPv3 with half precision floating-point\n+conversion instructions and 16 double-word registers.\n+@code{+vfpv3-fp16}: Enables VFPv3 with half precision floating-point conversion\n+instructions and 32 double-word registers.\n+@code{+vfpv4-d16}: Enables VFPv4 instructions with 16 double-word registers.\n+@code{+vfpv4}: Enables VFPv4 instructions with 32 double-word registers.\n+@code{+simd}: Enables VFPv3 and NEONv1 instructions with 32 double-word\n+registers.\n+@code{+neon}: Alias for @code{+simd}.\n+@code{+neon-vfpv3}: Alias for @code{+simd}.\n+@code{+neon-fp16}: Enables VFPv3, half precision floating-point conversion and\n+NEONv1 instructions with 32 double-word registers.\n+@code{+neon-vfpv4}: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32\n+double-word registers.\n+@code{+mp}: Enables Multiprocessing Extensions.\n+@code{+sec}: Enables Security Extensions.\n+@code{+nofp}: Disables all FPU and NEON instructions.\n+@code{+nosimd}: Disables all NEON instructions.\n+\n+For @code{armv7ve}:\n+\n+@code{+fp}: Enables VFPv4 instructions with 16 double-word registers.\n+@code{+vfpv4-d16}: Alias for @code{+fp}.\n+@code{+vfpv3-d16}: Enables VFPv3 instructions with 16 double-word registers.\n+@code{+vfpv3}: Enables VFPv3 instructions with 32 double-word registers.\n+@code{+vfpv3-d16-fp16}: Enables VFPv3 with half precision floating-point\n+conversion instructions and 16 double-word registers.\n+@code{+vfpv3-fp16}: Enables VFPv3 with half precision floating-point conversion\n+instructions and 32 double-word registers.\n+@code{+vfpv4}: Enables VFPv4 instructions with 32 double-word registers.\n+@code{+simd}: Enables VFPv4 and NEONv1 with Fused-MAC instructions and 32\n+double-word registers.\n+@code{+neon-vfpv4}: Alias for @code{+simd}.\n+@code{+neon}: Enables VFPv3 and NEONv1 instructions with 32 double-word\n+registers.\n+@code{+neon-vfpv3}: Alias for @code{+neon}.\n+@code{+neon-fp16}: Enables VFPv3, half precision floating-point conversion and\n+NEONv1 instructions with 32 double-word registers.\n+double-word registers.\n+@code{+nofp}: Disables all FPU and NEON instructions.\n+@code{+nosimd}: Disables all NEON instructions.\n+\n+For @code{armv7-r}:\n+\n+@code{+fp.sp}: Enables single-precision only VFPv3 instructions with 16\n+double-word registers.\n+@code{+vfpv3xd}: Alias for @code{+fp.sp}.\n+@code{+fp}: Enables VFPv3 instructions with 16 double-word registers.\n+@code{+vfpv3-d16}: Alias for @code{+fp}.\n+@code{+vfpv3xd-fp16}: Enables single-precision only VFPv3 and half\n+floating-point conversion instructions with 16 double-word registers.\n+@code{+vfpv3-d16-fp16}: Enables VFPv3 and half precision floating-point\n+conversion instructions with 16 double-word registers.\n+@code{+idiv}: Enables integer division instructions in ARM mode.\n+@code{+nofp}: Disables all FPU instructions.\n+\n+For @code{armv7e-m}:\n+\n+@code{+fp}: Enables single-precision only VFPv4 instructions with 16\n+double-word registers.\n+@code{+vfpvf4-sp-d16}: Alias for @code{+fp}.\n+@code{+fpv5}: Enables single-precision only VFPv5 instructions with 16\n+double-word registers.\n+@code{+fp.dp}: Enables VFPv5 instructions with 16 double-word registers.\n+@code{+fpv5-d16\"}: Alias for @code{+fp.dp}.\n+@code{+nofp}: Disables all FPU instructions.\n+\n+For @code{armv8-m.main}:\n+\n+@code{+dsp}: Enables DSP Extension.\n+@code{+fp}: Enables single-precision only VFPv5 instructions with 16\n+double-word registers.\n+@code{+fp.dp}: Enables VFPv5 instructions with 16 double-word registers.\n+@code{+nofp}: Disables all FPU instructions.\n+@code{+nodsp}: Disables DSP Extension.\n+\n+For @code{armv8-a}:\n+\n+@code{+crc}: Enables CRC32 Extension.\n+@code{+simd}: Enables VFP and NEON for Armv8-A.\n+@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies\n+@code{+simd}.\n+@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A.\n+@code{+predres}: Enables Execution and Data Prediction Restriction Instruction\n+for Armv8-A.\n+@code{+nofp}: Disables all FPU, NEON and Cryptography Extensions.\n+@code{+nocrypto}: Disables Cryptography Extensions.\n+\n+For @code{armv8.1-a}:\n+\n+@code{+simd}: Enables VFP and NEON for Armv8.1-A.\n+@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies\n+@code{+simd}.\n+@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A.\n+@code{+predres}: Enables Execution and Data Prediction Restriction Instruction\n+for Armv8-A.\n+@code{+nofp}: Disables all FPU, NEON and Cryptography Extensions.\n+@code{+nocrypto}: Disables Cryptography Extensions.\n+\n+For @code{armv8.2-a} and @code{armv8.3-a}:\n+\n+@code{+simd}: Enables VFP and NEON for Armv8.1-A.\n+@code{+fp16}: Enables FP16 Extension for Armv8.2-A, implies @code{+simd}.\n+@code{+fp16fml}: Enables FP16 Floating Point Multiplication Variant Extensions\n+for Armv8.2-A, implies @code{+fp16}.\n+@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies\n+@code{+simd}.\n+@code{+dotprod}: Enables Dot Product Extensions for Armv8.2-A, implies\n+@code{+simd}.\n+@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A.\n+@code{+predres}: Enables Execution and Data Prediction Restriction Instruction\n+for Armv8-A.\n+@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions.\n+@code{+nocrypto}: Disables Cryptography Extensions.\n+\n+For @code{armv8.4-a}:\n+\n+@code{+simd}: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for\n+Armv8.2-A.\n+@code{+fp16}: Enables FP16 Floating Point and Floating Point Multiplication\n+Variant Extensions for Armv8.2-A, implies @code{+simd}.\n+@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies\n+@code{+simd}.\n+@code{+sb}: Enables Speculation Barrier Instruction for Armv8-A.\n+@code{+predres}: Enables Execution and Data Prediction Restriction Instruction\n+for Armv8-A.\n+@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions.\n+@code{+nocryptp}: Disables Cryptography Extensions.\n+\n+For @code{armv8.5-a}:\n+\n+@code{+simd}: Enables VFP and NEON for Armv8.1-A and Dot Product Extensions for\n+Armv8.2-A.\n+@code{+fp16}: Enables FP16 Floating Point and Floating Point Multiplication\n+Variant Extensions for Armv8.2-A, implies @code{+simd}.\n+@code{+crypto}: Enables Cryptography Extensions for Armv8-A, implies\n+@code{+simd}.\n+@code{+nofp}: Disables all FPU, NEON, Cryptography and Dot Product Extensions.\n+@code{+nocryptp}: Disables Cryptography Extensions.\n+\n \n @cindex @code{-mfpu=} command-line option, ARM\n @item -mfpu=@var{floating-point-format}"
    },
    {
      "sha": "b98e7cf7b24806b77d70cc56d5f4a6bef040394a",
      "filename": "gas/testsuite/gas/arm/armv8-2-fp16-scalar-bad-ext.d",
      "status": "added",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-scalar-bad-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-scalar-bad-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8-2-fp16-scalar-bad-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,4 @@\n+#name: Invalid armv8.2-a scalar fp16\n+#source: armv8-2-fp16-scalar-bad.s\n+#as: -march=armv8.2-a+fp16\n+#error_output: armv8-2-fp16-scalar-bad.l"
    },
    {
      "sha": "0b5e4e4861c6522e4cc24d63051fad3e9c145939",
      "filename": "gas/testsuite/gas/arm/armv8-2-fp16-scalar-ext.d",
      "status": "added",
      "additions": 75,
      "deletions": 0,
      "changes": 75,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-scalar-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-scalar-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8-2-fp16-scalar-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,75 @@\n+#name: ARM v8.2 FP16 support on scalar\n+#source: armv8-2-fp16-scalar.s\n+#objdump: -d\n+#as: -march=armv8.2-a+fp16\n+#skip: *-*-pe *-*-wince\n+\n+.*: +file format .*arm.*\n+Disassembly of section .text:\n+\n+00000000 <label-0xc>:\n+   0:\tee001910 \tvmov.f16\ts0, r1\n+   4:\tee100990 \tvmov.f16\tr0, s1\n+   8:\teeb00900 \tvmov.f16\ts0, #0\t; 0x40000000  2.0\n+\n+0000000c <label>:\n+   c:\t00000ffe \t.word\t0x00000ffe\n+  10:\ted5f1906 \tvldr.16\ts3, \\[pc, #-12\\]\t; c <label>\n+  14:\ted1f3902 \tvldr.16\ts6, \\[pc, #-4\\]\t; 18 <label\\+0xc>\n+  18:\teddf1902 \tvldr.16\ts3, \\[pc, #4\\]\t; 24 <label\\+0x18>\n+  1c:\tedd00902 \tvldr.16\ts1, \\[r0, #4\\]\n+  20:\ted101902 \tvldr.16\ts2, \\[r0, #-4\\]\n+  24:\ted803902 \tvstr.16\ts6, \\[r0, #4\\]\n+  28:\ted405902 \tvstr.16\ts11, \\[r0, #-4\\]\n+  2c:\teec6298c \tvdiv.f16\ts5, s13, s24\n+  30:\teee6298c \tvfma.f16\ts5, s13, s24\n+  34:\teee629cc \tvfms.f16\ts5, s13, s24\n+  38:\teed629cc \tvfnma.f16\ts5, s13, s24\n+  3c:\teed6298c \tvfnms.f16\ts5, s13, s24\n+  40:\tfec6298c \tvmaxnm.f16\ts5, s13, s24\n+  44:\tfec629cc \tvminnm.f16\ts5, s13, s24\n+  48:\tee46298c \tvmla.f16\ts5, s13, s24\n+  4c:\tee4629cc \tvmls.f16\ts5, s13, s24\n+  50:\tee66298c \tvmul.f16\ts5, s13, s24\n+  54:\tee5629cc \tvnmla.f16\ts5, s13, s24\n+  58:\tee56298c \tvnmls.f16\ts5, s13, s24\n+  5c:\tee6629cc \tvnmul.f16\ts5, s13, s24\n+  60:\tee7629cc \tvsub.f16\ts5, s13, s24\n+  64:\teef029c6 \tvabs.f16\ts5, s12\n+  68:\tee722986 \tvadd.f16\ts5, s5, s12\n+  6c:\teef129c6 \tvsqrt.f16\ts5, s12\n+  70:\teef12946 \tvneg.f16\ts5, s12\n+  74:\teeb51940 \tvcmp.f16\ts2, #0.0\n+  78:\teeb519c0 \tvcmpe.f16\ts2, #0.0\n+  7c:\teef42966 \tvcmp.f16\ts5, s13\n+  80:\teef429e6 \tvcmpe.f16\ts5, s13\n+  84:\tfe4629ab \tvseleq.f16\ts5, s13, s23\n+  88:\tfe6629ab \tvselge.f16\ts5, s13, s23\n+  8c:\tfe5629ab \tvselvs.f16\ts5, s13, s23\n+  90:\teefd19c4 \tvcvt.s32.f16\ts3, s8\n+  94:\teefc19c4 \tvcvt.u32.f16\ts3, s8\n+  98:\teef819c4 \tvcvt.f16.s32\ts3, s8\n+  9c:\teef81944 \tvcvt.f16.u32\ts3, s8\n+  a0:\teefa39e1 \tvcvt.f16.s32\ts7, s7, #29\n+  a4:\teefb39e1 \tvcvt.f16.u32\ts7, s7, #29\n+  a8:\teefe39e1 \tvcvt.s32.f16\ts7, s7, #29\n+  ac:\teeff39e1 \tvcvt.u32.f16\ts7, s7, #29\n+  b0:\tfefc29c5 \tvcvta.s32.f16\ts5, s10\n+  b4:\tfefc2945 \tvcvta.u32.f16\ts5, s10\n+  b8:\tfeff29c5 \tvcvtm.s32.f16\ts5, s10\n+  bc:\tfeff2945 \tvcvtm.u32.f16\ts5, s10\n+  c0:\tfefd29c5 \tvcvtn.s32.f16\ts5, s10\n+  c4:\tfefd2945 \tvcvtn.u32.f16\ts5, s10\n+  c8:\tfefe29c5 \tvcvtp.s32.f16\ts5, s10\n+  cc:\tfefe2945 \tvcvtp.u32.f16\ts5, s10\n+  d0:\teefc2945 \tvcvtr.u32.f16\ts5, s10\n+  d4:\teefd2945 \tvcvtr.s32.f16\ts5, s10\n+  d8:\tfef81965 \tvrinta.f16\ts3, s11\n+  dc:\tfefb1965 \tvrintm.f16\ts3, s11\n+  e0:\tfef91965 \tvrintn.f16\ts3, s11\n+  e4:\tfefa1965 \tvrintp.f16\ts3, s11\n+  e8:\teef61965 \tvrintr.f16\ts3, s11\n+  ec:\teef71965 \tvrintx.f16\ts3, s11\n+  f0:\teef619e5 \tvrintz.f16\ts3, s11\n+  f4:\tfef02ae4 \tvins.f16\ts5, s9\n+  f8:\tfef02a64 \tvmovx.f16\ts5, s9"
    },
    {
      "sha": "9b1ab0aaeaabb12764c0498ee41ab09e966116d8",
      "filename": "gas/testsuite/gas/arm/armv8-2-fp16-scalar-thumb-ext.d",
      "status": "added",
      "additions": 75,
      "deletions": 0,
      "changes": 75,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-scalar-thumb-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-scalar-thumb-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8-2-fp16-scalar-thumb-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,75 @@\n+#name: ARM v8.2 FP16 support on scalar (Thumb)\n+#source: armv8-2-fp16-scalar.s\n+#objdump: -d\n+#as: -march=armv8.2-a+fp16 -mthumb\n+#skip: *-*-pe *-*-wince\n+\n+.*: +file format .*arm.*\n+Disassembly of section .text:\n+\n+00000000 <label-0xc>:\n+   0:\tee00 1910 \tvmov.f16\ts0, r1\n+   4:\tee10 0990 \tvmov.f16\tr0, s1\n+   8:\teeb0 0900 \tvmov.f16\ts0, #0\t; 0x40000000  2.0\n+\n+0000000c <label>:\n+   c:\t00000ffe \t.word\t0x00000ffe\n+  10:\ted5f 1904 \tvldr.16\ts3, \\[pc, #-8\\]\t; c <label>\n+  14:\ted1f 3902 \tvldr.16\ts6, \\[pc, #-4\\]\t; 14 <label\\+0x8>\n+  18:\teddf 1902 \tvldr.16\ts3, \\[pc, #4\\]\t; 20 <label\\+0x14>\n+  1c:\tedd0 0902 \tvldr.16\ts1, \\[r0, #4\\]\n+  20:\ted10 1902 \tvldr.16\ts2, \\[r0, #-4\\]\n+  24:\ted80 3902 \tvstr.16\ts6, \\[r0, #4\\]\n+  28:\ted40 5902 \tvstr.16\ts11, \\[r0, #-4\\]\n+  2c:\teec6 298c \tvdiv.f16\ts5, s13, s24\n+  30:\teee6 298c \tvfma.f16\ts5, s13, s24\n+  34:\teee6 29cc \tvfms.f16\ts5, s13, s24\n+  38:\teed6 29cc \tvfnma.f16\ts5, s13, s24\n+  3c:\teed6 298c \tvfnms.f16\ts5, s13, s24\n+  40:\tfec6 298c \tvmaxnm.f16\ts5, s13, s24\n+  44:\tfec6 29cc \tvminnm.f16\ts5, s13, s24\n+  48:\tee46 298c \tvmla.f16\ts5, s13, s24\n+  4c:\tee46 29cc \tvmls.f16\ts5, s13, s24\n+  50:\tee66 298c \tvmul.f16\ts5, s13, s24\n+  54:\tee56 29cc \tvnmla.f16\ts5, s13, s24\n+  58:\tee56 298c \tvnmls.f16\ts5, s13, s24\n+  5c:\tee66 29cc \tvnmul.f16\ts5, s13, s24\n+  60:\tee76 29cc \tvsub.f16\ts5, s13, s24\n+  64:\teef0 29c6 \tvabs.f16\ts5, s12\n+  68:\tee72 2986 \tvadd.f16\ts5, s5, s12\n+  6c:\teef1 29c6 \tvsqrt.f16\ts5, s12\n+  70:\teef1 2946 \tvneg.f16\ts5, s12\n+  74:\teeb5 1940 \tvcmp.f16\ts2, #0.0\n+  78:\teeb5 19c0 \tvcmpe.f16\ts2, #0.0\n+  7c:\teef4 2966 \tvcmp.f16\ts5, s13\n+  80:\teef4 29e6 \tvcmpe.f16\ts5, s13\n+  84:\tfe46 29ab \tvseleq.f16\ts5, s13, s23\n+  88:\tfe66 29ab \tvselge.f16\ts5, s13, s23\n+  8c:\tfe56 29ab \tvselvs.f16\ts5, s13, s23\n+  90:\teefd 19c4 \tvcvt.s32.f16\ts3, s8\n+  94:\teefc 19c4 \tvcvt.u32.f16\ts3, s8\n+  98:\teef8 19c4 \tvcvt.f16.s32\ts3, s8\n+  9c:\teef8 1944 \tvcvt.f16.u32\ts3, s8\n+  a0:\teefa 39e1 \tvcvt.f16.s32\ts7, s7, #29\n+  a4:\teefb 39e1 \tvcvt.f16.u32\ts7, s7, #29\n+  a8:\teefe 39e1 \tvcvt.s32.f16\ts7, s7, #29\n+  ac:\teeff 39e1 \tvcvt.u32.f16\ts7, s7, #29\n+  b0:\tfefc 29c5 \tvcvta.s32.f16\ts5, s10\n+  b4:\tfefc 2945 \tvcvta.u32.f16\ts5, s10\n+  b8:\tfeff 29c5 \tvcvtm.s32.f16\ts5, s10\n+  bc:\tfeff 2945 \tvcvtm.u32.f16\ts5, s10\n+  c0:\tfefd 29c5 \tvcvtn.s32.f16\ts5, s10\n+  c4:\tfefd 2945 \tvcvtn.u32.f16\ts5, s10\n+  c8:\tfefe 29c5 \tvcvtp.s32.f16\ts5, s10\n+  cc:\tfefe 2945 \tvcvtp.u32.f16\ts5, s10\n+  d0:\teefc 2945 \tvcvtr.u32.f16\ts5, s10\n+  d4:\teefd 2945 \tvcvtr.s32.f16\ts5, s10\n+  d8:\tfef8 1965 \tvrinta.f16\ts3, s11\n+  dc:\tfefb 1965 \tvrintm.f16\ts3, s11\n+  e0:\tfef9 1965 \tvrintn.f16\ts3, s11\n+  e4:\tfefa 1965 \tvrintp.f16\ts3, s11\n+  e8:\teef6 1965 \tvrintr.f16\ts3, s11\n+  ec:\teef7 1965 \tvrintx.f16\ts3, s11\n+  f0:\teef6 19e5 \tvrintz.f16\ts3, s11\n+  f4:\tfef0 2ae4 \tvins.f16\ts5, s9\n+  f8:\tfef0 2a64 \tvmovx.f16\ts5, s9"
    },
    {
      "sha": "d551234beaa2467ab33cb5e99a811f11e37629a1",
      "filename": "gas/testsuite/gas/arm/armv8-2-fp16-simd-ext.d",
      "status": "added",
      "additions": 159,
      "deletions": 0,
      "changes": 159,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8-2-fp16-simd-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,159 @@\n+#name: ARM v8.2 FP16 support on SIMD\n+#source: armv8-2-fp16-simd.s\n+#objdump: -d\n+#as: -march=armv8.2-a+fp16\n+#skip: *-*-pe *-*-wince\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+00000000 <func>:\n+   0:\tf3342d0e \tvabd.f16\td2, d4, d14\n+   4:\tf3384d6c \tvabd.f16\tq2, q4, q14\n+   8:\tf2142f0e \tvmax.f16\td2, d4, d14\n+   c:\tf2184f6c \tvmax.f16\tq2, q4, q14\n+  10:\tf2342f0e \tvmin.f16\td2, d4, d14\n+  14:\tf2384f6c \tvmin.f16\tq2, q4, q14\n+  18:\tf3300dec \tvabd.f16\tq0, q8, q14\n+  1c:\tf2100fec \tvmax.f16\tq0, q8, q14\n+  20:\tf2300fec \tvmin.f16\tq0, q8, q14\n+  24:\tf3331d0f \tvabd.f16\td1, d3, d15\n+  28:\tf3310d08 \tvabd.f16\td0, d1, d8\n+  2c:\tf3b50708 \tvabs.f16\td0, d8\n+  30:\tf3b50760 \tvabs.f16\tq0, q8\n+  34:\tf3b50788 \tvneg.f16\td0, d8\n+  38:\tf3b507e0 \tvneg.f16\tq0, q8\n+  3c:\tf3b5474c \tvabs.f16\tq2, q6\n+  40:\tf3b547cc \tvneg.f16\tq2, q6\n+  44:\tf3b57703 \tvabs.f16\td7, d3\n+  48:\tf3b59781 \tvneg.f16\td9, d1\n+  4c:\tf3142e1e \tvacge.f16\td2, d4, d14\n+  50:\tf3184e7c \tvacge.f16\tq2, q4, q14\n+  54:\tf3342e1e \tvacgt.f16\td2, d4, d14\n+  58:\tf3384e7c \tvacgt.f16\tq2, q4, q14\n+  5c:\tf33e2e14 \tvacgt.f16\td2, d14, d4\n+  60:\tf33c4ed8 \tvacgt.f16\tq2, q14, q4\n+  64:\tf31e2e14 \tvacge.f16\td2, d14, d4\n+  68:\tf31c4ed8 \tvacge.f16\tq2, q14, q4\n+  6c:\tf2142e0e \tvceq.f16\td2, d4, d14\n+  70:\tf2184e6c \tvceq.f16\tq2, q4, q14\n+  74:\tf3142e0e \tvcge.f16\td2, d4, d14\n+  78:\tf3184e6c \tvcge.f16\tq2, q4, q14\n+  7c:\tf3342e0e \tvcgt.f16\td2, d4, d14\n+  80:\tf3384e6c \tvcgt.f16\tq2, q4, q14\n+  84:\tf31e2e04 \tvcge.f16\td2, d14, d4\n+  88:\tf31c4ec8 \tvcge.f16\tq2, q14, q4\n+  8c:\tf33e2e04 \tvcgt.f16\td2, d14, d4\n+  90:\tf33c4ec8 \tvcgt.f16\tq2, q14, q4\n+  94:\tf3100efc \tvacge.f16\tq0, q8, q14\n+  98:\tf3300efc \tvacgt.f16\tq0, q8, q14\n+  9c:\tf33c0ef0 \tvacgt.f16\tq0, q14, q8\n+  a0:\tf31c0ef0 \tvacge.f16\tq0, q14, q8\n+  a4:\tf2100eec \tvceq.f16\tq0, q8, q14\n+  a8:\tf3100eec \tvcge.f16\tq0, q8, q14\n+  ac:\tf3300eec \tvcgt.f16\tq0, q8, q14\n+  b0:\tf31c0ee0 \tvcge.f16\tq0, q14, q8\n+  b4:\tf33c0ee0 \tvcgt.f16\tq0, q14, q8\n+  b8:\tf2142d0e \tvadd.f16\td2, d4, d14\n+  bc:\tf2184d6c \tvadd.f16\tq2, q4, q14\n+  c0:\tf2342d0e \tvsub.f16\td2, d4, d14\n+  c4:\tf2384d6c \tvsub.f16\tq2, q4, q14\n+  c8:\tf2100dec \tvadd.f16\tq0, q8, q14\n+  cc:\tf2300dec \tvsub.f16\tq0, q8, q14\n+  d0:\tf3142f1e \tvmaxnm.f16\td2, d4, d14\n+  d4:\tf3184f7c \tvmaxnm.f16\tq2, q4, q14\n+  d8:\tf3342f1e \tvminnm.f16\td2, d4, d14\n+  dc:\tf3384f7c \tvminnm.f16\tq2, q4, q14\n+  e0:\tf2142c1e \tvfma.f16\td2, d4, d14\n+  e4:\tf2184c7c \tvfma.f16\tq2, q4, q14\n+  e8:\tf2342c1e \tvfms.f16\td2, d4, d14\n+  ec:\tf2384c7c \tvfms.f16\tq2, q4, q14\n+  f0:\tf2142d1e \tvmla.f16\td2, d4, d14\n+  f4:\tf2184d7c \tvmla.f16\tq2, q4, q14\n+  f8:\tf2342d1e \tvmls.f16\td2, d4, d14\n+  fc:\tf2384d7c \tvmls.f16\tq2, q4, q14\n+ 100:\tf3b6458e \tvrintz.f16\td4, d14\n+ 104:\tf3b685ec \tvrintz.f16\tq4, q14\n+ 108:\tf3b6448e \tvrintx.f16\td4, d14\n+ 10c:\tf3b684ec \tvrintx.f16\tq4, q14\n+ 110:\tf3b6450e \tvrinta.f16\td4, d14\n+ 114:\tf3b6856c \tvrinta.f16\tq4, q14\n+ 118:\tf3b6440e \tvrintn.f16\td4, d14\n+ 11c:\tf3b6846c \tvrintn.f16\tq4, q14\n+ 120:\tf3b6478e \tvrintp.f16\td4, d14\n+ 124:\tf3b687ec \tvrintp.f16\tq4, q14\n+ 128:\tf3b6468e \tvrintm.f16\td4, d14\n+ 12c:\tf3b686ec \tvrintm.f16\tq4, q14\n+ 130:\tf3184d0e \tvpadd.f16\td4, d8, d14\n+ 134:\tf3b74508 \tvrecpe.f16\td4, d8\n+ 138:\tf3b78560 \tvrecpe.f16\tq4, q8\n+ 13c:\tf3b74588 \tvrsqrte.f16\td4, d8\n+ 140:\tf3b785e0 \tvrsqrte.f16\tq4, q8\n+ 144:\tf3b70564 \tvrecpe.f16\tq0, q10\n+ 148:\tf3b705e4 \tvrsqrte.f16\tq0, q10\n+ 14c:\tf21a8f1c \tvrecps.f16\td8, d10, d12\n+ 150:\tf2540ff8 \tvrecps.f16\tq8, q10, q12\n+ 154:\tf23a8f1c \tvrsqrts.f16\td8, d10, d12\n+ 158:\tf2740ff8 \tvrsqrts.f16\tq8, q10, q12\n+ 15c:\tf2104f58 \tvrecps.f16\tq2, q0, q4\n+ 160:\tf2304f58 \tvrsqrts.f16\tq2, q0, q4\n+ 164:\tf3184f0e \tvpmax.f16\td4, d8, d14\n+ 168:\tf338af02 \tvpmin.f16\td10, d8, d2\n+ 16c:\tf3184d1e \tvmul.f16\td4, d8, d14\n+ 170:\tf3107d11 \tvmul.f16\td7, d0, d1\n+ 174:\tf3104dd0 \tvmul.f16\tq2, q8, q0\n+ 178:\tf3b7600c \tvcvta.s16.f16\td6, d12\n+ 17c:\tf3b7c068 \tvcvta.s16.f16\tq6, q12\n+ 180:\tf3b7630c \tvcvtm.s16.f16\td6, d12\n+ 184:\tf3b7c368 \tvcvtm.s16.f16\tq6, q12\n+ 188:\tf3b7610c \tvcvtn.s16.f16\td6, d12\n+ 18c:\tf3b7c168 \tvcvtn.s16.f16\tq6, q12\n+ 190:\tf3b7620c \tvcvtp.s16.f16\td6, d12\n+ 194:\tf3b7c268 \tvcvtp.s16.f16\tq6, q12\n+ 198:\tf3b7608c \tvcvta.u16.f16\td6, d12\n+ 19c:\tf3b7c0e8 \tvcvta.u16.f16\tq6, q12\n+ 1a0:\tf3b7638c \tvcvtm.u16.f16\td6, d12\n+ 1a4:\tf3b7c3e8 \tvcvtm.u16.f16\tq6, q12\n+ 1a8:\tf3b7618c \tvcvtn.u16.f16\td6, d12\n+ 1ac:\tf3b7c1e8 \tvcvtn.u16.f16\tq6, q12\n+ 1b0:\tf3b7628c \tvcvtp.u16.f16\td6, d12\n+ 1b4:\tf3b7c2e8 \tvcvtp.u16.f16\tq6, q12\n+ 1b8:\tf3b7e700 \tvcvt.s16.f16\td14, d0\n+ 1bc:\tf3f7c740 \tvcvt.s16.f16\tq14, q0\n+ 1c0:\tf3b7e780 \tvcvt.u16.f16\td14, d0\n+ 1c4:\tf3f7c7c0 \tvcvt.u16.f16\tq14, q0\n+ 1c8:\tf3b7e600 \tvcvt.f16.s16\td14, d0\n+ 1cc:\tf3f7c640 \tvcvt.f16.s16\tq14, q0\n+ 1d0:\tf3b7e680 \tvcvt.f16.u16\td14, d0\n+ 1d4:\tf3f7c6c0 \tvcvt.f16.u16\tq14, q0\n+ 1d8:\tf2bded10 \tvcvt.s16.f16\td14, d0, #3\n+ 1dc:\tf2fdcd50 \tvcvt.s16.f16\tq14, q0, #3\n+ 1e0:\tf3bded10 \tvcvt.u16.f16\td14, d0, #3\n+ 1e4:\tf3fdcd50 \tvcvt.u16.f16\tq14, q0, #3\n+ 1e8:\tf2bdec10 \tvcvt.f16.s16\td14, d0, #3\n+ 1ec:\tf2fdcc50 \tvcvt.f16.s16\tq14, q0, #3\n+ 1f0:\tf3bdec10 \tvcvt.f16.u16\td14, d0, #3\n+ 1f4:\tf3fdcc50 \tvcvt.f16.u16\tq14, q0, #3\n+ 1f8:\tf3b5e502 \tvceq.f16\td14, d2, #0\n+ 1fc:\tf3f5c544 \tvceq.f16\tq14, q2, #0\n+ 200:\tf3b5e482 \tvcge.f16\td14, d2, #0\n+ 204:\tf3f5c4c4 \tvcge.f16\tq14, q2, #0\n+ 208:\tf3b5e402 \tvcgt.f16\td14, d2, #0\n+ 20c:\tf3f5c444 \tvcgt.f16\tq14, q2, #0\n+ 210:\tf3b5e582 \tvcle.f16\td14, d2, #0\n+ 214:\tf3f5c5c4 \tvcle.f16\tq14, q2, #0\n+ 218:\tf3b5e602 \tvclt.f16\td14, d2, #0\n+ 21c:\tf3f5c644 \tvclt.f16\tq14, q2, #0\n+ 220:\tf2907941 \tvmul.f16\td7, d0, d1\\[0\\]\n+ 224:\tf2984966 \tvmul.f16\td4, d8, d6\\[2\\]\n+ 228:\tf39049c8 \tvmul.f16\tq2, q8, d0\\[1\\]\n+ 22c:\tf39049ef \tvmul.f16\tq2, q8, d7\\[3\\]\n+ 230:\tf2942141 \tvmla.f16\td2, d4, d1\\[0\\]\n+ 234:\tf3984141 \tvmla.f16\tq2, q4, d1\\[0\\]\n+ 238:\tf2942541 \tvmls.f16\td2, d4, d1\\[0\\]\n+ 23c:\tf3984541 \tvmls.f16\tq2, q4, d1\\[0\\]\n+ 240:\tf298116f \tvmla.f16\td1, d8, d7\\[3\\]\n+ 244:\tf39021ef \tvmla.f16\tq1, q8, d7\\[3\\]\n+ 248:\tf298156f \tvmls.f16\td1, d8, d7\\[3\\]\n+ 24c:\tf39025ef \tvmls.f16\tq1, q8, d7\\[3\\]"
    },
    {
      "sha": "5385fe3b67ac3f26919357fd403cf432ddad9c28",
      "filename": "gas/testsuite/gas/arm/armv8-2-fp16-simd-thumb-ext.d",
      "status": "added",
      "additions": 159,
      "deletions": 0,
      "changes": 159,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-thumb-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-thumb-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8-2-fp16-simd-thumb-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,159 @@\n+#name: ARM v8.2 FP16 support on SIMD (Thumb)\n+#source: armv8-2-fp16-simd.s\n+#objdump: -d\n+#as: -march=armv8.2-a+fp16 -mthumb\n+#skip: *-*-pe *-*-wince\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+00000000 <func>:\n+   0:\tff34 2d0e \tvabd.f16\td2, d4, d14\n+   4:\tff38 4d6c \tvabd.f16\tq2, q4, q14\n+   8:\tef14 2f0e \tvmax.f16\td2, d4, d14\n+   c:\tef18 4f6c \tvmax.f16\tq2, q4, q14\n+  10:\tef34 2f0e \tvmin.f16\td2, d4, d14\n+  14:\tef38 4f6c \tvmin.f16\tq2, q4, q14\n+  18:\tff30 0dec \tvabd.f16\tq0, q8, q14\n+  1c:\tef10 0fec \tvmax.f16\tq0, q8, q14\n+  20:\tef30 0fec \tvmin.f16\tq0, q8, q14\n+  24:\tff33 1d0f \tvabd.f16\td1, d3, d15\n+  28:\tff31 0d08 \tvabd.f16\td0, d1, d8\n+  2c:\tffb5 0708 \tvabs.f16\td0, d8\n+  30:\tffb5 0760 \tvabs.f16\tq0, q8\n+  34:\tffb5 0788 \tvneg.f16\td0, d8\n+  38:\tffb5 07e0 \tvneg.f16\tq0, q8\n+  3c:\tffb5 474c \tvabs.f16\tq2, q6\n+  40:\tffb5 47cc \tvneg.f16\tq2, q6\n+  44:\tffb5 7703 \tvabs.f16\td7, d3\n+  48:\tffb5 9781 \tvneg.f16\td9, d1\n+  4c:\tff14 2e1e \tvacge.f16\td2, d4, d14\n+  50:\tff18 4e7c \tvacge.f16\tq2, q4, q14\n+  54:\tff34 2e1e \tvacgt.f16\td2, d4, d14\n+  58:\tff38 4e7c \tvacgt.f16\tq2, q4, q14\n+  5c:\tff3e 2e14 \tvacgt.f16\td2, d14, d4\n+  60:\tff3c 4ed8 \tvacgt.f16\tq2, q14, q4\n+  64:\tff1e 2e14 \tvacge.f16\td2, d14, d4\n+  68:\tff1c 4ed8 \tvacge.f16\tq2, q14, q4\n+  6c:\tef14 2e0e \tvceq.f16\td2, d4, d14\n+  70:\tef18 4e6c \tvceq.f16\tq2, q4, q14\n+  74:\tff14 2e0e \tvcge.f16\td2, d4, d14\n+  78:\tff18 4e6c \tvcge.f16\tq2, q4, q14\n+  7c:\tff34 2e0e \tvcgt.f16\td2, d4, d14\n+  80:\tff38 4e6c \tvcgt.f16\tq2, q4, q14\n+  84:\tff1e 2e04 \tvcge.f16\td2, d14, d4\n+  88:\tff1c 4ec8 \tvcge.f16\tq2, q14, q4\n+  8c:\tff3e 2e04 \tvcgt.f16\td2, d14, d4\n+  90:\tff3c 4ec8 \tvcgt.f16\tq2, q14, q4\n+  94:\tff10 0efc \tvacge.f16\tq0, q8, q14\n+  98:\tff30 0efc \tvacgt.f16\tq0, q8, q14\n+  9c:\tff3c 0ef0 \tvacgt.f16\tq0, q14, q8\n+  a0:\tff1c 0ef0 \tvacge.f16\tq0, q14, q8\n+  a4:\tef10 0eec \tvceq.f16\tq0, q8, q14\n+  a8:\tff10 0eec \tvcge.f16\tq0, q8, q14\n+  ac:\tff30 0eec \tvcgt.f16\tq0, q8, q14\n+  b0:\tff1c 0ee0 \tvcge.f16\tq0, q14, q8\n+  b4:\tff3c 0ee0 \tvcgt.f16\tq0, q14, q8\n+  b8:\tef14 2d0e \tvadd.f16\td2, d4, d14\n+  bc:\tef18 4d6c \tvadd.f16\tq2, q4, q14\n+  c0:\tef34 2d0e \tvsub.f16\td2, d4, d14\n+  c4:\tef38 4d6c \tvsub.f16\tq2, q4, q14\n+  c8:\tef10 0dec \tvadd.f16\tq0, q8, q14\n+  cc:\tef30 0dec \tvsub.f16\tq0, q8, q14\n+  d0:\tff14 2f1e \tvmaxnm.f16\td2, d4, d14\n+  d4:\tff18 4f7c \tvmaxnm.f16\tq2, q4, q14\n+  d8:\tff34 2f1e \tvminnm.f16\td2, d4, d14\n+  dc:\tff38 4f7c \tvminnm.f16\tq2, q4, q14\n+  e0:\tef14 2c1e \tvfma.f16\td2, d4, d14\n+  e4:\tef18 4c7c \tvfma.f16\tq2, q4, q14\n+  e8:\tef34 2c1e \tvfms.f16\td2, d4, d14\n+  ec:\tef38 4c7c \tvfms.f16\tq2, q4, q14\n+  f0:\tef14 2d1e \tvmla.f16\td2, d4, d14\n+  f4:\tef18 4d7c \tvmla.f16\tq2, q4, q14\n+  f8:\tef34 2d1e \tvmls.f16\td2, d4, d14\n+  fc:\tef38 4d7c \tvmls.f16\tq2, q4, q14\n+ 100:\tffb6 458e \tvrintz.f16\td4, d14\n+ 104:\tffb6 85ec \tvrintz.f16\tq4, q14\n+ 108:\tffb6 448e \tvrintx.f16\td4, d14\n+ 10c:\tffb6 84ec \tvrintx.f16\tq4, q14\n+ 110:\tffb6 450e \tvrinta.f16\td4, d14\n+ 114:\tffb6 856c \tvrinta.f16\tq4, q14\n+ 118:\tffb6 440e \tvrintn.f16\td4, d14\n+ 11c:\tffb6 846c \tvrintn.f16\tq4, q14\n+ 120:\tffb6 478e \tvrintp.f16\td4, d14\n+ 124:\tffb6 87ec \tvrintp.f16\tq4, q14\n+ 128:\tffb6 468e \tvrintm.f16\td4, d14\n+ 12c:\tffb6 86ec \tvrintm.f16\tq4, q14\n+ 130:\tff18 4d0e \tvpadd.f16\td4, d8, d14\n+ 134:\tffb7 4508 \tvrecpe.f16\td4, d8\n+ 138:\tffb7 8560 \tvrecpe.f16\tq4, q8\n+ 13c:\tffb7 4588 \tvrsqrte.f16\td4, d8\n+ 140:\tffb7 85e0 \tvrsqrte.f16\tq4, q8\n+ 144:\tffb7 0564 \tvrecpe.f16\tq0, q10\n+ 148:\tffb7 05e4 \tvrsqrte.f16\tq0, q10\n+ 14c:\tef1a 8f1c \tvrecps.f16\td8, d10, d12\n+ 150:\tef54 0ff8 \tvrecps.f16\tq8, q10, q12\n+ 154:\tef3a 8f1c \tvrsqrts.f16\td8, d10, d12\n+ 158:\tef74 0ff8 \tvrsqrts.f16\tq8, q10, q12\n+ 15c:\tef10 4f58 \tvrecps.f16\tq2, q0, q4\n+ 160:\tef30 4f58 \tvrsqrts.f16\tq2, q0, q4\n+ 164:\tff18 4f0e \tvpmax.f16\td4, d8, d14\n+ 168:\tff38 af02 \tvpmin.f16\td10, d8, d2\n+ 16c:\tff18 4d1e \tvmul.f16\td4, d8, d14\n+ 170:\tff10 7d11 \tvmul.f16\td7, d0, d1\n+ 174:\tff10 4dd0 \tvmul.f16\tq2, q8, q0\n+ 178:\tffb7 600c \tvcvta.s16.f16\td6, d12\n+ 17c:\tffb7 c068 \tvcvta.s16.f16\tq6, q12\n+ 180:\tffb7 630c \tvcvtm.s16.f16\td6, d12\n+ 184:\tffb7 c368 \tvcvtm.s16.f16\tq6, q12\n+ 188:\tffb7 610c \tvcvtn.s16.f16\td6, d12\n+ 18c:\tffb7 c168 \tvcvtn.s16.f16\tq6, q12\n+ 190:\tffb7 620c \tvcvtp.s16.f16\td6, d12\n+ 194:\tffb7 c268 \tvcvtp.s16.f16\tq6, q12\n+ 198:\tffb7 608c \tvcvta.u16.f16\td6, d12\n+ 19c:\tffb7 c0e8 \tvcvta.u16.f16\tq6, q12\n+ 1a0:\tffb7 638c \tvcvtm.u16.f16\td6, d12\n+ 1a4:\tffb7 c3e8 \tvcvtm.u16.f16\tq6, q12\n+ 1a8:\tffb7 618c \tvcvtn.u16.f16\td6, d12\n+ 1ac:\tffb7 c1e8 \tvcvtn.u16.f16\tq6, q12\n+ 1b0:\tffb7 628c \tvcvtp.u16.f16\td6, d12\n+ 1b4:\tffb7 c2e8 \tvcvtp.u16.f16\tq6, q12\n+ 1b8:\tffb7 e700 \tvcvt.s16.f16\td14, d0\n+ 1bc:\tfff7 c740 \tvcvt.s16.f16\tq14, q0\n+ 1c0:\tffb7 e780 \tvcvt.u16.f16\td14, d0\n+ 1c4:\tfff7 c7c0 \tvcvt.u16.f16\tq14, q0\n+ 1c8:\tffb7 e600 \tvcvt.f16.s16\td14, d0\n+ 1cc:\tfff7 c640 \tvcvt.f16.s16\tq14, q0\n+ 1d0:\tffb7 e680 \tvcvt.f16.u16\td14, d0\n+ 1d4:\tfff7 c6c0 \tvcvt.f16.u16\tq14, q0\n+ 1d8:\tefbd ed10 \tvcvt.s16.f16\td14, d0, #3\n+ 1dc:\teffd cd50 \tvcvt.s16.f16\tq14, q0, #3\n+ 1e0:\tffbd ed10 \tvcvt.u16.f16\td14, d0, #3\n+ 1e4:\tfffd cd50 \tvcvt.u16.f16\tq14, q0, #3\n+ 1e8:\tefbd ec10 \tvcvt.f16.s16\td14, d0, #3\n+ 1ec:\teffd cc50 \tvcvt.f16.s16\tq14, q0, #3\n+ 1f0:\tffbd ec10 \tvcvt.f16.u16\td14, d0, #3\n+ 1f4:\tfffd cc50 \tvcvt.f16.u16\tq14, q0, #3\n+ 1f8:\tffb5 e502 \tvceq.f16\td14, d2, #0\n+ 1fc:\tfff5 c544 \tvceq.f16\tq14, q2, #0\n+ 200:\tffb5 e482 \tvcge.f16\td14, d2, #0\n+ 204:\tfff5 c4c4 \tvcge.f16\tq14, q2, #0\n+ 208:\tffb5 e402 \tvcgt.f16\td14, d2, #0\n+ 20c:\tfff5 c444 \tvcgt.f16\tq14, q2, #0\n+ 210:\tffb5 e582 \tvcle.f16\td14, d2, #0\n+ 214:\tfff5 c5c4 \tvcle.f16\tq14, q2, #0\n+ 218:\tffb5 e602 \tvclt.f16\td14, d2, #0\n+ 21c:\tfff5 c644 \tvclt.f16\tq14, q2, #0\n+ 220:\tef90 7941 \tvmul.f16\td7, d0, d1\\[0\\]\n+ 224:\tef98 4966 \tvmul.f16\td4, d8, d6\\[2\\]\n+ 228:\tff90 49c8 \tvmul.f16\tq2, q8, d0\\[1\\]\n+ 22c:\tff90 49ef \tvmul.f16\tq2, q8, d7\\[3\\]\n+ 230:\tef94 2141 \tvmla.f16\td2, d4, d1\\[0\\]\n+ 234:\tff98 4141 \tvmla.f16\tq2, q4, d1\\[0\\]\n+ 238:\tef94 2541 \tvmls.f16\td2, d4, d1\\[0\\]\n+ 23c:\tff98 4541 \tvmls.f16\tq2, q4, d1\\[0\\]\n+ 240:\tef98 116f \tvmla.f16\td1, d8, d7\\[3\\]\n+ 244:\tff90 21ef \tvmla.f16\tq1, q8, d7\\[3\\]\n+ 248:\tef98 156f \tvmls.f16\td1, d8, d7\\[3\\]\n+ 24c:\tff90 25ef \tvmls.f16\tq1, q8, d7\\[3\\]"
    },
    {
      "sha": "abaeb43619b7e4eeb7a1c937dbfc856a85e603d6",
      "filename": "gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-ext.d",
      "status": "added",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,4 @@\n+#name: Reject ARM v8.2 FP16 SIMD instruction for early arch\n+#source: armv8-2-fp16-simd.s\n+#as: -march=armv8.2-a+simd\n+#error_output: armv8-2-fp16-simd-warning.l"
    },
    {
      "sha": "8f92525704d2bc5a3fbea2a03a274e54b25fccb7",
      "filename": "gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-thumb-ext.d",
      "status": "added",
      "additions": 4,
      "deletions": 0,
      "changes": 4,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-thumb-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-thumb-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8-2-fp16-simd-warning-thumb-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,4 @@\n+#name: Reject ARM v8.2 FP16 SIMD instruction for early arch (Thumb)\n+#source: armv8-2-fp16-simd.s\n+#as: -march=armv8.2-a+simd -mthumb\n+#error_output: armv8-2-fp16-simd-warning.l"
    },
    {
      "sha": "159a5302444a7be477a5649bd4d7f61b9f74923b",
      "filename": "gas/testsuite/gas/arm/armv8_2+rdma-ext.d",
      "status": "added",
      "additions": 79,
      "deletions": 0,
      "changes": 79,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_2+rdma-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_2+rdma-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_2+rdma-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,79 @@\n+#name: Valid ARMv8.2-A with ARMv8.1-A NEON instructions.\n+#as: -march=armv8.2-a+simd\n+#objdump: -dr\n+#skip: *-*-pe *-*-wince\n+#source: armv8-a+rdma.s\n+\n+.*: +file format .*arm.*\n+\n+\n+Disassembly of section .text:\n+\n+00000000 <.*>:\n+   0:\tf3110b12 \tvqrdmlah.s16\td0, d1, d2\n+   4:\tf3120b54 \tvqrdmlah.s16\tq0, q1, q2\n+   8:\tf3210b12 \tvqrdmlah.s32\td0, d1, d2\n+   c:\tf3220b54 \tvqrdmlah.s32\tq0, q1, q2\n+  10:\tf3110c12 \tvqrdmlsh.s16\td0, d1, d2\n+  14:\tf3120c54 \tvqrdmlsh.s16\tq0, q1, q2\n+  18:\tf3210c12 \tvqrdmlsh.s32\td0, d1, d2\n+  1c:\tf3220c54 \tvqrdmlsh.s32\tq0, q1, q2\n+  20:\tf2910e42 \tvqrdmlah.s16\td0, d1, d2\\[0\\]\n+  24:\tf2910e4a \tvqrdmlah.s16\td0, d1, d2\\[1\\]\n+  28:\tf2910e62 \tvqrdmlah.s16\td0, d1, d2\\[2\\]\n+  2c:\tf2910e6a \tvqrdmlah.s16\td0, d1, d2\\[3\\]\n+  30:\tf3920e42 \tvqrdmlah.s16\tq0, q1, d2\\[0\\]\n+  34:\tf3920e4a \tvqrdmlah.s16\tq0, q1, d2\\[1\\]\n+  38:\tf3920e62 \tvqrdmlah.s16\tq0, q1, d2\\[2\\]\n+  3c:\tf3920e6a \tvqrdmlah.s16\tq0, q1, d2\\[3\\]\n+  40:\tf2a10e42 \tvqrdmlah.s32\td0, d1, d2\\[0\\]\n+  44:\tf2a10e62 \tvqrdmlah.s32\td0, d1, d2\\[1\\]\n+  48:\tf3a20e42 \tvqrdmlah.s32\tq0, q1, d2\\[0\\]\n+  4c:\tf3a20e62 \tvqrdmlah.s32\tq0, q1, d2\\[1\\]\n+  50:\tf2910f42 \tvqrdmlsh.s16\td0, d1, d2\\[0\\]\n+  54:\tf2910f4a \tvqrdmlsh.s16\td0, d1, d2\\[1\\]\n+  58:\tf2910f62 \tvqrdmlsh.s16\td0, d1, d2\\[2\\]\n+  5c:\tf2910f6a \tvqrdmlsh.s16\td0, d1, d2\\[3\\]\n+  60:\tf3920f42 \tvqrdmlsh.s16\tq0, q1, d2\\[0\\]\n+  64:\tf3920f4a \tvqrdmlsh.s16\tq0, q1, d2\\[1\\]\n+  68:\tf3920f62 \tvqrdmlsh.s16\tq0, q1, d2\\[2\\]\n+  6c:\tf3920f6a \tvqrdmlsh.s16\tq0, q1, d2\\[3\\]\n+  70:\tf2a10f42 \tvqrdmlsh.s32\td0, d1, d2\\[0\\]\n+  74:\tf2a10f62 \tvqrdmlsh.s32\td0, d1, d2\\[1\\]\n+  78:\tf3a20f42 \tvqrdmlsh.s32\tq0, q1, d2\\[0\\]\n+  7c:\tf3a20f62 \tvqrdmlsh.s32\tq0, q1, d2\\[1\\]\n+\n+00000080 <.*>:\n+  80:\tff11 0b12 \tvqrdmlah.s16\td0, d1, d2\n+  84:\tff12 0b54 \tvqrdmlah.s16\tq0, q1, q2\n+  88:\tff21 0b12 \tvqrdmlah.s32\td0, d1, d2\n+  8c:\tff22 0b54 \tvqrdmlah.s32\tq0, q1, q2\n+  90:\tff11 0c12 \tvqrdmlsh.s16\td0, d1, d2\n+  94:\tff12 0c54 \tvqrdmlsh.s16\tq0, q1, q2\n+  98:\tff21 0c12 \tvqrdmlsh.s32\td0, d1, d2\n+  9c:\tff22 0c54 \tvqrdmlsh.s32\tq0, q1, q2\n+  a0:\tef91 0e42 \tvqrdmlah.s16\td0, d1, d2\\[0\\]\n+  a4:\tef91 0e4a \tvqrdmlah.s16\td0, d1, d2\\[1\\]\n+  a8:\tef91 0e62 \tvqrdmlah.s16\td0, d1, d2\\[2\\]\n+  ac:\tef91 0e6a \tvqrdmlah.s16\td0, d1, d2\\[3\\]\n+  b0:\tff92 0e42 \tvqrdmlah.s16\tq0, q1, d2\\[0\\]\n+  b4:\tff92 0e4a \tvqrdmlah.s16\tq0, q1, d2\\[1\\]\n+  b8:\tff92 0e62 \tvqrdmlah.s16\tq0, q1, d2\\[2\\]\n+  bc:\tff92 0e6a \tvqrdmlah.s16\tq0, q1, d2\\[3\\]\n+  c0:\tefa1 0e42 \tvqrdmlah.s32\td0, d1, d2\\[0\\]\n+  c4:\tefa1 0e62 \tvqrdmlah.s32\td0, d1, d2\\[1\\]\n+  c8:\tffa2 0e42 \tvqrdmlah.s32\tq0, q1, d2\\[0\\]\n+  cc:\tffa2 0e62 \tvqrdmlah.s32\tq0, q1, d2\\[1\\]\n+  d0:\tef91 0f42 \tvqrdmlsh.s16\td0, d1, d2\\[0\\]\n+  d4:\tef91 0f4a \tvqrdmlsh.s16\td0, d1, d2\\[1\\]\n+  d8:\tef91 0f62 \tvqrdmlsh.s16\td0, d1, d2\\[2\\]\n+  dc:\tef91 0f6a \tvqrdmlsh.s16\td0, d1, d2\\[3\\]\n+  e0:\tff92 0f42 \tvqrdmlsh.s16\tq0, q1, d2\\[0\\]\n+  e4:\tff92 0f4a \tvqrdmlsh.s16\tq0, q1, d2\\[1\\]\n+  e8:\tff92 0f62 \tvqrdmlsh.s16\tq0, q1, d2\\[2\\]\n+  ec:\tff92 0f6a \tvqrdmlsh.s16\tq0, q1, d2\\[3\\]\n+  f0:\tefa1 0f42 \tvqrdmlsh.s32\td0, d1, d2\\[0\\]\n+  f4:\tefa1 0f62 \tvqrdmlsh.s32\td0, d1, d2\\[1\\]\n+  f8:\tffa2 0f42 \tvqrdmlsh.s32\tq0, q1, d2\\[0\\]\n+  fc:\tffa2 0f62 \tvqrdmlsh.s32\tq0, q1, d2\\[1\\]\n+"
    },
    {
      "sha": "4b7783ad509fd0e3beab0aa774c14f5dfd1fd274",
      "filename": "gas/testsuite/gas/arm/armv8_2-a-fp16-thumb2-ext.d",
      "status": "added",
      "additions": 249,
      "deletions": 0,
      "changes": 249,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_2-a-fp16-thumb2-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_2-a-fp16-thumb2-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_2-a-fp16-thumb2-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,249 @@\n+#as: -march=armv8.2-a+fp16fml -mthumb\n+#source: armv8_2-a-fp16.s\n+#objdump: -d\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+.* <.*>:\n+.*:\tfc21 0810 \tvfmal.f16\td0, s2, s0\n+.*:\tfe00 2810 \tvfmal.f16\td2, s0, s0\\[0\\]\n+.*:\tfca1 0810 \tvfmsl.f16\td0, s2, s0\n+.*:\tfe10 2818 \tvfmsl.f16\td2, s0, s0\\[1\\]\n+.*:\tfc21 0814 \tvfmal.f16\td0, s2, s8\n+.*:\tfe00 2814 \tvfmal.f16\td2, s0, s8\\[0\\]\n+.*:\tfca1 0814 \tvfmsl.f16\td0, s2, s8\n+.*:\tfe10 281c \tvfmsl.f16\td2, s0, s8\\[1\\]\n+.*:\tfc21 0837 \tvfmal.f16\td0, s2, s15\n+.*:\tfe00 2837 \tvfmal.f16\td2, s0, s15\\[0\\]\n+.*:\tfca1 0837 \tvfmsl.f16\td0, s2, s15\n+.*:\tfe10 283f \tvfmsl.f16\td2, s0, s15\\[1\\]\n+.*:\tfc27 0890 \tvfmal.f16\td0, s15, s0\n+.*:\tfe00 f810 \tvfmal.f16\td15, s0, s0\\[0\\]\n+.*:\tfca7 0890 \tvfmsl.f16\td0, s15, s0\n+.*:\tfe10 f818 \tvfmsl.f16\td15, s0, s0\\[1\\]\n+.*:\tfc27 0894 \tvfmal.f16\td0, s15, s8\n+.*:\tfe00 f814 \tvfmal.f16\td15, s0, s8\\[0\\]\n+.*:\tfca7 0894 \tvfmsl.f16\td0, s15, s8\n+.*:\tfe10 f81c \tvfmsl.f16\td15, s0, s8\\[1\\]\n+.*:\tfc27 08b7 \tvfmal.f16\td0, s15, s15\n+.*:\tfe00 f837 \tvfmal.f16\td15, s0, s15\\[0\\]\n+.*:\tfca7 08b7 \tvfmsl.f16\td0, s15, s15\n+.*:\tfe10 f83f \tvfmsl.f16\td15, s0, s15\\[1\\]\n+.*:\tfc2f 0810 \tvfmal.f16\td0, s30, s0\n+.*:\tfe40 e810 \tvfmal.f16\td30, s0, s0\\[0\\]\n+.*:\tfcaf 0810 \tvfmsl.f16\td0, s30, s0\n+.*:\tfe50 e818 \tvfmsl.f16\td30, s0, s0\\[1\\]\n+.*:\tfc2f 0814 \tvfmal.f16\td0, s30, s8\n+.*:\tfe40 e814 \tvfmal.f16\td30, s0, s8\\[0\\]\n+.*:\tfcaf 0814 \tvfmsl.f16\td0, s30, s8\n+.*:\tfe50 e81c \tvfmsl.f16\td30, s0, s8\\[1\\]\n+.*:\tfc2f 0837 \tvfmal.f16\td0, s30, s15\n+.*:\tfe40 e837 \tvfmal.f16\td30, s0, s15\\[0\\]\n+.*:\tfcaf 0837 \tvfmsl.f16\td0, s30, s15\n+.*:\tfe50 e83f \tvfmsl.f16\td30, s0, s15\\[1\\]\n+.*:\tfc21 7810 \tvfmal.f16\td7, s2, s0\n+.*:\tfe03 2890 \tvfmal.f16\td2, s7, s0\\[0\\]\n+.*:\tfca1 7810 \tvfmsl.f16\td7, s2, s0\n+.*:\tfe13 2898 \tvfmsl.f16\td2, s7, s0\\[1\\]\n+.*:\tfc21 7814 \tvfmal.f16\td7, s2, s8\n+.*:\tfe03 2894 \tvfmal.f16\td2, s7, s8\\[0\\]\n+.*:\tfca1 7814 \tvfmsl.f16\td7, s2, s8\n+.*:\tfe13 289c \tvfmsl.f16\td2, s7, s8\\[1\\]\n+.*:\tfc21 7837 \tvfmal.f16\td7, s2, s15\n+.*:\tfe03 28b7 \tvfmal.f16\td2, s7, s15\\[0\\]\n+.*:\tfca1 7837 \tvfmsl.f16\td7, s2, s15\n+.*:\tfe13 28bf \tvfmsl.f16\td2, s7, s15\\[1\\]\n+.*:\tfc27 7890 \tvfmal.f16\td7, s15, s0\n+.*:\tfe03 f890 \tvfmal.f16\td15, s7, s0\\[0\\]\n+.*:\tfca7 7890 \tvfmsl.f16\td7, s15, s0\n+.*:\tfe13 f898 \tvfmsl.f16\td15, s7, s0\\[1\\]\n+.*:\tfc27 7894 \tvfmal.f16\td7, s15, s8\n+.*:\tfe03 f894 \tvfmal.f16\td15, s7, s8\\[0\\]\n+.*:\tfca7 7894 \tvfmsl.f16\td7, s15, s8\n+.*:\tfe13 f89c \tvfmsl.f16\td15, s7, s8\\[1\\]\n+.*:\tfc27 78b7 \tvfmal.f16\td7, s15, s15\n+.*:\tfe03 f8b7 \tvfmal.f16\td15, s7, s15\\[0\\]\n+.*:\tfca7 78b7 \tvfmsl.f16\td7, s15, s15\n+.*:\tfe13 f8bf \tvfmsl.f16\td15, s7, s15\\[1\\]\n+.*:\tfc2f 7810 \tvfmal.f16\td7, s30, s0\n+.*:\tfe43 e890 \tvfmal.f16\td30, s7, s0\\[0\\]\n+.*:\tfcaf 7810 \tvfmsl.f16\td7, s30, s0\n+.*:\tfe53 e898 \tvfmsl.f16\td30, s7, s0\\[1\\]\n+.*:\tfc2f 7814 \tvfmal.f16\td7, s30, s8\n+.*:\tfe43 e894 \tvfmal.f16\td30, s7, s8\\[0\\]\n+.*:\tfcaf 7814 \tvfmsl.f16\td7, s30, s8\n+.*:\tfe53 e89c \tvfmsl.f16\td30, s7, s8\\[1\\]\n+.*:\tfc2f 7837 \tvfmal.f16\td7, s30, s15\n+.*:\tfe43 e8b7 \tvfmal.f16\td30, s7, s15\\[0\\]\n+.*:\tfcaf 7837 \tvfmsl.f16\td7, s30, s15\n+.*:\tfe53 e8bf \tvfmsl.f16\td30, s7, s15\\[1\\]\n+.*:\tfc61 0810 \tvfmal.f16\td16, s2, s0\n+.*:\tfe08 2810 \tvfmal.f16\td2, s16, s0\\[0\\]\n+.*:\tfce1 0810 \tvfmsl.f16\td16, s2, s0\n+.*:\tfe18 2818 \tvfmsl.f16\td2, s16, s0\\[1\\]\n+.*:\tfc61 0814 \tvfmal.f16\td16, s2, s8\n+.*:\tfe08 2814 \tvfmal.f16\td2, s16, s8\\[0\\]\n+.*:\tfce1 0814 \tvfmsl.f16\td16, s2, s8\n+.*:\tfe18 281c \tvfmsl.f16\td2, s16, s8\\[1\\]\n+.*:\tfc61 0837 \tvfmal.f16\td16, s2, s15\n+.*:\tfe08 2837 \tvfmal.f16\td2, s16, s15\\[0\\]\n+.*:\tfce1 0837 \tvfmsl.f16\td16, s2, s15\n+.*:\tfe18 283f \tvfmsl.f16\td2, s16, s15\\[1\\]\n+.*:\tfc67 0890 \tvfmal.f16\td16, s15, s0\n+.*:\tfe08 f810 \tvfmal.f16\td15, s16, s0\\[0\\]\n+.*:\tfce7 0890 \tvfmsl.f16\td16, s15, s0\n+.*:\tfe18 f818 \tvfmsl.f16\td15, s16, s0\\[1\\]\n+.*:\tfc67 0894 \tvfmal.f16\td16, s15, s8\n+.*:\tfe08 f814 \tvfmal.f16\td15, s16, s8\\[0\\]\n+.*:\tfce7 0894 \tvfmsl.f16\td16, s15, s8\n+.*:\tfe18 f81c \tvfmsl.f16\td15, s16, s8\\[1\\]\n+.*:\tfc67 08b7 \tvfmal.f16\td16, s15, s15\n+.*:\tfe08 f837 \tvfmal.f16\td15, s16, s15\\[0\\]\n+.*:\tfce7 08b7 \tvfmsl.f16\td16, s15, s15\n+.*:\tfe18 f83f \tvfmsl.f16\td15, s16, s15\\[1\\]\n+.*:\tfc6f 0810 \tvfmal.f16\td16, s30, s0\n+.*:\tfe48 e810 \tvfmal.f16\td30, s16, s0\\[0\\]\n+.*:\tfcef 0810 \tvfmsl.f16\td16, s30, s0\n+.*:\tfe58 e818 \tvfmsl.f16\td30, s16, s0\\[1\\]\n+.*:\tfc6f 0814 \tvfmal.f16\td16, s30, s8\n+.*:\tfe48 e814 \tvfmal.f16\td30, s16, s8\\[0\\]\n+.*:\tfcef 0814 \tvfmsl.f16\td16, s30, s8\n+.*:\tfe58 e81c \tvfmsl.f16\td30, s16, s8\\[1\\]\n+.*:\tfc6f 0837 \tvfmal.f16\td16, s30, s15\n+.*:\tfe48 e837 \tvfmal.f16\td30, s16, s15\\[0\\]\n+.*:\tfcef 0837 \tvfmsl.f16\td16, s30, s15\n+.*:\tfe58 e83f \tvfmsl.f16\td30, s16, s15\\[1\\]\n+.*:\tfc61 f810 \tvfmal.f16\td31, s2, s0\n+.*:\tfe0f 2890 \tvfmal.f16\td2, s31, s0\\[0\\]\n+.*:\tfce1 f810 \tvfmsl.f16\td31, s2, s0\n+.*:\tfe1f 2898 \tvfmsl.f16\td2, s31, s0\\[1\\]\n+.*:\tfc61 f814 \tvfmal.f16\td31, s2, s8\n+.*:\tfe0f 2894 \tvfmal.f16\td2, s31, s8\\[0\\]\n+.*:\tfce1 f814 \tvfmsl.f16\td31, s2, s8\n+.*:\tfe1f 289c \tvfmsl.f16\td2, s31, s8\\[1\\]\n+.*:\tfc61 f837 \tvfmal.f16\td31, s2, s15\n+.*:\tfe0f 28b7 \tvfmal.f16\td2, s31, s15\\[0\\]\n+.*:\tfce1 f837 \tvfmsl.f16\td31, s2, s15\n+.*:\tfe1f 28bf \tvfmsl.f16\td2, s31, s15\\[1\\]\n+.*:\tfc67 f890 \tvfmal.f16\td31, s15, s0\n+.*:\tfe0f f890 \tvfmal.f16\td15, s31, s0\\[0\\]\n+.*:\tfce7 f890 \tvfmsl.f16\td31, s15, s0\n+.*:\tfe1f f898 \tvfmsl.f16\td15, s31, s0\\[1\\]\n+.*:\tfc67 f894 \tvfmal.f16\td31, s15, s8\n+.*:\tfe0f f894 \tvfmal.f16\td15, s31, s8\\[0\\]\n+.*:\tfce7 f894 \tvfmsl.f16\td31, s15, s8\n+.*:\tfe1f f89c \tvfmsl.f16\td15, s31, s8\\[1\\]\n+.*:\tfc67 f8b7 \tvfmal.f16\td31, s15, s15\n+.*:\tfe0f f8b7 \tvfmal.f16\td15, s31, s15\\[0\\]\n+.*:\tfce7 f8b7 \tvfmsl.f16\td31, s15, s15\n+.*:\tfe1f f8bf \tvfmsl.f16\td15, s31, s15\\[1\\]\n+.*:\tfc6f f810 \tvfmal.f16\td31, s30, s0\n+.*:\tfe4f e890 \tvfmal.f16\td30, s31, s0\\[0\\]\n+.*:\tfcef f810 \tvfmsl.f16\td31, s30, s0\n+.*:\tfe5f e898 \tvfmsl.f16\td30, s31, s0\\[1\\]\n+.*:\tfc6f f814 \tvfmal.f16\td31, s30, s8\n+.*:\tfe4f e894 \tvfmal.f16\td30, s31, s8\\[0\\]\n+.*:\tfcef f814 \tvfmsl.f16\td31, s30, s8\n+.*:\tfe5f e89c \tvfmsl.f16\td30, s31, s8\\[1\\]\n+.*:\tfc6f f837 \tvfmal.f16\td31, s30, s15\n+.*:\tfe4f e8b7 \tvfmal.f16\td30, s31, s15\\[0\\]\n+.*:\tfcef f837 \tvfmsl.f16\td31, s30, s15\n+.*:\tfe5f e8bf \tvfmsl.f16\td30, s31, s15\\[1\\]\n+.*:\tfc20 4850 \tvfmal.f16\tq2, d0, d0\n+.*:\tfe02 0850 \tvfmal.f16\tq0, d2, d0\\[0\\]\n+.*:\tfca0 4850 \tvfmsl.f16\tq2, d0, d0\n+.*:\tfe12 0878 \tvfmsl.f16\tq0, d2, d0\\[3\\]\n+.*:\tfc20 4857 \tvfmal.f16\tq2, d0, d7\n+.*:\tfe02 0857 \tvfmal.f16\tq0, d2, d7\\[0\\]\n+.*:\tfca0 4857 \tvfmsl.f16\tq2, d0, d7\n+.*:\tfe12 087f \tvfmsl.f16\tq0, d2, d7\\[3\\]\n+.*:\tfc20 6850 \tvfmal.f16\tq3, d0, d0\n+.*:\tfe03 0850 \tvfmal.f16\tq0, d3, d0\\[0\\]\n+.*:\tfca0 6850 \tvfmsl.f16\tq3, d0, d0\n+.*:\tfe13 0878 \tvfmsl.f16\tq0, d3, d0\\[3\\]\n+.*:\tfc20 6857 \tvfmal.f16\tq3, d0, d7\n+.*:\tfe03 0857 \tvfmal.f16\tq0, d3, d7\\[0\\]\n+.*:\tfca0 6857 \tvfmsl.f16\tq3, d0, d7\n+.*:\tfe13 087f \tvfmsl.f16\tq0, d3, d7\\[3\\]\n+.*:\tfc60 a850 \tvfmal.f16\tq13, d0, d0\n+.*:\tfe0d 0850 \tvfmal.f16\tq0, d13, d0\\[0\\]\n+.*:\tfce0 a850 \tvfmsl.f16\tq13, d0, d0\n+.*:\tfe1d 0878 \tvfmsl.f16\tq0, d13, d0\\[3\\]\n+.*:\tfc60 a857 \tvfmal.f16\tq13, d0, d7\n+.*:\tfe0d 0857 \tvfmal.f16\tq0, d13, d7\\[0\\]\n+.*:\tfce0 a857 \tvfmsl.f16\tq13, d0, d7\n+.*:\tfe1d 087f \tvfmsl.f16\tq0, d13, d7\\[3\\]\n+.*:\tfc21 4850 \tvfmal.f16\tq2, d1, d0\n+.*:\tfe02 2850 \tvfmal.f16\tq1, d2, d0\\[0\\]\n+.*:\tfca1 4850 \tvfmsl.f16\tq2, d1, d0\n+.*:\tfe12 2878 \tvfmsl.f16\tq1, d2, d0\\[3\\]\n+.*:\tfc21 4857 \tvfmal.f16\tq2, d1, d7\n+.*:\tfe02 2857 \tvfmal.f16\tq1, d2, d7\\[0\\]\n+.*:\tfca1 4857 \tvfmsl.f16\tq2, d1, d7\n+.*:\tfe12 287f \tvfmsl.f16\tq1, d2, d7\\[3\\]\n+.*:\tfc21 6850 \tvfmal.f16\tq3, d1, d0\n+.*:\tfe03 2850 \tvfmal.f16\tq1, d3, d0\\[0\\]\n+.*:\tfca1 6850 \tvfmsl.f16\tq3, d1, d0\n+.*:\tfe13 2878 \tvfmsl.f16\tq1, d3, d0\\[3\\]\n+.*:\tfc21 6857 \tvfmal.f16\tq3, d1, d7\n+.*:\tfe03 2857 \tvfmal.f16\tq1, d3, d7\\[0\\]\n+.*:\tfca1 6857 \tvfmsl.f16\tq3, d1, d7\n+.*:\tfe13 287f \tvfmsl.f16\tq1, d3, d7\\[3\\]\n+.*:\tfc61 a850 \tvfmal.f16\tq13, d1, d0\n+.*:\tfe0d 2850 \tvfmal.f16\tq1, d13, d0\\[0\\]\n+.*:\tfce1 a850 \tvfmsl.f16\tq13, d1, d0\n+.*:\tfe1d 2878 \tvfmsl.f16\tq1, d13, d0\\[3\\]\n+.*:\tfc61 a857 \tvfmal.f16\tq13, d1, d7\n+.*:\tfe0d 2857 \tvfmal.f16\tq1, d13, d7\\[0\\]\n+.*:\tfce1 a857 \tvfmsl.f16\tq13, d1, d7\n+.*:\tfe1d 287f \tvfmsl.f16\tq1, d13, d7\\[3\\]\n+.*:\tfc26 4850 \tvfmal.f16\tq2, d6, d0\n+.*:\tfe02 c850 \tvfmal.f16\tq6, d2, d0\\[0\\]\n+.*:\tfca6 4850 \tvfmsl.f16\tq2, d6, d0\n+.*:\tfe12 c878 \tvfmsl.f16\tq6, d2, d0\\[3\\]\n+.*:\tfc26 4857 \tvfmal.f16\tq2, d6, d7\n+.*:\tfe02 c857 \tvfmal.f16\tq6, d2, d7\\[0\\]\n+.*:\tfca6 4857 \tvfmsl.f16\tq2, d6, d7\n+.*:\tfe12 c87f \tvfmsl.f16\tq6, d2, d7\\[3\\]\n+.*:\tfc26 6850 \tvfmal.f16\tq3, d6, d0\n+.*:\tfe03 c850 \tvfmal.f16\tq6, d3, d0\\[0\\]\n+.*:\tfca6 6850 \tvfmsl.f16\tq3, d6, d0\n+.*:\tfe13 c878 \tvfmsl.f16\tq6, d3, d0\\[3\\]\n+.*:\tfc26 6857 \tvfmal.f16\tq3, d6, d7\n+.*:\tfe03 c857 \tvfmal.f16\tq6, d3, d7\\[0\\]\n+.*:\tfca6 6857 \tvfmsl.f16\tq3, d6, d7\n+.*:\tfe13 c87f \tvfmsl.f16\tq6, d3, d7\\[3\\]\n+.*:\tfc66 a850 \tvfmal.f16\tq13, d6, d0\n+.*:\tfe0d c850 \tvfmal.f16\tq6, d13, d0\\[0\\]\n+.*:\tfce6 a850 \tvfmsl.f16\tq13, d6, d0\n+.*:\tfe1d c878 \tvfmsl.f16\tq6, d13, d0\\[3\\]\n+.*:\tfc66 a857 \tvfmal.f16\tq13, d6, d7\n+.*:\tfe0d c857 \tvfmal.f16\tq6, d13, d7\\[0\\]\n+.*:\tfce6 a857 \tvfmsl.f16\tq13, d6, d7\n+.*:\tfe1d c87f \tvfmsl.f16\tq6, d13, d7\\[3\\]\n+.*:\tfc2f 4850 \tvfmal.f16\tq2, d15, d0\n+.*:\tfe42 e850 \tvfmal.f16\tq15, d2, d0\\[0\\]\n+.*:\tfcaf 4850 \tvfmsl.f16\tq2, d15, d0\n+.*:\tfe52 e878 \tvfmsl.f16\tq15, d2, d0\\[3\\]\n+.*:\tfc2f 4857 \tvfmal.f16\tq2, d15, d7\n+.*:\tfe42 e857 \tvfmal.f16\tq15, d2, d7\\[0\\]\n+.*:\tfcaf 4857 \tvfmsl.f16\tq2, d15, d7\n+.*:\tfe52 e87f \tvfmsl.f16\tq15, d2, d7\\[3\\]\n+.*:\tfc2f 6850 \tvfmal.f16\tq3, d15, d0\n+.*:\tfe43 e850 \tvfmal.f16\tq15, d3, d0\\[0\\]\n+.*:\tfcaf 6850 \tvfmsl.f16\tq3, d15, d0\n+.*:\tfe53 e878 \tvfmsl.f16\tq15, d3, d0\\[3\\]\n+.*:\tfc2f 6857 \tvfmal.f16\tq3, d15, d7\n+.*:\tfe43 e857 \tvfmal.f16\tq15, d3, d7\\[0\\]\n+.*:\tfcaf 6857 \tvfmsl.f16\tq3, d15, d7\n+.*:\tfe53 e87f \tvfmsl.f16\tq15, d3, d7\\[3\\]\n+.*:\tfc6f a850 \tvfmal.f16\tq13, d15, d0\n+.*:\tfe4d e850 \tvfmal.f16\tq15, d13, d0\\[0\\]\n+.*:\tfcef a850 \tvfmsl.f16\tq13, d15, d0\n+.*:\tfe5d e878 \tvfmsl.f16\tq15, d13, d0\\[3\\]\n+.*:\tfc6f a857 \tvfmal.f16\tq13, d15, d7\n+.*:\tfe4d e857 \tvfmal.f16\tq15, d13, d7\\[0\\]\n+.*:\tfcef a857 \tvfmsl.f16\tq13, d15, d7\n+.*:\tfe5d e87f \tvfmsl.f16\tq15, d13, d7\\[3\\]"
    },
    {
      "sha": "836ecfc5280e1ca326fcd4dc7a3edd6ee1df3023",
      "filename": "gas/testsuite/gas/arm/armv8_2-a-fp16_ext.d",
      "status": "added",
      "additions": 249,
      "deletions": 0,
      "changes": 249,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_2-a-fp16_ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_2-a-fp16_ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_2-a-fp16_ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,249 @@\n+#as: -march=armv8.2-a+fp16fml\n+#source: armv8_2-a-fp16.s\n+#objdump: -d\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+.* <.*>:\n+.*:\tfc210810 \tvfmal.f16\td0, s2, s0\n+.*:\tfe002810 \tvfmal.f16\td2, s0, s0\\[0\\]\n+.*:\tfca10810 \tvfmsl.f16\td0, s2, s0\n+.*:\tfe102818 \tvfmsl.f16\td2, s0, s0\\[1\\]\n+.*:\tfc210814 \tvfmal.f16\td0, s2, s8\n+.*:\tfe002814 \tvfmal.f16\td2, s0, s8\\[0\\]\n+.*:\tfca10814 \tvfmsl.f16\td0, s2, s8\n+.*:\tfe10281c \tvfmsl.f16\td2, s0, s8\\[1\\]\n+.*:\tfc210837 \tvfmal.f16\td0, s2, s15\n+.*:\tfe002837 \tvfmal.f16\td2, s0, s15\\[0\\]\n+.*:\tfca10837 \tvfmsl.f16\td0, s2, s15\n+.*:\tfe10283f \tvfmsl.f16\td2, s0, s15\\[1\\]\n+.*:\tfc270890 \tvfmal.f16\td0, s15, s0\n+.*:\tfe00f810 \tvfmal.f16\td15, s0, s0\\[0\\]\n+.*:\tfca70890 \tvfmsl.f16\td0, s15, s0\n+.*:\tfe10f818 \tvfmsl.f16\td15, s0, s0\\[1\\]\n+.*:\tfc270894 \tvfmal.f16\td0, s15, s8\n+.*:\tfe00f814 \tvfmal.f16\td15, s0, s8\\[0\\]\n+.*:\tfca70894 \tvfmsl.f16\td0, s15, s8\n+.*:\tfe10f81c \tvfmsl.f16\td15, s0, s8\\[1\\]\n+.*:\tfc2708b7 \tvfmal.f16\td0, s15, s15\n+.*:\tfe00f837 \tvfmal.f16\td15, s0, s15\\[0\\]\n+.*:\tfca708b7 \tvfmsl.f16\td0, s15, s15\n+.*:\tfe10f83f \tvfmsl.f16\td15, s0, s15\\[1\\]\n+.*:\tfc2f0810 \tvfmal.f16\td0, s30, s0\n+.*:\tfe40e810 \tvfmal.f16\td30, s0, s0\\[0\\]\n+.*:\tfcaf0810 \tvfmsl.f16\td0, s30, s0\n+.*:\tfe50e818 \tvfmsl.f16\td30, s0, s0\\[1\\]\n+.*:\tfc2f0814 \tvfmal.f16\td0, s30, s8\n+.*:\tfe40e814 \tvfmal.f16\td30, s0, s8\\[0\\]\n+.*:\tfcaf0814 \tvfmsl.f16\td0, s30, s8\n+.*:\tfe50e81c \tvfmsl.f16\td30, s0, s8\\[1\\]\n+.*:\tfc2f0837 \tvfmal.f16\td0, s30, s15\n+.*:\tfe40e837 \tvfmal.f16\td30, s0, s15\\[0\\]\n+.*:\tfcaf0837 \tvfmsl.f16\td0, s30, s15\n+.*:\tfe50e83f \tvfmsl.f16\td30, s0, s15\\[1\\]\n+.*:\tfc217810 \tvfmal.f16\td7, s2, s0\n+.*:\tfe032890 \tvfmal.f16\td2, s7, s0\\[0\\]\n+.*:\tfca17810 \tvfmsl.f16\td7, s2, s0\n+.*:\tfe132898 \tvfmsl.f16\td2, s7, s0\\[1\\]\n+.*:\tfc217814 \tvfmal.f16\td7, s2, s8\n+.*:\tfe032894 \tvfmal.f16\td2, s7, s8\\[0\\]\n+.*:\tfca17814 \tvfmsl.f16\td7, s2, s8\n+.*:\tfe13289c \tvfmsl.f16\td2, s7, s8\\[1\\]\n+.*:\tfc217837 \tvfmal.f16\td7, s2, s15\n+.*:\tfe0328b7 \tvfmal.f16\td2, s7, s15\\[0\\]\n+.*:\tfca17837 \tvfmsl.f16\td7, s2, s15\n+.*:\tfe1328bf \tvfmsl.f16\td2, s7, s15\\[1\\]\n+.*:\tfc277890 \tvfmal.f16\td7, s15, s0\n+.*:\tfe03f890 \tvfmal.f16\td15, s7, s0\\[0\\]\n+.*:\tfca77890 \tvfmsl.f16\td7, s15, s0\n+.*:\tfe13f898 \tvfmsl.f16\td15, s7, s0\\[1\\]\n+.*:\tfc277894 \tvfmal.f16\td7, s15, s8\n+.*:\tfe03f894 \tvfmal.f16\td15, s7, s8\\[0\\]\n+.*:\tfca77894 \tvfmsl.f16\td7, s15, s8\n+.*:\tfe13f89c \tvfmsl.f16\td15, s7, s8\\[1\\]\n+.*:\tfc2778b7 \tvfmal.f16\td7, s15, s15\n+.*:\tfe03f8b7 \tvfmal.f16\td15, s7, s15\\[0\\]\n+.*:\tfca778b7 \tvfmsl.f16\td7, s15, s15\n+.*:\tfe13f8bf \tvfmsl.f16\td15, s7, s15\\[1\\]\n+.*:\tfc2f7810 \tvfmal.f16\td7, s30, s0\n+.*:\tfe43e890 \tvfmal.f16\td30, s7, s0\\[0\\]\n+.*:\tfcaf7810 \tvfmsl.f16\td7, s30, s0\n+.*:\tfe53e898 \tvfmsl.f16\td30, s7, s0\\[1\\]\n+.*:\tfc2f7814 \tvfmal.f16\td7, s30, s8\n+.*:\tfe43e894 \tvfmal.f16\td30, s7, s8\\[0\\]\n+.*:\tfcaf7814 \tvfmsl.f16\td7, s30, s8\n+.*:\tfe53e89c \tvfmsl.f16\td30, s7, s8\\[1\\]\n+.*:\tfc2f7837 \tvfmal.f16\td7, s30, s15\n+.*:\tfe43e8b7 \tvfmal.f16\td30, s7, s15\\[0\\]\n+.*:\tfcaf7837 \tvfmsl.f16\td7, s30, s15\n+.*:\tfe53e8bf \tvfmsl.f16\td30, s7, s15\\[1\\]\n+.*:\tfc610810 \tvfmal.f16\td16, s2, s0\n+.*:\tfe082810 \tvfmal.f16\td2, s16, s0\\[0\\]\n+.*:\tfce10810 \tvfmsl.f16\td16, s2, s0\n+.*:\tfe182818 \tvfmsl.f16\td2, s16, s0\\[1\\]\n+.*:\tfc610814 \tvfmal.f16\td16, s2, s8\n+.*:\tfe082814 \tvfmal.f16\td2, s16, s8\\[0\\]\n+.*:\tfce10814 \tvfmsl.f16\td16, s2, s8\n+.*:\tfe18281c \tvfmsl.f16\td2, s16, s8\\[1\\]\n+.*:\tfc610837 \tvfmal.f16\td16, s2, s15\n+.*:\tfe082837 \tvfmal.f16\td2, s16, s15\\[0\\]\n+.*:\tfce10837 \tvfmsl.f16\td16, s2, s15\n+.*:\tfe18283f \tvfmsl.f16\td2, s16, s15\\[1\\]\n+.*:\tfc670890 \tvfmal.f16\td16, s15, s0\n+.*:\tfe08f810 \tvfmal.f16\td15, s16, s0\\[0\\]\n+.*:\tfce70890 \tvfmsl.f16\td16, s15, s0\n+.*:\tfe18f818 \tvfmsl.f16\td15, s16, s0\\[1\\]\n+.*:\tfc670894 \tvfmal.f16\td16, s15, s8\n+.*:\tfe08f814 \tvfmal.f16\td15, s16, s8\\[0\\]\n+.*:\tfce70894 \tvfmsl.f16\td16, s15, s8\n+.*:\tfe18f81c \tvfmsl.f16\td15, s16, s8\\[1\\]\n+.*:\tfc6708b7 \tvfmal.f16\td16, s15, s15\n+.*:\tfe08f837 \tvfmal.f16\td15, s16, s15\\[0\\]\n+.*:\tfce708b7 \tvfmsl.f16\td16, s15, s15\n+.*:\tfe18f83f \tvfmsl.f16\td15, s16, s15\\[1\\]\n+.*:\tfc6f0810 \tvfmal.f16\td16, s30, s0\n+.*:\tfe48e810 \tvfmal.f16\td30, s16, s0\\[0\\]\n+.*:\tfcef0810 \tvfmsl.f16\td16, s30, s0\n+.*:\tfe58e818 \tvfmsl.f16\td30, s16, s0\\[1\\]\n+.*:\tfc6f0814 \tvfmal.f16\td16, s30, s8\n+.*:\tfe48e814 \tvfmal.f16\td30, s16, s8\\[0\\]\n+.*:\tfcef0814 \tvfmsl.f16\td16, s30, s8\n+.*:\tfe58e81c \tvfmsl.f16\td30, s16, s8\\[1\\]\n+.*:\tfc6f0837 \tvfmal.f16\td16, s30, s15\n+.*:\tfe48e837 \tvfmal.f16\td30, s16, s15\\[0\\]\n+.*:\tfcef0837 \tvfmsl.f16\td16, s30, s15\n+.*:\tfe58e83f \tvfmsl.f16\td30, s16, s15\\[1\\]\n+.*:\tfc61f810 \tvfmal.f16\td31, s2, s0\n+.*:\tfe0f2890 \tvfmal.f16\td2, s31, s0\\[0\\]\n+.*:\tfce1f810 \tvfmsl.f16\td31, s2, s0\n+.*:\tfe1f2898 \tvfmsl.f16\td2, s31, s0\\[1\\]\n+.*:\tfc61f814 \tvfmal.f16\td31, s2, s8\n+.*:\tfe0f2894 \tvfmal.f16\td2, s31, s8\\[0\\]\n+.*:\tfce1f814 \tvfmsl.f16\td31, s2, s8\n+.*:\tfe1f289c \tvfmsl.f16\td2, s31, s8\\[1\\]\n+.*:\tfc61f837 \tvfmal.f16\td31, s2, s15\n+.*:\tfe0f28b7 \tvfmal.f16\td2, s31, s15\\[0\\]\n+.*:\tfce1f837 \tvfmsl.f16\td31, s2, s15\n+.*:\tfe1f28bf \tvfmsl.f16\td2, s31, s15\\[1\\]\n+.*:\tfc67f890 \tvfmal.f16\td31, s15, s0\n+.*:\tfe0ff890 \tvfmal.f16\td15, s31, s0\\[0\\]\n+.*:\tfce7f890 \tvfmsl.f16\td31, s15, s0\n+.*:\tfe1ff898 \tvfmsl.f16\td15, s31, s0\\[1\\]\n+.*:\tfc67f894 \tvfmal.f16\td31, s15, s8\n+.*:\tfe0ff894 \tvfmal.f16\td15, s31, s8\\[0\\]\n+.*:\tfce7f894 \tvfmsl.f16\td31, s15, s8\n+.*:\tfe1ff89c \tvfmsl.f16\td15, s31, s8\\[1\\]\n+.*:\tfc67f8b7 \tvfmal.f16\td31, s15, s15\n+.*:\tfe0ff8b7 \tvfmal.f16\td15, s31, s15\\[0\\]\n+.*:\tfce7f8b7 \tvfmsl.f16\td31, s15, s15\n+.*:\tfe1ff8bf \tvfmsl.f16\td15, s31, s15\\[1\\]\n+.*:\tfc6ff810 \tvfmal.f16\td31, s30, s0\n+.*:\tfe4fe890 \tvfmal.f16\td30, s31, s0\\[0\\]\n+.*:\tfceff810 \tvfmsl.f16\td31, s30, s0\n+.*:\tfe5fe898 \tvfmsl.f16\td30, s31, s0\\[1\\]\n+.*:\tfc6ff814 \tvfmal.f16\td31, s30, s8\n+.*:\tfe4fe894 \tvfmal.f16\td30, s31, s8\\[0\\]\n+.*:\tfceff814 \tvfmsl.f16\td31, s30, s8\n+.*:\tfe5fe89c \tvfmsl.f16\td30, s31, s8\\[1\\]\n+.*:\tfc6ff837 \tvfmal.f16\td31, s30, s15\n+.*:\tfe4fe8b7 \tvfmal.f16\td30, s31, s15\\[0\\]\n+.*:\tfceff837 \tvfmsl.f16\td31, s30, s15\n+.*:\tfe5fe8bf \tvfmsl.f16\td30, s31, s15\\[1\\]\n+.*:\tfc204850 \tvfmal.f16\tq2, d0, d0\n+.*:\tfe020850 \tvfmal.f16\tq0, d2, d0\\[0\\]\n+.*:\tfca04850 \tvfmsl.f16\tq2, d0, d0\n+.*:\tfe120878 \tvfmsl.f16\tq0, d2, d0\\[3\\]\n+.*:\tfc204857 \tvfmal.f16\tq2, d0, d7\n+.*:\tfe020857 \tvfmal.f16\tq0, d2, d7\\[0\\]\n+.*:\tfca04857 \tvfmsl.f16\tq2, d0, d7\n+.*:\tfe12087f \tvfmsl.f16\tq0, d2, d7\\[3\\]\n+.*:\tfc206850 \tvfmal.f16\tq3, d0, d0\n+.*:\tfe030850 \tvfmal.f16\tq0, d3, d0\\[0\\]\n+.*:\tfca06850 \tvfmsl.f16\tq3, d0, d0\n+.*:\tfe130878 \tvfmsl.f16\tq0, d3, d0\\[3\\]\n+.*:\tfc206857 \tvfmal.f16\tq3, d0, d7\n+.*:\tfe030857 \tvfmal.f16\tq0, d3, d7\\[0\\]\n+.*:\tfca06857 \tvfmsl.f16\tq3, d0, d7\n+.*:\tfe13087f \tvfmsl.f16\tq0, d3, d7\\[3\\]\n+.*:\tfc60a850 \tvfmal.f16\tq13, d0, d0\n+.*:\tfe0d0850 \tvfmal.f16\tq0, d13, d0\\[0\\]\n+.*:\tfce0a850 \tvfmsl.f16\tq13, d0, d0\n+.*:\tfe1d0878 \tvfmsl.f16\tq0, d13, d0\\[3\\]\n+.*:\tfc60a857 \tvfmal.f16\tq13, d0, d7\n+.*:\tfe0d0857 \tvfmal.f16\tq0, d13, d7\\[0\\]\n+.*:\tfce0a857 \tvfmsl.f16\tq13, d0, d7\n+.*:\tfe1d087f \tvfmsl.f16\tq0, d13, d7\\[3\\]\n+.*:\tfc214850 \tvfmal.f16\tq2, d1, d0\n+.*:\tfe022850 \tvfmal.f16\tq1, d2, d0\\[0\\]\n+.*:\tfca14850 \tvfmsl.f16\tq2, d1, d0\n+.*:\tfe122878 \tvfmsl.f16\tq1, d2, d0\\[3\\]\n+.*:\tfc214857 \tvfmal.f16\tq2, d1, d7\n+.*:\tfe022857 \tvfmal.f16\tq1, d2, d7\\[0\\]\n+.*:\tfca14857 \tvfmsl.f16\tq2, d1, d7\n+.*:\tfe12287f \tvfmsl.f16\tq1, d2, d7\\[3\\]\n+.*:\tfc216850 \tvfmal.f16\tq3, d1, d0\n+.*:\tfe032850 \tvfmal.f16\tq1, d3, d0\\[0\\]\n+.*:\tfca16850 \tvfmsl.f16\tq3, d1, d0\n+.*:\tfe132878 \tvfmsl.f16\tq1, d3, d0\\[3\\]\n+.*:\tfc216857 \tvfmal.f16\tq3, d1, d7\n+.*:\tfe032857 \tvfmal.f16\tq1, d3, d7\\[0\\]\n+.*:\tfca16857 \tvfmsl.f16\tq3, d1, d7\n+.*:\tfe13287f \tvfmsl.f16\tq1, d3, d7\\[3\\]\n+.*:\tfc61a850 \tvfmal.f16\tq13, d1, d0\n+.*:\tfe0d2850 \tvfmal.f16\tq1, d13, d0\\[0\\]\n+.*:\tfce1a850 \tvfmsl.f16\tq13, d1, d0\n+.*:\tfe1d2878 \tvfmsl.f16\tq1, d13, d0\\[3\\]\n+.*:\tfc61a857 \tvfmal.f16\tq13, d1, d7\n+.*:\tfe0d2857 \tvfmal.f16\tq1, d13, d7\\[0\\]\n+.*:\tfce1a857 \tvfmsl.f16\tq13, d1, d7\n+.*:\tfe1d287f \tvfmsl.f16\tq1, d13, d7\\[3\\]\n+.*:\tfc264850 \tvfmal.f16\tq2, d6, d0\n+.*:\tfe02c850 \tvfmal.f16\tq6, d2, d0\\[0\\]\n+.*:\tfca64850 \tvfmsl.f16\tq2, d6, d0\n+.*:\tfe12c878 \tvfmsl.f16\tq6, d2, d0\\[3\\]\n+.*:\tfc264857 \tvfmal.f16\tq2, d6, d7\n+.*:\tfe02c857 \tvfmal.f16\tq6, d2, d7\\[0\\]\n+.*:\tfca64857 \tvfmsl.f16\tq2, d6, d7\n+.*:\tfe12c87f \tvfmsl.f16\tq6, d2, d7\\[3\\]\n+.*:\tfc266850 \tvfmal.f16\tq3, d6, d0\n+.*:\tfe03c850 \tvfmal.f16\tq6, d3, d0\\[0\\]\n+.*:\tfca66850 \tvfmsl.f16\tq3, d6, d0\n+.*:\tfe13c878 \tvfmsl.f16\tq6, d3, d0\\[3\\]\n+.*:\tfc266857 \tvfmal.f16\tq3, d6, d7\n+.*:\tfe03c857 \tvfmal.f16\tq6, d3, d7\\[0\\]\n+.*:\tfca66857 \tvfmsl.f16\tq3, d6, d7\n+.*:\tfe13c87f \tvfmsl.f16\tq6, d3, d7\\[3\\]\n+.*:\tfc66a850 \tvfmal.f16\tq13, d6, d0\n+.*:\tfe0dc850 \tvfmal.f16\tq6, d13, d0\\[0\\]\n+.*:\tfce6a850 \tvfmsl.f16\tq13, d6, d0\n+.*:\tfe1dc878 \tvfmsl.f16\tq6, d13, d0\\[3\\]\n+.*:\tfc66a857 \tvfmal.f16\tq13, d6, d7\n+.*:\tfe0dc857 \tvfmal.f16\tq6, d13, d7\\[0\\]\n+.*:\tfce6a857 \tvfmsl.f16\tq13, d6, d7\n+.*:\tfe1dc87f \tvfmsl.f16\tq6, d13, d7\\[3\\]\n+.*:\tfc2f4850 \tvfmal.f16\tq2, d15, d0\n+.*:\tfe42e850 \tvfmal.f16\tq15, d2, d0\\[0\\]\n+.*:\tfcaf4850 \tvfmsl.f16\tq2, d15, d0\n+.*:\tfe52e878 \tvfmsl.f16\tq15, d2, d0\\[3\\]\n+.*:\tfc2f4857 \tvfmal.f16\tq2, d15, d7\n+.*:\tfe42e857 \tvfmal.f16\tq15, d2, d7\\[0\\]\n+.*:\tfcaf4857 \tvfmsl.f16\tq2, d15, d7\n+.*:\tfe52e87f \tvfmsl.f16\tq15, d2, d7\\[3\\]\n+.*:\tfc2f6850 \tvfmal.f16\tq3, d15, d0\n+.*:\tfe43e850 \tvfmal.f16\tq15, d3, d0\\[0\\]\n+.*:\tfcaf6850 \tvfmsl.f16\tq3, d15, d0\n+.*:\tfe53e878 \tvfmsl.f16\tq15, d3, d0\\[3\\]\n+.*:\tfc2f6857 \tvfmal.f16\tq3, d15, d7\n+.*:\tfe43e857 \tvfmal.f16\tq15, d3, d7\\[0\\]\n+.*:\tfcaf6857 \tvfmsl.f16\tq3, d15, d7\n+.*:\tfe53e87f \tvfmsl.f16\tq15, d3, d7\\[3\\]\n+.*:\tfc6fa850 \tvfmal.f16\tq13, d15, d0\n+.*:\tfe4de850 \tvfmal.f16\tq15, d13, d0\\[0\\]\n+.*:\tfcefa850 \tvfmsl.f16\tq13, d15, d0\n+.*:\tfe5de878 \tvfmsl.f16\tq15, d13, d0\\[3\\]\n+.*:\tfc6fa857 \tvfmal.f16\tq13, d15, d7\n+.*:\tfe4de857 \tvfmal.f16\tq15, d13, d7\\[0\\]\n+.*:\tfcefa857 \tvfmsl.f16\tq13, d15, d7\n+.*:\tfe5de87f \tvfmsl.f16\tq15, d13, d7\\[3\\]"
    },
    {
      "sha": "3b1e299649641e279dff47c7a8ef1ced32d7d082",
      "filename": "gas/testsuite/gas/arm/armv8_3-a-fp-bad-ext.d",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-fp-bad-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-fp-bad-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_3-a-fp-bad-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,3 @@\n+#as: -march=armv8.3-a+simd\n+#source: armv8_3-a-fp-bad.s\n+#error_output: armv8_3-a-fp-bad.l"
    },
    {
      "sha": "81710e3549328264becceb86026fdb0c32c1a3e1",
      "filename": "gas/testsuite/gas/arm/armv8_3-a-fp-ext.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-fp-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-fp-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_3-a-fp-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,16 @@\n+#as: -march=armv8.3-a+simd\n+#source: armv8_3-a-fp.s\n+#objdump: -dr\n+#skip: *-*-pe *-wince-*\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+[0-9a-f]+ <.*>:\n+   [0-9a-f]+:\teef90bc7 \tvjcvt.s32.f64\ts1, d7\n+   [0-9a-f]+:\teef90bc7 \tvjcvt.s32.f64\ts1, d7\n+\n+[0-9a-f]+ <.*>:\n+   [0-9a-f]+:\teef9 0bc7 \tvjcvt.s32.f64\ts1, d7\n+"
    },
    {
      "sha": "80716b58c29df9751dc58f78d1de626a1e2ba638",
      "filename": "gas/testsuite/gas/arm/armv8_3-a-fp16-ext.d",
      "status": "added",
      "additions": 249,
      "deletions": 0,
      "changes": 249,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-fp16-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-fp16-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_3-a-fp16-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,249 @@\n+#as: -march=armv8.3-a+fp16fml\n+#source: armv8_2-a-fp16.s\n+#objdump: -d\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+.* <.*>:\n+.*:\tfc210810 \tvfmal.f16\td0, s2, s0\n+.*:\tfe002810 \tvfmal.f16\td2, s0, s0\\[0\\]\n+.*:\tfca10810 \tvfmsl.f16\td0, s2, s0\n+.*:\tfe102818 \tvfmsl.f16\td2, s0, s0\\[1\\]\n+.*:\tfc210814 \tvfmal.f16\td0, s2, s8\n+.*:\tfe002814 \tvfmal.f16\td2, s0, s8\\[0\\]\n+.*:\tfca10814 \tvfmsl.f16\td0, s2, s8\n+.*:\tfe10281c \tvfmsl.f16\td2, s0, s8\\[1\\]\n+.*:\tfc210837 \tvfmal.f16\td0, s2, s15\n+.*:\tfe002837 \tvfmal.f16\td2, s0, s15\\[0\\]\n+.*:\tfca10837 \tvfmsl.f16\td0, s2, s15\n+.*:\tfe10283f \tvfmsl.f16\td2, s0, s15\\[1\\]\n+.*:\tfc270890 \tvfmal.f16\td0, s15, s0\n+.*:\tfe00f810 \tvfmal.f16\td15, s0, s0\\[0\\]\n+.*:\tfca70890 \tvfmsl.f16\td0, s15, s0\n+.*:\tfe10f818 \tvfmsl.f16\td15, s0, s0\\[1\\]\n+.*:\tfc270894 \tvfmal.f16\td0, s15, s8\n+.*:\tfe00f814 \tvfmal.f16\td15, s0, s8\\[0\\]\n+.*:\tfca70894 \tvfmsl.f16\td0, s15, s8\n+.*:\tfe10f81c \tvfmsl.f16\td15, s0, s8\\[1\\]\n+.*:\tfc2708b7 \tvfmal.f16\td0, s15, s15\n+.*:\tfe00f837 \tvfmal.f16\td15, s0, s15\\[0\\]\n+.*:\tfca708b7 \tvfmsl.f16\td0, s15, s15\n+.*:\tfe10f83f \tvfmsl.f16\td15, s0, s15\\[1\\]\n+.*:\tfc2f0810 \tvfmal.f16\td0, s30, s0\n+.*:\tfe40e810 \tvfmal.f16\td30, s0, s0\\[0\\]\n+.*:\tfcaf0810 \tvfmsl.f16\td0, s30, s0\n+.*:\tfe50e818 \tvfmsl.f16\td30, s0, s0\\[1\\]\n+.*:\tfc2f0814 \tvfmal.f16\td0, s30, s8\n+.*:\tfe40e814 \tvfmal.f16\td30, s0, s8\\[0\\]\n+.*:\tfcaf0814 \tvfmsl.f16\td0, s30, s8\n+.*:\tfe50e81c \tvfmsl.f16\td30, s0, s8\\[1\\]\n+.*:\tfc2f0837 \tvfmal.f16\td0, s30, s15\n+.*:\tfe40e837 \tvfmal.f16\td30, s0, s15\\[0\\]\n+.*:\tfcaf0837 \tvfmsl.f16\td0, s30, s15\n+.*:\tfe50e83f \tvfmsl.f16\td30, s0, s15\\[1\\]\n+.*:\tfc217810 \tvfmal.f16\td7, s2, s0\n+.*:\tfe032890 \tvfmal.f16\td2, s7, s0\\[0\\]\n+.*:\tfca17810 \tvfmsl.f16\td7, s2, s0\n+.*:\tfe132898 \tvfmsl.f16\td2, s7, s0\\[1\\]\n+.*:\tfc217814 \tvfmal.f16\td7, s2, s8\n+.*:\tfe032894 \tvfmal.f16\td2, s7, s8\\[0\\]\n+.*:\tfca17814 \tvfmsl.f16\td7, s2, s8\n+.*:\tfe13289c \tvfmsl.f16\td2, s7, s8\\[1\\]\n+.*:\tfc217837 \tvfmal.f16\td7, s2, s15\n+.*:\tfe0328b7 \tvfmal.f16\td2, s7, s15\\[0\\]\n+.*:\tfca17837 \tvfmsl.f16\td7, s2, s15\n+.*:\tfe1328bf \tvfmsl.f16\td2, s7, s15\\[1\\]\n+.*:\tfc277890 \tvfmal.f16\td7, s15, s0\n+.*:\tfe03f890 \tvfmal.f16\td15, s7, s0\\[0\\]\n+.*:\tfca77890 \tvfmsl.f16\td7, s15, s0\n+.*:\tfe13f898 \tvfmsl.f16\td15, s7, s0\\[1\\]\n+.*:\tfc277894 \tvfmal.f16\td7, s15, s8\n+.*:\tfe03f894 \tvfmal.f16\td15, s7, s8\\[0\\]\n+.*:\tfca77894 \tvfmsl.f16\td7, s15, s8\n+.*:\tfe13f89c \tvfmsl.f16\td15, s7, s8\\[1\\]\n+.*:\tfc2778b7 \tvfmal.f16\td7, s15, s15\n+.*:\tfe03f8b7 \tvfmal.f16\td15, s7, s15\\[0\\]\n+.*:\tfca778b7 \tvfmsl.f16\td7, s15, s15\n+.*:\tfe13f8bf \tvfmsl.f16\td15, s7, s15\\[1\\]\n+.*:\tfc2f7810 \tvfmal.f16\td7, s30, s0\n+.*:\tfe43e890 \tvfmal.f16\td30, s7, s0\\[0\\]\n+.*:\tfcaf7810 \tvfmsl.f16\td7, s30, s0\n+.*:\tfe53e898 \tvfmsl.f16\td30, s7, s0\\[1\\]\n+.*:\tfc2f7814 \tvfmal.f16\td7, s30, s8\n+.*:\tfe43e894 \tvfmal.f16\td30, s7, s8\\[0\\]\n+.*:\tfcaf7814 \tvfmsl.f16\td7, s30, s8\n+.*:\tfe53e89c \tvfmsl.f16\td30, s7, s8\\[1\\]\n+.*:\tfc2f7837 \tvfmal.f16\td7, s30, s15\n+.*:\tfe43e8b7 \tvfmal.f16\td30, s7, s15\\[0\\]\n+.*:\tfcaf7837 \tvfmsl.f16\td7, s30, s15\n+.*:\tfe53e8bf \tvfmsl.f16\td30, s7, s15\\[1\\]\n+.*:\tfc610810 \tvfmal.f16\td16, s2, s0\n+.*:\tfe082810 \tvfmal.f16\td2, s16, s0\\[0\\]\n+.*:\tfce10810 \tvfmsl.f16\td16, s2, s0\n+.*:\tfe182818 \tvfmsl.f16\td2, s16, s0\\[1\\]\n+.*:\tfc610814 \tvfmal.f16\td16, s2, s8\n+.*:\tfe082814 \tvfmal.f16\td2, s16, s8\\[0\\]\n+.*:\tfce10814 \tvfmsl.f16\td16, s2, s8\n+.*:\tfe18281c \tvfmsl.f16\td2, s16, s8\\[1\\]\n+.*:\tfc610837 \tvfmal.f16\td16, s2, s15\n+.*:\tfe082837 \tvfmal.f16\td2, s16, s15\\[0\\]\n+.*:\tfce10837 \tvfmsl.f16\td16, s2, s15\n+.*:\tfe18283f \tvfmsl.f16\td2, s16, s15\\[1\\]\n+.*:\tfc670890 \tvfmal.f16\td16, s15, s0\n+.*:\tfe08f810 \tvfmal.f16\td15, s16, s0\\[0\\]\n+.*:\tfce70890 \tvfmsl.f16\td16, s15, s0\n+.*:\tfe18f818 \tvfmsl.f16\td15, s16, s0\\[1\\]\n+.*:\tfc670894 \tvfmal.f16\td16, s15, s8\n+.*:\tfe08f814 \tvfmal.f16\td15, s16, s8\\[0\\]\n+.*:\tfce70894 \tvfmsl.f16\td16, s15, s8\n+.*:\tfe18f81c \tvfmsl.f16\td15, s16, s8\\[1\\]\n+.*:\tfc6708b7 \tvfmal.f16\td16, s15, s15\n+.*:\tfe08f837 \tvfmal.f16\td15, s16, s15\\[0\\]\n+.*:\tfce708b7 \tvfmsl.f16\td16, s15, s15\n+.*:\tfe18f83f \tvfmsl.f16\td15, s16, s15\\[1\\]\n+.*:\tfc6f0810 \tvfmal.f16\td16, s30, s0\n+.*:\tfe48e810 \tvfmal.f16\td30, s16, s0\\[0\\]\n+.*:\tfcef0810 \tvfmsl.f16\td16, s30, s0\n+.*:\tfe58e818 \tvfmsl.f16\td30, s16, s0\\[1\\]\n+.*:\tfc6f0814 \tvfmal.f16\td16, s30, s8\n+.*:\tfe48e814 \tvfmal.f16\td30, s16, s8\\[0\\]\n+.*:\tfcef0814 \tvfmsl.f16\td16, s30, s8\n+.*:\tfe58e81c \tvfmsl.f16\td30, s16, s8\\[1\\]\n+.*:\tfc6f0837 \tvfmal.f16\td16, s30, s15\n+.*:\tfe48e837 \tvfmal.f16\td30, s16, s15\\[0\\]\n+.*:\tfcef0837 \tvfmsl.f16\td16, s30, s15\n+.*:\tfe58e83f \tvfmsl.f16\td30, s16, s15\\[1\\]\n+.*:\tfc61f810 \tvfmal.f16\td31, s2, s0\n+.*:\tfe0f2890 \tvfmal.f16\td2, s31, s0\\[0\\]\n+.*:\tfce1f810 \tvfmsl.f16\td31, s2, s0\n+.*:\tfe1f2898 \tvfmsl.f16\td2, s31, s0\\[1\\]\n+.*:\tfc61f814 \tvfmal.f16\td31, s2, s8\n+.*:\tfe0f2894 \tvfmal.f16\td2, s31, s8\\[0\\]\n+.*:\tfce1f814 \tvfmsl.f16\td31, s2, s8\n+.*:\tfe1f289c \tvfmsl.f16\td2, s31, s8\\[1\\]\n+.*:\tfc61f837 \tvfmal.f16\td31, s2, s15\n+.*:\tfe0f28b7 \tvfmal.f16\td2, s31, s15\\[0\\]\n+.*:\tfce1f837 \tvfmsl.f16\td31, s2, s15\n+.*:\tfe1f28bf \tvfmsl.f16\td2, s31, s15\\[1\\]\n+.*:\tfc67f890 \tvfmal.f16\td31, s15, s0\n+.*:\tfe0ff890 \tvfmal.f16\td15, s31, s0\\[0\\]\n+.*:\tfce7f890 \tvfmsl.f16\td31, s15, s0\n+.*:\tfe1ff898 \tvfmsl.f16\td15, s31, s0\\[1\\]\n+.*:\tfc67f894 \tvfmal.f16\td31, s15, s8\n+.*:\tfe0ff894 \tvfmal.f16\td15, s31, s8\\[0\\]\n+.*:\tfce7f894 \tvfmsl.f16\td31, s15, s8\n+.*:\tfe1ff89c \tvfmsl.f16\td15, s31, s8\\[1\\]\n+.*:\tfc67f8b7 \tvfmal.f16\td31, s15, s15\n+.*:\tfe0ff8b7 \tvfmal.f16\td15, s31, s15\\[0\\]\n+.*:\tfce7f8b7 \tvfmsl.f16\td31, s15, s15\n+.*:\tfe1ff8bf \tvfmsl.f16\td15, s31, s15\\[1\\]\n+.*:\tfc6ff810 \tvfmal.f16\td31, s30, s0\n+.*:\tfe4fe890 \tvfmal.f16\td30, s31, s0\\[0\\]\n+.*:\tfceff810 \tvfmsl.f16\td31, s30, s0\n+.*:\tfe5fe898 \tvfmsl.f16\td30, s31, s0\\[1\\]\n+.*:\tfc6ff814 \tvfmal.f16\td31, s30, s8\n+.*:\tfe4fe894 \tvfmal.f16\td30, s31, s8\\[0\\]\n+.*:\tfceff814 \tvfmsl.f16\td31, s30, s8\n+.*:\tfe5fe89c \tvfmsl.f16\td30, s31, s8\\[1\\]\n+.*:\tfc6ff837 \tvfmal.f16\td31, s30, s15\n+.*:\tfe4fe8b7 \tvfmal.f16\td30, s31, s15\\[0\\]\n+.*:\tfceff837 \tvfmsl.f16\td31, s30, s15\n+.*:\tfe5fe8bf \tvfmsl.f16\td30, s31, s15\\[1\\]\n+.*:\tfc204850 \tvfmal.f16\tq2, d0, d0\n+.*:\tfe020850 \tvfmal.f16\tq0, d2, d0\\[0\\]\n+.*:\tfca04850 \tvfmsl.f16\tq2, d0, d0\n+.*:\tfe120878 \tvfmsl.f16\tq0, d2, d0\\[3\\]\n+.*:\tfc204857 \tvfmal.f16\tq2, d0, d7\n+.*:\tfe020857 \tvfmal.f16\tq0, d2, d7\\[0\\]\n+.*:\tfca04857 \tvfmsl.f16\tq2, d0, d7\n+.*:\tfe12087f \tvfmsl.f16\tq0, d2, d7\\[3\\]\n+.*:\tfc206850 \tvfmal.f16\tq3, d0, d0\n+.*:\tfe030850 \tvfmal.f16\tq0, d3, d0\\[0\\]\n+.*:\tfca06850 \tvfmsl.f16\tq3, d0, d0\n+.*:\tfe130878 \tvfmsl.f16\tq0, d3, d0\\[3\\]\n+.*:\tfc206857 \tvfmal.f16\tq3, d0, d7\n+.*:\tfe030857 \tvfmal.f16\tq0, d3, d7\\[0\\]\n+.*:\tfca06857 \tvfmsl.f16\tq3, d0, d7\n+.*:\tfe13087f \tvfmsl.f16\tq0, d3, d7\\[3\\]\n+.*:\tfc60a850 \tvfmal.f16\tq13, d0, d0\n+.*:\tfe0d0850 \tvfmal.f16\tq0, d13, d0\\[0\\]\n+.*:\tfce0a850 \tvfmsl.f16\tq13, d0, d0\n+.*:\tfe1d0878 \tvfmsl.f16\tq0, d13, d0\\[3\\]\n+.*:\tfc60a857 \tvfmal.f16\tq13, d0, d7\n+.*:\tfe0d0857 \tvfmal.f16\tq0, d13, d7\\[0\\]\n+.*:\tfce0a857 \tvfmsl.f16\tq13, d0, d7\n+.*:\tfe1d087f \tvfmsl.f16\tq0, d13, d7\\[3\\]\n+.*:\tfc214850 \tvfmal.f16\tq2, d1, d0\n+.*:\tfe022850 \tvfmal.f16\tq1, d2, d0\\[0\\]\n+.*:\tfca14850 \tvfmsl.f16\tq2, d1, d0\n+.*:\tfe122878 \tvfmsl.f16\tq1, d2, d0\\[3\\]\n+.*:\tfc214857 \tvfmal.f16\tq2, d1, d7\n+.*:\tfe022857 \tvfmal.f16\tq1, d2, d7\\[0\\]\n+.*:\tfca14857 \tvfmsl.f16\tq2, d1, d7\n+.*:\tfe12287f \tvfmsl.f16\tq1, d2, d7\\[3\\]\n+.*:\tfc216850 \tvfmal.f16\tq3, d1, d0\n+.*:\tfe032850 \tvfmal.f16\tq1, d3, d0\\[0\\]\n+.*:\tfca16850 \tvfmsl.f16\tq3, d1, d0\n+.*:\tfe132878 \tvfmsl.f16\tq1, d3, d0\\[3\\]\n+.*:\tfc216857 \tvfmal.f16\tq3, d1, d7\n+.*:\tfe032857 \tvfmal.f16\tq1, d3, d7\\[0\\]\n+.*:\tfca16857 \tvfmsl.f16\tq3, d1, d7\n+.*:\tfe13287f \tvfmsl.f16\tq1, d3, d7\\[3\\]\n+.*:\tfc61a850 \tvfmal.f16\tq13, d1, d0\n+.*:\tfe0d2850 \tvfmal.f16\tq1, d13, d0\\[0\\]\n+.*:\tfce1a850 \tvfmsl.f16\tq13, d1, d0\n+.*:\tfe1d2878 \tvfmsl.f16\tq1, d13, d0\\[3\\]\n+.*:\tfc61a857 \tvfmal.f16\tq13, d1, d7\n+.*:\tfe0d2857 \tvfmal.f16\tq1, d13, d7\\[0\\]\n+.*:\tfce1a857 \tvfmsl.f16\tq13, d1, d7\n+.*:\tfe1d287f \tvfmsl.f16\tq1, d13, d7\\[3\\]\n+.*:\tfc264850 \tvfmal.f16\tq2, d6, d0\n+.*:\tfe02c850 \tvfmal.f16\tq6, d2, d0\\[0\\]\n+.*:\tfca64850 \tvfmsl.f16\tq2, d6, d0\n+.*:\tfe12c878 \tvfmsl.f16\tq6, d2, d0\\[3\\]\n+.*:\tfc264857 \tvfmal.f16\tq2, d6, d7\n+.*:\tfe02c857 \tvfmal.f16\tq6, d2, d7\\[0\\]\n+.*:\tfca64857 \tvfmsl.f16\tq2, d6, d7\n+.*:\tfe12c87f \tvfmsl.f16\tq6, d2, d7\\[3\\]\n+.*:\tfc266850 \tvfmal.f16\tq3, d6, d0\n+.*:\tfe03c850 \tvfmal.f16\tq6, d3, d0\\[0\\]\n+.*:\tfca66850 \tvfmsl.f16\tq3, d6, d0\n+.*:\tfe13c878 \tvfmsl.f16\tq6, d3, d0\\[3\\]\n+.*:\tfc266857 \tvfmal.f16\tq3, d6, d7\n+.*:\tfe03c857 \tvfmal.f16\tq6, d3, d7\\[0\\]\n+.*:\tfca66857 \tvfmsl.f16\tq3, d6, d7\n+.*:\tfe13c87f \tvfmsl.f16\tq6, d3, d7\\[3\\]\n+.*:\tfc66a850 \tvfmal.f16\tq13, d6, d0\n+.*:\tfe0dc850 \tvfmal.f16\tq6, d13, d0\\[0\\]\n+.*:\tfce6a850 \tvfmsl.f16\tq13, d6, d0\n+.*:\tfe1dc878 \tvfmsl.f16\tq6, d13, d0\\[3\\]\n+.*:\tfc66a857 \tvfmal.f16\tq13, d6, d7\n+.*:\tfe0dc857 \tvfmal.f16\tq6, d13, d7\\[0\\]\n+.*:\tfce6a857 \tvfmsl.f16\tq13, d6, d7\n+.*:\tfe1dc87f \tvfmsl.f16\tq6, d13, d7\\[3\\]\n+.*:\tfc2f4850 \tvfmal.f16\tq2, d15, d0\n+.*:\tfe42e850 \tvfmal.f16\tq15, d2, d0\\[0\\]\n+.*:\tfcaf4850 \tvfmsl.f16\tq2, d15, d0\n+.*:\tfe52e878 \tvfmsl.f16\tq15, d2, d0\\[3\\]\n+.*:\tfc2f4857 \tvfmal.f16\tq2, d15, d7\n+.*:\tfe42e857 \tvfmal.f16\tq15, d2, d7\\[0\\]\n+.*:\tfcaf4857 \tvfmsl.f16\tq2, d15, d7\n+.*:\tfe52e87f \tvfmsl.f16\tq15, d2, d7\\[3\\]\n+.*:\tfc2f6850 \tvfmal.f16\tq3, d15, d0\n+.*:\tfe43e850 \tvfmal.f16\tq15, d3, d0\\[0\\]\n+.*:\tfcaf6850 \tvfmsl.f16\tq3, d15, d0\n+.*:\tfe53e878 \tvfmsl.f16\tq15, d3, d0\\[3\\]\n+.*:\tfc2f6857 \tvfmal.f16\tq3, d15, d7\n+.*:\tfe43e857 \tvfmal.f16\tq15, d3, d7\\[0\\]\n+.*:\tfcaf6857 \tvfmsl.f16\tq3, d15, d7\n+.*:\tfe53e87f \tvfmsl.f16\tq15, d3, d7\\[3\\]\n+.*:\tfc6fa850 \tvfmal.f16\tq13, d15, d0\n+.*:\tfe4de850 \tvfmal.f16\tq15, d13, d0\\[0\\]\n+.*:\tfcefa850 \tvfmsl.f16\tq13, d15, d0\n+.*:\tfe5de878 \tvfmsl.f16\tq15, d13, d0\\[3\\]\n+.*:\tfc6fa857 \tvfmal.f16\tq13, d15, d7\n+.*:\tfe4de857 \tvfmal.f16\tq15, d13, d7\\[0\\]\n+.*:\tfcefa857 \tvfmsl.f16\tq13, d15, d7\n+.*:\tfe5de87f \tvfmsl.f16\tq15, d13, d7\\[3\\]"
    },
    {
      "sha": "a21236771593247030a7e66ff186ad352c61f50a",
      "filename": "gas/testsuite/gas/arm/armv8_3-a-simd-bad-ext.d",
      "status": "added",
      "additions": 3,
      "deletions": 0,
      "changes": 3,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-simd-bad-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_3-a-simd-bad-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_3-a-simd-bad-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,3 @@\n+#as: -march=armv8.3-a+fp16\n+#source: armv8_3-a-simd-bad.s\n+#error_output: armv8_3-a-simd-bad.l"
    },
    {
      "sha": "5746bbf814290c4eead5f15c7685a727cc1f5eb8",
      "filename": "gas/testsuite/gas/arm/armv8_4-a-fp16-ext.d",
      "status": "added",
      "additions": 249,
      "deletions": 0,
      "changes": 249,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_4-a-fp16-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8_4-a-fp16-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8_4-a-fp16-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,249 @@\n+#as: -march=armv8.4-a+fp16\n+#source: armv8_2-a-fp16.s\n+#objdump: -d\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+.* <.*>:\n+.*:\tfc210810 \tvfmal.f16\td0, s2, s0\n+.*:\tfe002810 \tvfmal.f16\td2, s0, s0\\[0\\]\n+.*:\tfca10810 \tvfmsl.f16\td0, s2, s0\n+.*:\tfe102818 \tvfmsl.f16\td2, s0, s0\\[1\\]\n+.*:\tfc210814 \tvfmal.f16\td0, s2, s8\n+.*:\tfe002814 \tvfmal.f16\td2, s0, s8\\[0\\]\n+.*:\tfca10814 \tvfmsl.f16\td0, s2, s8\n+.*:\tfe10281c \tvfmsl.f16\td2, s0, s8\\[1\\]\n+.*:\tfc210837 \tvfmal.f16\td0, s2, s15\n+.*:\tfe002837 \tvfmal.f16\td2, s0, s15\\[0\\]\n+.*:\tfca10837 \tvfmsl.f16\td0, s2, s15\n+.*:\tfe10283f \tvfmsl.f16\td2, s0, s15\\[1\\]\n+.*:\tfc270890 \tvfmal.f16\td0, s15, s0\n+.*:\tfe00f810 \tvfmal.f16\td15, s0, s0\\[0\\]\n+.*:\tfca70890 \tvfmsl.f16\td0, s15, s0\n+.*:\tfe10f818 \tvfmsl.f16\td15, s0, s0\\[1\\]\n+.*:\tfc270894 \tvfmal.f16\td0, s15, s8\n+.*:\tfe00f814 \tvfmal.f16\td15, s0, s8\\[0\\]\n+.*:\tfca70894 \tvfmsl.f16\td0, s15, s8\n+.*:\tfe10f81c \tvfmsl.f16\td15, s0, s8\\[1\\]\n+.*:\tfc2708b7 \tvfmal.f16\td0, s15, s15\n+.*:\tfe00f837 \tvfmal.f16\td15, s0, s15\\[0\\]\n+.*:\tfca708b7 \tvfmsl.f16\td0, s15, s15\n+.*:\tfe10f83f \tvfmsl.f16\td15, s0, s15\\[1\\]\n+.*:\tfc2f0810 \tvfmal.f16\td0, s30, s0\n+.*:\tfe40e810 \tvfmal.f16\td30, s0, s0\\[0\\]\n+.*:\tfcaf0810 \tvfmsl.f16\td0, s30, s0\n+.*:\tfe50e818 \tvfmsl.f16\td30, s0, s0\\[1\\]\n+.*:\tfc2f0814 \tvfmal.f16\td0, s30, s8\n+.*:\tfe40e814 \tvfmal.f16\td30, s0, s8\\[0\\]\n+.*:\tfcaf0814 \tvfmsl.f16\td0, s30, s8\n+.*:\tfe50e81c \tvfmsl.f16\td30, s0, s8\\[1\\]\n+.*:\tfc2f0837 \tvfmal.f16\td0, s30, s15\n+.*:\tfe40e837 \tvfmal.f16\td30, s0, s15\\[0\\]\n+.*:\tfcaf0837 \tvfmsl.f16\td0, s30, s15\n+.*:\tfe50e83f \tvfmsl.f16\td30, s0, s15\\[1\\]\n+.*:\tfc217810 \tvfmal.f16\td7, s2, s0\n+.*:\tfe032890 \tvfmal.f16\td2, s7, s0\\[0\\]\n+.*:\tfca17810 \tvfmsl.f16\td7, s2, s0\n+.*:\tfe132898 \tvfmsl.f16\td2, s7, s0\\[1\\]\n+.*:\tfc217814 \tvfmal.f16\td7, s2, s8\n+.*:\tfe032894 \tvfmal.f16\td2, s7, s8\\[0\\]\n+.*:\tfca17814 \tvfmsl.f16\td7, s2, s8\n+.*:\tfe13289c \tvfmsl.f16\td2, s7, s8\\[1\\]\n+.*:\tfc217837 \tvfmal.f16\td7, s2, s15\n+.*:\tfe0328b7 \tvfmal.f16\td2, s7, s15\\[0\\]\n+.*:\tfca17837 \tvfmsl.f16\td7, s2, s15\n+.*:\tfe1328bf \tvfmsl.f16\td2, s7, s15\\[1\\]\n+.*:\tfc277890 \tvfmal.f16\td7, s15, s0\n+.*:\tfe03f890 \tvfmal.f16\td15, s7, s0\\[0\\]\n+.*:\tfca77890 \tvfmsl.f16\td7, s15, s0\n+.*:\tfe13f898 \tvfmsl.f16\td15, s7, s0\\[1\\]\n+.*:\tfc277894 \tvfmal.f16\td7, s15, s8\n+.*:\tfe03f894 \tvfmal.f16\td15, s7, s8\\[0\\]\n+.*:\tfca77894 \tvfmsl.f16\td7, s15, s8\n+.*:\tfe13f89c \tvfmsl.f16\td15, s7, s8\\[1\\]\n+.*:\tfc2778b7 \tvfmal.f16\td7, s15, s15\n+.*:\tfe03f8b7 \tvfmal.f16\td15, s7, s15\\[0\\]\n+.*:\tfca778b7 \tvfmsl.f16\td7, s15, s15\n+.*:\tfe13f8bf \tvfmsl.f16\td15, s7, s15\\[1\\]\n+.*:\tfc2f7810 \tvfmal.f16\td7, s30, s0\n+.*:\tfe43e890 \tvfmal.f16\td30, s7, s0\\[0\\]\n+.*:\tfcaf7810 \tvfmsl.f16\td7, s30, s0\n+.*:\tfe53e898 \tvfmsl.f16\td30, s7, s0\\[1\\]\n+.*:\tfc2f7814 \tvfmal.f16\td7, s30, s8\n+.*:\tfe43e894 \tvfmal.f16\td30, s7, s8\\[0\\]\n+.*:\tfcaf7814 \tvfmsl.f16\td7, s30, s8\n+.*:\tfe53e89c \tvfmsl.f16\td30, s7, s8\\[1\\]\n+.*:\tfc2f7837 \tvfmal.f16\td7, s30, s15\n+.*:\tfe43e8b7 \tvfmal.f16\td30, s7, s15\\[0\\]\n+.*:\tfcaf7837 \tvfmsl.f16\td7, s30, s15\n+.*:\tfe53e8bf \tvfmsl.f16\td30, s7, s15\\[1\\]\n+.*:\tfc610810 \tvfmal.f16\td16, s2, s0\n+.*:\tfe082810 \tvfmal.f16\td2, s16, s0\\[0\\]\n+.*:\tfce10810 \tvfmsl.f16\td16, s2, s0\n+.*:\tfe182818 \tvfmsl.f16\td2, s16, s0\\[1\\]\n+.*:\tfc610814 \tvfmal.f16\td16, s2, s8\n+.*:\tfe082814 \tvfmal.f16\td2, s16, s8\\[0\\]\n+.*:\tfce10814 \tvfmsl.f16\td16, s2, s8\n+.*:\tfe18281c \tvfmsl.f16\td2, s16, s8\\[1\\]\n+.*:\tfc610837 \tvfmal.f16\td16, s2, s15\n+.*:\tfe082837 \tvfmal.f16\td2, s16, s15\\[0\\]\n+.*:\tfce10837 \tvfmsl.f16\td16, s2, s15\n+.*:\tfe18283f \tvfmsl.f16\td2, s16, s15\\[1\\]\n+.*:\tfc670890 \tvfmal.f16\td16, s15, s0\n+.*:\tfe08f810 \tvfmal.f16\td15, s16, s0\\[0\\]\n+.*:\tfce70890 \tvfmsl.f16\td16, s15, s0\n+.*:\tfe18f818 \tvfmsl.f16\td15, s16, s0\\[1\\]\n+.*:\tfc670894 \tvfmal.f16\td16, s15, s8\n+.*:\tfe08f814 \tvfmal.f16\td15, s16, s8\\[0\\]\n+.*:\tfce70894 \tvfmsl.f16\td16, s15, s8\n+.*:\tfe18f81c \tvfmsl.f16\td15, s16, s8\\[1\\]\n+.*:\tfc6708b7 \tvfmal.f16\td16, s15, s15\n+.*:\tfe08f837 \tvfmal.f16\td15, s16, s15\\[0\\]\n+.*:\tfce708b7 \tvfmsl.f16\td16, s15, s15\n+.*:\tfe18f83f \tvfmsl.f16\td15, s16, s15\\[1\\]\n+.*:\tfc6f0810 \tvfmal.f16\td16, s30, s0\n+.*:\tfe48e810 \tvfmal.f16\td30, s16, s0\\[0\\]\n+.*:\tfcef0810 \tvfmsl.f16\td16, s30, s0\n+.*:\tfe58e818 \tvfmsl.f16\td30, s16, s0\\[1\\]\n+.*:\tfc6f0814 \tvfmal.f16\td16, s30, s8\n+.*:\tfe48e814 \tvfmal.f16\td30, s16, s8\\[0\\]\n+.*:\tfcef0814 \tvfmsl.f16\td16, s30, s8\n+.*:\tfe58e81c \tvfmsl.f16\td30, s16, s8\\[1\\]\n+.*:\tfc6f0837 \tvfmal.f16\td16, s30, s15\n+.*:\tfe48e837 \tvfmal.f16\td30, s16, s15\\[0\\]\n+.*:\tfcef0837 \tvfmsl.f16\td16, s30, s15\n+.*:\tfe58e83f \tvfmsl.f16\td30, s16, s15\\[1\\]\n+.*:\tfc61f810 \tvfmal.f16\td31, s2, s0\n+.*:\tfe0f2890 \tvfmal.f16\td2, s31, s0\\[0\\]\n+.*:\tfce1f810 \tvfmsl.f16\td31, s2, s0\n+.*:\tfe1f2898 \tvfmsl.f16\td2, s31, s0\\[1\\]\n+.*:\tfc61f814 \tvfmal.f16\td31, s2, s8\n+.*:\tfe0f2894 \tvfmal.f16\td2, s31, s8\\[0\\]\n+.*:\tfce1f814 \tvfmsl.f16\td31, s2, s8\n+.*:\tfe1f289c \tvfmsl.f16\td2, s31, s8\\[1\\]\n+.*:\tfc61f837 \tvfmal.f16\td31, s2, s15\n+.*:\tfe0f28b7 \tvfmal.f16\td2, s31, s15\\[0\\]\n+.*:\tfce1f837 \tvfmsl.f16\td31, s2, s15\n+.*:\tfe1f28bf \tvfmsl.f16\td2, s31, s15\\[1\\]\n+.*:\tfc67f890 \tvfmal.f16\td31, s15, s0\n+.*:\tfe0ff890 \tvfmal.f16\td15, s31, s0\\[0\\]\n+.*:\tfce7f890 \tvfmsl.f16\td31, s15, s0\n+.*:\tfe1ff898 \tvfmsl.f16\td15, s31, s0\\[1\\]\n+.*:\tfc67f894 \tvfmal.f16\td31, s15, s8\n+.*:\tfe0ff894 \tvfmal.f16\td15, s31, s8\\[0\\]\n+.*:\tfce7f894 \tvfmsl.f16\td31, s15, s8\n+.*:\tfe1ff89c \tvfmsl.f16\td15, s31, s8\\[1\\]\n+.*:\tfc67f8b7 \tvfmal.f16\td31, s15, s15\n+.*:\tfe0ff8b7 \tvfmal.f16\td15, s31, s15\\[0\\]\n+.*:\tfce7f8b7 \tvfmsl.f16\td31, s15, s15\n+.*:\tfe1ff8bf \tvfmsl.f16\td15, s31, s15\\[1\\]\n+.*:\tfc6ff810 \tvfmal.f16\td31, s30, s0\n+.*:\tfe4fe890 \tvfmal.f16\td30, s31, s0\\[0\\]\n+.*:\tfceff810 \tvfmsl.f16\td31, s30, s0\n+.*:\tfe5fe898 \tvfmsl.f16\td30, s31, s0\\[1\\]\n+.*:\tfc6ff814 \tvfmal.f16\td31, s30, s8\n+.*:\tfe4fe894 \tvfmal.f16\td30, s31, s8\\[0\\]\n+.*:\tfceff814 \tvfmsl.f16\td31, s30, s8\n+.*:\tfe5fe89c \tvfmsl.f16\td30, s31, s8\\[1\\]\n+.*:\tfc6ff837 \tvfmal.f16\td31, s30, s15\n+.*:\tfe4fe8b7 \tvfmal.f16\td30, s31, s15\\[0\\]\n+.*:\tfceff837 \tvfmsl.f16\td31, s30, s15\n+.*:\tfe5fe8bf \tvfmsl.f16\td30, s31, s15\\[1\\]\n+.*:\tfc204850 \tvfmal.f16\tq2, d0, d0\n+.*:\tfe020850 \tvfmal.f16\tq0, d2, d0\\[0\\]\n+.*:\tfca04850 \tvfmsl.f16\tq2, d0, d0\n+.*:\tfe120878 \tvfmsl.f16\tq0, d2, d0\\[3\\]\n+.*:\tfc204857 \tvfmal.f16\tq2, d0, d7\n+.*:\tfe020857 \tvfmal.f16\tq0, d2, d7\\[0\\]\n+.*:\tfca04857 \tvfmsl.f16\tq2, d0, d7\n+.*:\tfe12087f \tvfmsl.f16\tq0, d2, d7\\[3\\]\n+.*:\tfc206850 \tvfmal.f16\tq3, d0, d0\n+.*:\tfe030850 \tvfmal.f16\tq0, d3, d0\\[0\\]\n+.*:\tfca06850 \tvfmsl.f16\tq3, d0, d0\n+.*:\tfe130878 \tvfmsl.f16\tq0, d3, d0\\[3\\]\n+.*:\tfc206857 \tvfmal.f16\tq3, d0, d7\n+.*:\tfe030857 \tvfmal.f16\tq0, d3, d7\\[0\\]\n+.*:\tfca06857 \tvfmsl.f16\tq3, d0, d7\n+.*:\tfe13087f \tvfmsl.f16\tq0, d3, d7\\[3\\]\n+.*:\tfc60a850 \tvfmal.f16\tq13, d0, d0\n+.*:\tfe0d0850 \tvfmal.f16\tq0, d13, d0\\[0\\]\n+.*:\tfce0a850 \tvfmsl.f16\tq13, d0, d0\n+.*:\tfe1d0878 \tvfmsl.f16\tq0, d13, d0\\[3\\]\n+.*:\tfc60a857 \tvfmal.f16\tq13, d0, d7\n+.*:\tfe0d0857 \tvfmal.f16\tq0, d13, d7\\[0\\]\n+.*:\tfce0a857 \tvfmsl.f16\tq13, d0, d7\n+.*:\tfe1d087f \tvfmsl.f16\tq0, d13, d7\\[3\\]\n+.*:\tfc214850 \tvfmal.f16\tq2, d1, d0\n+.*:\tfe022850 \tvfmal.f16\tq1, d2, d0\\[0\\]\n+.*:\tfca14850 \tvfmsl.f16\tq2, d1, d0\n+.*:\tfe122878 \tvfmsl.f16\tq1, d2, d0\\[3\\]\n+.*:\tfc214857 \tvfmal.f16\tq2, d1, d7\n+.*:\tfe022857 \tvfmal.f16\tq1, d2, d7\\[0\\]\n+.*:\tfca14857 \tvfmsl.f16\tq2, d1, d7\n+.*:\tfe12287f \tvfmsl.f16\tq1, d2, d7\\[3\\]\n+.*:\tfc216850 \tvfmal.f16\tq3, d1, d0\n+.*:\tfe032850 \tvfmal.f16\tq1, d3, d0\\[0\\]\n+.*:\tfca16850 \tvfmsl.f16\tq3, d1, d0\n+.*:\tfe132878 \tvfmsl.f16\tq1, d3, d0\\[3\\]\n+.*:\tfc216857 \tvfmal.f16\tq3, d1, d7\n+.*:\tfe032857 \tvfmal.f16\tq1, d3, d7\\[0\\]\n+.*:\tfca16857 \tvfmsl.f16\tq3, d1, d7\n+.*:\tfe13287f \tvfmsl.f16\tq1, d3, d7\\[3\\]\n+.*:\tfc61a850 \tvfmal.f16\tq13, d1, d0\n+.*:\tfe0d2850 \tvfmal.f16\tq1, d13, d0\\[0\\]\n+.*:\tfce1a850 \tvfmsl.f16\tq13, d1, d0\n+.*:\tfe1d2878 \tvfmsl.f16\tq1, d13, d0\\[3\\]\n+.*:\tfc61a857 \tvfmal.f16\tq13, d1, d7\n+.*:\tfe0d2857 \tvfmal.f16\tq1, d13, d7\\[0\\]\n+.*:\tfce1a857 \tvfmsl.f16\tq13, d1, d7\n+.*:\tfe1d287f \tvfmsl.f16\tq1, d13, d7\\[3\\]\n+.*:\tfc264850 \tvfmal.f16\tq2, d6, d0\n+.*:\tfe02c850 \tvfmal.f16\tq6, d2, d0\\[0\\]\n+.*:\tfca64850 \tvfmsl.f16\tq2, d6, d0\n+.*:\tfe12c878 \tvfmsl.f16\tq6, d2, d0\\[3\\]\n+.*:\tfc264857 \tvfmal.f16\tq2, d6, d7\n+.*:\tfe02c857 \tvfmal.f16\tq6, d2, d7\\[0\\]\n+.*:\tfca64857 \tvfmsl.f16\tq2, d6, d7\n+.*:\tfe12c87f \tvfmsl.f16\tq6, d2, d7\\[3\\]\n+.*:\tfc266850 \tvfmal.f16\tq3, d6, d0\n+.*:\tfe03c850 \tvfmal.f16\tq6, d3, d0\\[0\\]\n+.*:\tfca66850 \tvfmsl.f16\tq3, d6, d0\n+.*:\tfe13c878 \tvfmsl.f16\tq6, d3, d0\\[3\\]\n+.*:\tfc266857 \tvfmal.f16\tq3, d6, d7\n+.*:\tfe03c857 \tvfmal.f16\tq6, d3, d7\\[0\\]\n+.*:\tfca66857 \tvfmsl.f16\tq3, d6, d7\n+.*:\tfe13c87f \tvfmsl.f16\tq6, d3, d7\\[3\\]\n+.*:\tfc66a850 \tvfmal.f16\tq13, d6, d0\n+.*:\tfe0dc850 \tvfmal.f16\tq6, d13, d0\\[0\\]\n+.*:\tfce6a850 \tvfmsl.f16\tq13, d6, d0\n+.*:\tfe1dc878 \tvfmsl.f16\tq6, d13, d0\\[3\\]\n+.*:\tfc66a857 \tvfmal.f16\tq13, d6, d7\n+.*:\tfe0dc857 \tvfmal.f16\tq6, d13, d7\\[0\\]\n+.*:\tfce6a857 \tvfmsl.f16\tq13, d6, d7\n+.*:\tfe1dc87f \tvfmsl.f16\tq6, d13, d7\\[3\\]\n+.*:\tfc2f4850 \tvfmal.f16\tq2, d15, d0\n+.*:\tfe42e850 \tvfmal.f16\tq15, d2, d0\\[0\\]\n+.*:\tfcaf4850 \tvfmsl.f16\tq2, d15, d0\n+.*:\tfe52e878 \tvfmsl.f16\tq15, d2, d0\\[3\\]\n+.*:\tfc2f4857 \tvfmal.f16\tq2, d15, d7\n+.*:\tfe42e857 \tvfmal.f16\tq15, d2, d7\\[0\\]\n+.*:\tfcaf4857 \tvfmsl.f16\tq2, d15, d7\n+.*:\tfe52e87f \tvfmsl.f16\tq15, d2, d7\\[3\\]\n+.*:\tfc2f6850 \tvfmal.f16\tq3, d15, d0\n+.*:\tfe43e850 \tvfmal.f16\tq15, d3, d0\\[0\\]\n+.*:\tfcaf6850 \tvfmsl.f16\tq3, d15, d0\n+.*:\tfe53e878 \tvfmsl.f16\tq15, d3, d0\\[3\\]\n+.*:\tfc2f6857 \tvfmal.f16\tq3, d15, d7\n+.*:\tfe43e857 \tvfmal.f16\tq15, d3, d7\\[0\\]\n+.*:\tfcaf6857 \tvfmsl.f16\tq3, d15, d7\n+.*:\tfe53e87f \tvfmsl.f16\tq15, d3, d7\\[3\\]\n+.*:\tfc6fa850 \tvfmal.f16\tq13, d15, d0\n+.*:\tfe4de850 \tvfmal.f16\tq15, d13, d0\\[0\\]\n+.*:\tfcefa850 \tvfmsl.f16\tq13, d15, d0\n+.*:\tfe5de878 \tvfmsl.f16\tq15, d13, d0\\[3\\]\n+.*:\tfc6fa857 \tvfmal.f16\tq13, d15, d7\n+.*:\tfe4de857 \tvfmal.f16\tq15, d13, d7\\[0\\]\n+.*:\tfcefa857 \tvfmsl.f16\tq13, d15, d7\n+.*:\tfe5de87f \tvfmsl.f16\tq15, d13, d7\\[3\\]"
    },
    {
      "sha": "cc318e23f7434ca8099aaae34d7b7d4dfaf76202",
      "filename": "gas/testsuite/gas/arm/armv8m.main+fp.d",
      "status": "added",
      "additions": 32,
      "deletions": 0,
      "changes": 32,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8m.main+fp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8m.main+fp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8m.main+fp.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,32 @@\n+#name: Valid armv8-m.main+fp\n+#as: -march=armv8-m.main+fp\n+#source: fpv5-sp-d16.s\n+#objdump: -dr --prefix-addresses --show-raw-insn\n+#skip: *-*-pe *-wince-*\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+0[0-9a-f]+ <[^>]+> fe00 0a00 \tvseleq.f32\ts0, s0, s0\n+0[0-9a-f]+ <[^>]+> fe50 0aa0 \tvselvs.f32\ts1, s1, s1\n+0[0-9a-f]+ <[^>]+> fe2f fa0f \tvselge.f32\ts30, s30, s30\n+0[0-9a-f]+ <[^>]+> fe7f faaf \tvselgt.f32\ts31, s31, s31\n+0[0-9a-f]+ <[^>]+> fe80 0a00 \tvmaxnm.f32\ts0, s0, s0\n+0[0-9a-f]+ <[^>]+> fec0 0aa0 \tvmaxnm.f32\ts1, s1, s1\n+0[0-9a-f]+ <[^>]+> fe8f fa0f \tvmaxnm.f32\ts30, s30, s30\n+0[0-9a-f]+ <[^>]+> fecf faaf \tvmaxnm.f32\ts31, s31, s31\n+0[0-9a-f]+ <[^>]+> fe80 0a40 \tvminnm.f32\ts0, s0, s0\n+0[0-9a-f]+ <[^>]+> fec0 0ae0 \tvminnm.f32\ts1, s1, s1\n+0[0-9a-f]+ <[^>]+> fe8f fa4f \tvminnm.f32\ts30, s30, s30\n+0[0-9a-f]+ <[^>]+> fecf faef \tvminnm.f32\ts31, s31, s31\n+0[0-9a-f]+ <[^>]+> febc 0ac0 \tvcvta.s32.f32\ts0, s0\n+0[0-9a-f]+ <[^>]+> fefd 0ae0 \tvcvtn.s32.f32\ts1, s1\n+0[0-9a-f]+ <[^>]+> febe fa4f \tvcvtp.u32.f32\ts30, s30\n+0[0-9a-f]+ <[^>]+> feff fa6f \tvcvtm.u32.f32\ts31, s31\n+0[0-9a-f]+ <[^>]+> eeb6 0ac0 \tvrintz.f32\ts0, s0\n+0[0-9a-f]+ <[^>]+> eef7 0a60 \tvrintx.f32\ts1, s1\n+0[0-9a-f]+ <[^>]+> eeb6 fa4f \tvrintr.f32\ts30, s30\n+0[0-9a-f]+ <[^>]+> feb8 0a40 \tvrinta.f32\ts0, s0\n+0[0-9a-f]+ <[^>]+> fef9 0a60 \tvrintn.f32\ts1, s1\n+0[0-9a-f]+ <[^>]+> feba fa4f \tvrintp.f32\ts30, s30\n+0[0-9a-f]+ <[^>]+> fefb fa6f \tvrintm.f32\ts31, s31"
    },
    {
      "sha": "aef81190f3867851ff60179a349d439b449513be",
      "filename": "gas/testsuite/gas/arm/armv8m.main+fp.dp.d",
      "status": "added",
      "additions": 63,
      "deletions": 0,
      "changes": 63,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8m.main+fp.dp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/armv8m.main+fp.dp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/armv8m.main+fp.dp.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,63 @@\n+#name: Valid armv8-m.main+fp.dp\n+#as: -march=armv8-m.main+fp.dp\n+#source: fpv5-d16.s\n+#objdump: -dr --prefix-addresses --show-raw-insn\n+#skip: *-*-pe *-wince-*\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+0[0-9a-f]+ <[^>]+> fe00 0a00 \tvseleq.f32\ts0, s0, s0\n+0[0-9a-f]+ <[^>]+> fe50 0aa0 \tvselvs.f32\ts1, s1, s1\n+0[0-9a-f]+ <[^>]+> fe2f fa0f \tvselge.f32\ts30, s30, s30\n+0[0-9a-f]+ <[^>]+> fe7f faaf \tvselgt.f32\ts31, s31, s31\n+0[0-9a-f]+ <[^>]+> fe00 0b00 \tvseleq.f64\td0, d0, d0\n+0[0-9a-f]+ <[^>]+> fe18 8b08 \tvselvs.f64\td8, d8, d8\n+0[0-9a-f]+ <[^>]+> fe2f fb0f \tvselge.f64\td15, d15, d15\n+0[0-9a-f]+ <[^>]+> fe3a ab0a \tvselgt.f64\td10, d10, d10\n+0[0-9a-f]+ <[^>]+> fe80 0a00 \tvmaxnm.f32\ts0, s0, s0\n+0[0-9a-f]+ <[^>]+> fec0 0aa0 \tvmaxnm.f32\ts1, s1, s1\n+0[0-9a-f]+ <[^>]+> fe8f fa0f \tvmaxnm.f32\ts30, s30, s30\n+0[0-9a-f]+ <[^>]+> fecf faaf \tvmaxnm.f32\ts31, s31, s31\n+0[0-9a-f]+ <[^>]+> fe80 0b00 \tvmaxnm.f64\td0, d0, d0\n+0[0-9a-f]+ <[^>]+> fe88 8b08 \tvmaxnm.f64\td8, d8, d8\n+0[0-9a-f]+ <[^>]+> fe8f fb0f \tvmaxnm.f64\td15, d15, d15\n+0[0-9a-f]+ <[^>]+> fe8a ab0a \tvmaxnm.f64\td10, d10, d10\n+0[0-9a-f]+ <[^>]+> fe80 0a40 \tvminnm.f32\ts0, s0, s0\n+0[0-9a-f]+ <[^>]+> fec0 0ae0 \tvminnm.f32\ts1, s1, s1\n+0[0-9a-f]+ <[^>]+> fe8f fa4f \tvminnm.f32\ts30, s30, s30\n+0[0-9a-f]+ <[^>]+> fecf faef \tvminnm.f32\ts31, s31, s31\n+0[0-9a-f]+ <[^>]+> fe80 0b40 \tvminnm.f64\td0, d0, d0\n+0[0-9a-f]+ <[^>]+> fe88 8b48 \tvminnm.f64\td8, d8, d8\n+0[0-9a-f]+ <[^>]+> fe8f fb4f \tvminnm.f64\td15, d15, d15\n+0[0-9a-f]+ <[^>]+> fe8a ab4a \tvminnm.f64\td10, d10, d10\n+0[0-9a-f]+ <[^>]+> febc 0ac0 \tvcvta.s32.f32\ts0, s0\n+0[0-9a-f]+ <[^>]+> fefd 0ae0 \tvcvtn.s32.f32\ts1, s1\n+0[0-9a-f]+ <[^>]+> febe fa4f \tvcvtp.u32.f32\ts30, s30\n+0[0-9a-f]+ <[^>]+> feff fa6f \tvcvtm.u32.f32\ts31, s31\n+0[0-9a-f]+ <[^>]+> febc 0bc0 \tvcvta.s32.f64\ts0, d0\n+0[0-9a-f]+ <[^>]+> fefd 0bc8 \tvcvtn.s32.f64\ts1, d8\n+0[0-9a-f]+ <[^>]+> febe fb4f \tvcvtp.u32.f64\ts30, d15\n+0[0-9a-f]+ <[^>]+> feff fb4a \tvcvtm.u32.f64\ts31, d10\n+0[0-9a-f]+ <[^>]+> eeb6 0ac0 \tvrintz.f32\ts0, s0\n+0[0-9a-f]+ <[^>]+> eef7 0a60 \tvrintx.f32\ts1, s1\n+0[0-9a-f]+ <[^>]+> eeb6 fa4f \tvrintr.f32\ts30, s30\n+0[0-9a-f]+ <[^>]+> feb8 0a40 \tvrinta.f32\ts0, s0\n+0[0-9a-f]+ <[^>]+> fef9 0a60 \tvrintn.f32\ts1, s1\n+0[0-9a-f]+ <[^>]+> feba fa4f \tvrintp.f32\ts30, s30\n+0[0-9a-f]+ <[^>]+> fefb fa6f \tvrintm.f32\ts31, s31\n+0[0-9a-f]+ <[^>]+> eeb6 0bc0 \tvrintz.f64\td0, d0\n+0[0-9a-f]+ <[^>]+> eeb7 1b41 \tvrintx.f64\td1, d1\n+0[0-9a-f]+ <[^>]+> eeb6 ab4a \tvrintr.f64\td10, d10\n+0[0-9a-f]+ <[^>]+> feb8 0b40 \tvrinta.f64\td0, d0\n+0[0-9a-f]+ <[^>]+> feb9 1b41 \tvrintn.f64\td1, d1\n+0[0-9a-f]+ <[^>]+> feba ab4a \tvrintp.f64\td10, d10\n+0[0-9a-f]+ <[^>]+> febb ab4a \tvrintm.f64\td10, d10\n+0[0-9a-f]+ <[^>]+> eeb3 0bc0 \tvcvtt.f16.f64\ts0, d0\n+0[0-9a-f]+ <[^>]+> eef3 0b48 \tvcvtb.f16.f64\ts1, d8\n+0[0-9a-f]+ <[^>]+> eeb3 fbcf \tvcvtt.f16.f64\ts30, d15\n+0[0-9a-f]+ <[^>]+> eef3 fb4a \tvcvtb.f16.f64\ts31, d10\n+0[0-9a-f]+ <[^>]+> eeb2 0bc0 \tvcvtt.f64.f16\td0, s0\n+0[0-9a-f]+ <[^>]+> eeb2 8b60 \tvcvtb.f64.f16\td8, s1\n+0[0-9a-f]+ <[^>]+> eeb2 fbcf \tvcvtt.f64.f16\td15, s30\n+0[0-9a-f]+ <[^>]+> eeb2 ab6f \tvcvtb.f64.f16\td10, s31"
    },
    {
      "sha": "eb09cd2ea5e36e4b511c9d5193331e237fed2018",
      "filename": "gas/testsuite/gas/arm/attr-ext-fpv5-d16.d",
      "status": "added",
      "additions": 14,
      "deletions": 0,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-fpv5-d16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-fpv5-d16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-fpv5-d16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,14 @@\n+# name: attributes for fpv5-d16 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7e-m+fp.dp\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7E-M\"\n+  Tag_CPU_arch: v7E-M\n+  Tag_CPU_arch_profile: Microcontroller\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: FPv5/FP-D16 for ARMv8"
    },
    {
      "sha": "e671e32bcd45a392f86e438e07886187e2c321f2",
      "filename": "gas/testsuite/gas/arm/attr-ext-fpv5.d",
      "status": "added",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-fpv5.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-fpv5.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-fpv5.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,15 @@\n+# name: attributes for fpv5 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7e-m+fpv5\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7E-M\"\n+  Tag_CPU_arch: v7E-M\n+  Tag_CPU_arch_profile: Microcontroller\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: FPv5/FP-D16 for ARMv8\n+  Tag_ABI_HardFP_use: SP only"
    },
    {
      "sha": "2be50d55278d4f1eb3ca2151371a48c836ae7c52",
      "filename": "gas/testsuite/gas/arm/attr-ext-idiv.d",
      "status": "added",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-idiv.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-idiv.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-idiv.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,15 @@\n+# name: attributes for idiv using architecture extensions\n+# source: blank.s\n+# as: -march=armv7-r+idiv\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7-R\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Realtime\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_DIV_use: Allowed in v7-A with integer division extension"
    },
    {
      "sha": "cc3972dc46de01338b6550d5a0a66db72b6bf222",
      "filename": "gas/testsuite/gas/arm/attr-ext-mp.d",
      "status": "added",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-mp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-mp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-mp.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,15 @@\n+# name: attributes for mp using architecture extensions\n+# source: blank.s\n+# as: -march=armv7-a+mp\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7-A\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_MPextension_use: Allowed"
    },
    {
      "sha": "b35305ff2ae60489ebe5a7850bc312604a67d0b4",
      "filename": "gas/testsuite/gas/arm/attr-ext-neon-fp16.d",
      "status": "added",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-neon-fp16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-neon-fp16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-neon-fp16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,20 @@\n+# name: attributes for neon-fp16 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7ve+neon-fp16\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7VE\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3\n+  Tag_Advanced_SIMD_arch: NEONv1\n+  Tag_FP_HP_extension: Allowed\n+  Tag_MPextension_use: Allowed\n+  Tag_DIV_use: Allowed in v7-A with integer division extension\n+  Tag_Virtualization_use: TrustZone and Virtualization Extensions"
    },
    {
      "sha": "3a5017eb578211ff553467522487c096e078a747",
      "filename": "gas/testsuite/gas/arm/attr-ext-neon-vfpv3.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-neon-vfpv3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-neon-vfpv3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-neon-vfpv3.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,16 @@\n+# name: attributes for neon-vfpv3 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7-a+simd\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7-A\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3\n+  Tag_Advanced_SIMD_arch: NEONv1"
    },
    {
      "sha": "a41b079f5ec316afe022b4e599f2d4b36ae76946",
      "filename": "gas/testsuite/gas/arm/attr-ext-neon-vfpv4.d",
      "status": "added",
      "additions": 19,
      "deletions": 0,
      "changes": 19,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-neon-vfpv4.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-neon-vfpv4.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-neon-vfpv4.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,19 @@\n+# name: attributes for neon-vfpv4 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7ve+simd\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7VE\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv4\n+  Tag_Advanced_SIMD_arch: NEONv1 with Fused-MAC\n+  Tag_MPextension_use: Allowed\n+  Tag_DIV_use: Allowed in v7-A with integer division extension\n+  Tag_Virtualization_use: TrustZone and Virtualization Extensions"
    },
    {
      "sha": "0e48879a9af8321a659692d65fdd8a8aea425397",
      "filename": "gas/testsuite/gas/arm/attr-ext-sec.d",
      "status": "added",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-sec.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-sec.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-sec.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,15 @@\n+# name: attributes for sec using architecture extensions\n+# source: blank.s\n+# as: -march=armv7-a+sec\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7-A\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_Virtualization_use: TrustZone"
    },
    {
      "sha": "f7150b98e9a7b402365f4a6f895165da217e8afb",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv3-d16-fp16.d",
      "status": "added",
      "additions": 21,
      "deletions": 0,
      "changes": 21,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3-d16-fp16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3-d16-fp16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv3-d16-fp16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,21 @@\n+# name: attributes for architecture extension vfpv3-d16-fp16\n+# source: blank.s\n+# as: -march=armv7ve+vfpv3-d16-fp16\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7VE\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3-D16\n+  Tag_FP_HP_extension: Allowed\n+  Tag_MPextension_use: Allowed\n+  Tag_DIV_use: Allowed in v7-A with integer division extension\n+  Tag_Virtualization_use: TrustZone and Virtualization Extensions\n+\n+"
    },
    {
      "sha": "90799e6d80ddd277cab1f86ddfbc1e54da5d03d0",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv3-d16.d",
      "status": "added",
      "additions": 14,
      "deletions": 0,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3-d16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3-d16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv3-d16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,14 @@\n+# name: attributes for architecture extension vfpv3-d16\n+# source: blank.s\n+# as: -march=armv7+fp\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7\"\n+  Tag_CPU_arch: v7\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3-D16\n+"
    },
    {
      "sha": "13412319ef5ed0fdf9e4a8d590a9226af4b1aab8",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv3-fp16.d",
      "status": "added",
      "additions": 20,
      "deletions": 0,
      "changes": 20,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3-fp16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3-fp16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv3-fp16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,20 @@\n+# name: attributes for architecture extension vfpv3-fp16\n+# source: blank.s\n+# as: -march=armv7ve+vfpv3-fp16\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7VE\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3\n+  Tag_FP_HP_extension: Allowed\n+  Tag_MPextension_use: Allowed\n+  Tag_DIV_use: Allowed in v7-A with integer division extension\n+  Tag_Virtualization_use: TrustZone and Virtualization Extensions\n+"
    },
    {
      "sha": "7c7ed5388d6e7bd234d3e3263e366f6fa6a09658",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv3.d",
      "status": "added",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv3.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,15 @@\n+# name: attributes for architecture extension vfpv3\n+# source: blank.s\n+# as: -march=armv7a+vfpv3\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7A\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3"
    },
    {
      "sha": "bd510562e76fcbe4c5906eb1891d554de3c0c76e",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv3xd-fp.d",
      "status": "added",
      "additions": 17,
      "deletions": 0,
      "changes": 17,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3xd-fp.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3xd-fp.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv3xd-fp.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,17 @@\n+# name: attributes for vfpv3xd-fp16 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7-r+vfpv3xd-fp16\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7-R\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Realtime\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3-D16\n+  Tag_ABI_HardFP_use: SP only\n+  Tag_FP_HP_extension: Allowed"
    },
    {
      "sha": "3ced8198abf6d5329587babb0b1053b17a16a83a",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv3xd.d",
      "status": "added",
      "additions": 16,
      "deletions": 0,
      "changes": 16,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3xd.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv3xd.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv3xd.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,16 @@\n+# name: attributes for vfpv3xd using architecture extensions\n+# source: blank.s\n+# as: -march=armv7-r+fp.sp\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7-R\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Realtime\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv3-D16\n+  Tag_ABI_HardFP_use: SP only"
    },
    {
      "sha": "6e1a160384252954bf402397d71c9d98cae49878",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv4-d16.d",
      "status": "added",
      "additions": 18,
      "deletions": 0,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv4-d16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv4-d16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv4-d16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,18 @@\n+# name: attributes for vfpv4-d16 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7ve+fp\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7VE\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv4-D16\n+  Tag_MPextension_use: Allowed\n+  Tag_DIV_use: Allowed in v7-A with integer division extension\n+  Tag_Virtualization_use: TrustZone and Virtualization Extensions"
    },
    {
      "sha": "06bb494da299c893084233825c436e22eeb08852",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv4-sp-d16.d",
      "status": "added",
      "additions": 15,
      "deletions": 0,
      "changes": 15,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv4-sp-d16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv4-sp-d16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv4-sp-d16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,15 @@\n+# name: attributes for vfpv4-sp-d16 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7e-m+fp\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7E-M\"\n+  Tag_CPU_arch: v7E-M\n+  Tag_CPU_arch_profile: Microcontroller\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv4-D16\n+  Tag_ABI_HardFP_use: SP only"
    },
    {
      "sha": "397fba340594d763ffb06376ffd15f9032c79a29",
      "filename": "gas/testsuite/gas/arm/attr-ext-vfpv4.d",
      "status": "added",
      "additions": 18,
      "deletions": 0,
      "changes": 18,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv4.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-ext-vfpv4.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-ext-vfpv4.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,18 @@\n+# name: attributes for vfpv4 using architecture extensions\n+# source: blank.s\n+# as: -march=armv7ve+vfpv4\n+# readelf: -A\n+# This test is only valid on EABI based ports.\n+# target: *-*-*eabi* *-*-nacl*\n+\n+Attribute Section: aeabi\n+File Attributes\n+  Tag_CPU_name: \"7VE\"\n+  Tag_CPU_arch: v7\n+  Tag_CPU_arch_profile: Application\n+  Tag_ARM_ISA_use: Yes\n+  Tag_THUMB_ISA_use: Thumb-2\n+  Tag_FP_arch: VFPv4\n+  Tag_MPextension_use: Allowed\n+  Tag_DIV_use: Allowed in v7-A with integer division extension\n+  Tag_Virtualization_use: TrustZone and Virtualization Extensions"
    },
    {
      "sha": "9a6369aef0ae8524f0a2885b8f24aaf0a1b13f95",
      "filename": "gas/testsuite/gas/arm/attr-mfpu-neon-fp16.d",
      "status": "modified",
      "additions": 3,
      "deletions": 5,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-mfpu-neon-fp16.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/attr-mfpu-neon-fp16.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/attr-mfpu-neon-fp16.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -1,14 +1,12 @@\n # name: attributes for -mfpu=neon-fp16\n # source: blank.s\n-# as: -mfpu=neon-fp16\n+# as: -march=armv7-a+neon-fp16\n # readelf: -A\n # This test is only valid on EABI based ports.\n # target: *-*-*eabi* *-*-nacl*\n-\n-Attribute Section: aeabi\n-File Attributes\n+#...\n   Tag_ARM_ISA_use: Yes\n-  Tag_THUMB_ISA_use: Thumb-1\n+  Tag_THUMB_ISA_use: Thumb-2\n   Tag_FP_arch: VFPv3\n   Tag_Advanced_SIMD_arch: NEONv1\n   Tag_FP_HP_extension: Allowed"
    },
    {
      "sha": "34f6a69ab80e82967f18d7377d5a0604c38270ef",
      "filename": "gas/testsuite/gas/arm/dotprod-mandatory-ext.d",
      "status": "added",
      "additions": 297,
      "deletions": 0,
      "changes": 297,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/dotprod-mandatory-ext.d",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/dotprod-mandatory-ext.d",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/dotprod-mandatory-ext.d?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,297 @@\n+#as: -march=armv8.4-a+simd\n+#source: dotprod.s\n+#objdump: -d\n+\n+.*: +file format .*arm.*\n+\n+Disassembly of section .text:\n+\n+.* <.*>:\n+.*:\tfc220d10 \tvudot.u8\td0, d2, d0\n+.*:\tfe220d10 \tvudot.u8\td0, d2, d0\\[0\\]\n+.*:\tfc220d18 \tvudot.u8\td0, d2, d8\n+.*:\tfe220d18 \tvudot.u8\td0, d2, d8\\[0\\]\n+.*:\tfc220d1f \tvudot.u8\td0, d2, d15\n+.*:\tfe220d1f \tvudot.u8\td0, d2, d15\\[0\\]\n+.*:\tfc2f0d10 \tvudot.u8\td0, d15, d0\n+.*:\tfe2f0d10 \tvudot.u8\td0, d15, d0\\[0\\]\n+.*:\tfc2f0d18 \tvudot.u8\td0, d15, d8\n+.*:\tfe2f0d18 \tvudot.u8\td0, d15, d8\\[0\\]\n+.*:\tfc2f0d1f \tvudot.u8\td0, d15, d15\n+.*:\tfe2f0d1f \tvudot.u8\td0, d15, d15\\[0\\]\n+.*:\tfc2e0d90 \tvudot.u8\td0, d30, d0\n+.*:\tfe2e0d90 \tvudot.u8\td0, d30, d0\\[0\\]\n+.*:\tfc2e0d98 \tvudot.u8\td0, d30, d8\n+.*:\tfe2e0d98 \tvudot.u8\td0, d30, d8\\[0\\]\n+.*:\tfc2e0d9f \tvudot.u8\td0, d30, d15\n+.*:\tfe2e0d9f \tvudot.u8\td0, d30, d15\\[0\\]\n+.*:\tfc227d10 \tvudot.u8\td7, d2, d0\n+.*:\tfe227d10 \tvudot.u8\td7, d2, d0\\[0\\]\n+.*:\tfc227d18 \tvudot.u8\td7, d2, d8\n+.*:\tfe227d18 \tvudot.u8\td7, d2, d8\\[0\\]\n+.*:\tfc227d1f \tvudot.u8\td7, d2, d15\n+.*:\tfe227d1f \tvudot.u8\td7, d2, d15\\[0\\]\n+.*:\tfc2f7d10 \tvudot.u8\td7, d15, d0\n+.*:\tfe2f7d10 \tvudot.u8\td7, d15, d0\\[0\\]\n+.*:\tfc2f7d18 \tvudot.u8\td7, d15, d8\n+.*:\tfe2f7d18 \tvudot.u8\td7, d15, d8\\[0\\]\n+.*:\tfc2f7d1f \tvudot.u8\td7, d15, d15\n+.*:\tfe2f7d1f \tvudot.u8\td7, d15, d15\\[0\\]\n+.*:\tfc2e7d90 \tvudot.u8\td7, d30, d0\n+.*:\tfe2e7d90 \tvudot.u8\td7, d30, d0\\[0\\]\n+.*:\tfc2e7d98 \tvudot.u8\td7, d30, d8\n+.*:\tfe2e7d98 \tvudot.u8\td7, d30, d8\\[0\\]\n+.*:\tfc2e7d9f \tvudot.u8\td7, d30, d15\n+.*:\tfe2e7d9f \tvudot.u8\td7, d30, d15\\[0\\]\n+.*:\tfc620d10 \tvudot.u8\td16, d2, d0\n+.*:\tfe620d10 \tvudot.u8\td16, d2, d0\\[0\\]\n+.*:\tfc620d18 \tvudot.u8\td16, d2, d8\n+.*:\tfe620d18 \tvudot.u8\td16, d2, d8\\[0\\]\n+.*:\tfc620d1f \tvudot.u8\td16, d2, d15\n+.*:\tfe620d1f \tvudot.u8\td16, d2, d15\\[0\\]\n+.*:\tfc6f0d10 \tvudot.u8\td16, d15, d0\n+.*:\tfe6f0d10 \tvudot.u8\td16, d15, d0\\[0\\]\n+.*:\tfc6f0d18 \tvudot.u8\td16, d15, d8\n+.*:\tfe6f0d18 \tvudot.u8\td16, d15, d8\\[0\\]\n+.*:\tfc6f0d1f \tvudot.u8\td16, d15, d15\n+.*:\tfe6f0d1f \tvudot.u8\td16, d15, d15\\[0\\]\n+.*:\tfc6e0d90 \tvudot.u8\td16, d30, d0\n+.*:\tfe6e0d90 \tvudot.u8\td16, d30, d0\\[0\\]\n+.*:\tfc6e0d98 \tvudot.u8\td16, d30, d8\n+.*:\tfe6e0d98 \tvudot.u8\td16, d30, d8\\[0\\]\n+.*:\tfc6e0d9f \tvudot.u8\td16, d30, d15\n+.*:\tfe6e0d9f \tvudot.u8\td16, d30, d15\\[0\\]\n+.*:\tfc62fd10 \tvudot.u8\td31, d2, d0\n+.*:\tfe62fd10 \tvudot.u8\td31, d2, d0\\[0\\]\n+.*:\tfc62fd18 \tvudot.u8\td31, d2, d8\n+.*:\tfe62fd18 \tvudot.u8\td31, d2, d8\\[0\\]\n+.*:\tfc62fd1f \tvudot.u8\td31, d2, d15\n+.*:\tfe62fd1f \tvudot.u8\td31, d2, d15\\[0\\]\n+.*:\tfc6ffd10 \tvudot.u8\td31, d15, d0\n+.*:\tfe6ffd10 \tvudot.u8\td31, d15, d0\\[0\\]\n+.*:\tfc6ffd18 \tvudot.u8\td31, d15, d8\n+.*:\tfe6ffd18 \tvudot.u8\td31, d15, d8\\[0\\]\n+.*:\tfc6ffd1f \tvudot.u8\td31, d15, d15\n+.*:\tfe6ffd1f \tvudot.u8\td31, d15, d15\\[0\\]\n+.*:\tfc6efd90 \tvudot.u8\td31, d30, d0\n+.*:\tfe6efd90 \tvudot.u8\td31, d30, d0\\[0\\]\n+.*:\tfc6efd98 \tvudot.u8\td31, d30, d8\n+.*:\tfe6efd98 \tvudot.u8\td31, d30, d8\\[0\\]\n+.*:\tfc6efd9f \tvudot.u8\td31, d30, d15\n+.*:\tfe6efd9f \tvudot.u8\td31, d30, d15\\[0\\]\n+.*:\tfc220d00 \tvsdot.s8\td0, d2, d0\n+.*:\tfe220d00 \tvsdot.s8\td0, d2, d0\\[0\\]\n+.*:\tfc220d08 \tvsdot.s8\td0, d2, d8\n+.*:\tfe220d08 \tvsdot.s8\td0, d2, d8\\[0\\]\n+.*:\tfc220d0f \tvsdot.s8\td0, d2, d15\n+.*:\tfe220d0f \tvsdot.s8\td0, d2, d15\\[0\\]\n+.*:\tfc2f0d00 \tvsdot.s8\td0, d15, d0\n+.*:\tfe2f0d00 \tvsdot.s8\td0, d15, d0\\[0\\]\n+.*:\tfc2f0d08 \tvsdot.s8\td0, d15, d8\n+.*:\tfe2f0d08 \tvsdot.s8\td0, d15, d8\\[0\\]\n+.*:\tfc2f0d0f \tvsdot.s8\td0, d15, d15\n+.*:\tfe2f0d0f \tvsdot.s8\td0, d15, d15\\[0\\]\n+.*:\tfc2e0d80 \tvsdot.s8\td0, d30, d0\n+.*:\tfe2e0d80 \tvsdot.s8\td0, d30, d0\\[0\\]\n+.*:\tfc2e0d88 \tvsdot.s8\td0, d30, d8\n+.*:\tfe2e0d88 \tvsdot.s8\td0, d30, d8\\[0\\]\n+.*:\tfc2e0d8f \tvsdot.s8\td0, d30, d15\n+.*:\tfe2e0d8f \tvsdot.s8\td0, d30, d15\\[0\\]\n+.*:\tfc227d00 \tvsdot.s8\td7, d2, d0\n+.*:\tfe227d00 \tvsdot.s8\td7, d2, d0\\[0\\]\n+.*:\tfc227d08 \tvsdot.s8\td7, d2, d8\n+.*:\tfe227d08 \tvsdot.s8\td7, d2, d8\\[0\\]\n+.*:\tfc227d0f \tvsdot.s8\td7, d2, d15\n+.*:\tfe227d0f \tvsdot.s8\td7, d2, d15\\[0\\]\n+.*:\tfc2f7d00 \tvsdot.s8\td7, d15, d0\n+.*:\tfe2f7d00 \tvsdot.s8\td7, d15, d0\\[0\\]\n+.*:\tfc2f7d08 \tvsdot.s8\td7, d15, d8\n+.*:\tfe2f7d08 \tvsdot.s8\td7, d15, d8\\[0\\]\n+.*:\tfc2f7d0f \tvsdot.s8\td7, d15, d15\n+.*:\tfe2f7d0f \tvsdot.s8\td7, d15, d15\\[0\\]\n+.*:\tfc2e7d80 \tvsdot.s8\td7, d30, d0\n+.*:\tfe2e7d80 \tvsdot.s8\td7, d30, d0\\[0\\]\n+.*:\tfc2e7d88 \tvsdot.s8\td7, d30, d8\n+.*:\tfe2e7d88 \tvsdot.s8\td7, d30, d8\\[0\\]\n+.*:\tfc2e7d8f \tvsdot.s8\td7, d30, d15\n+.*:\tfe2e7d8f \tvsdot.s8\td7, d30, d15\\[0\\]\n+.*:\tfc620d00 \tvsdot.s8\td16, d2, d0\n+.*:\tfe620d00 \tvsdot.s8\td16, d2, d0\\[0\\]\n+.*:\tfc620d08 \tvsdot.s8\td16, d2, d8\n+.*:\tfe620d08 \tvsdot.s8\td16, d2, d8\\[0\\]\n+.*:\tfc620d0f \tvsdot.s8\td16, d2, d15\n+.*:\tfe620d0f \tvsdot.s8\td16, d2, d15\\[0\\]\n+.*:\tfc6f0d00 \tvsdot.s8\td16, d15, d0\n+.*:\tfe6f0d00 \tvsdot.s8\td16, d15, d0\\[0\\]\n+.*:\tfc6f0d08 \tvsdot.s8\td16, d15, d8\n+.*:\tfe6f0d08 \tvsdot.s8\td16, d15, d8\\[0\\]\n+.*:\tfc6f0d0f \tvsdot.s8\td16, d15, d15\n+.*:\tfe6f0d0f \tvsdot.s8\td16, d15, d15\\[0\\]\n+.*:\tfc6e0d80 \tvsdot.s8\td16, d30, d0\n+.*:\tfe6e0d80 \tvsdot.s8\td16, d30, d0\\[0\\]\n+.*:\tfc6e0d88 \tvsdot.s8\td16, d30, d8\n+.*:\tfe6e0d88 \tvsdot.s8\td16, d30, d8\\[0\\]\n+.*:\tfc6e0d8f \tvsdot.s8\td16, d30, d15\n+.*:\tfe6e0d8f \tvsdot.s8\td16, d30, d15\\[0\\]\n+.*:\tfc62fd00 \tvsdot.s8\td31, d2, d0\n+.*:\tfe62fd00 \tvsdot.s8\td31, d2, d0\\[0\\]\n+.*:\tfc62fd08 \tvsdot.s8\td31, d2, d8\n+.*:\tfe62fd08 \tvsdot.s8\td31, d2, d8\\[0\\]\n+.*:\tfc62fd0f \tvsdot.s8\td31, d2, d15\n+.*:\tfe62fd0f \tvsdot.s8\td31, d2, d15\\[0\\]\n+.*:\tfc6ffd00 \tvsdot.s8\td31, d15, d0\n+.*:\tfe6ffd00 \tvsdot.s8\td31, d15, d0\\[0\\]\n+.*:\tfc6ffd08 \tvsdot.s8\td31, d15, d8\n+.*:\tfe6ffd08 \tvsdot.s8\td31, d15, d8\\[0\\]\n+.*:\tfc6ffd0f \tvsdot.s8\td31, d15, d15\n+.*:\tfe6ffd0f \tvsdot.s8\td31, d15, d15\\[0\\]\n+.*:\tfc6efd80 \tvsdot.s8\td31, d30, d0\n+.*:\tfe6efd80 \tvsdot.s8\td31, d30, d0\\[0\\]\n+.*:\tfc6efd88 \tvsdot.s8\td31, d30, d8\n+.*:\tfe6efd88 \tvsdot.s8\td31, d30, d8\\[0\\]\n+.*:\tfc6efd8f \tvsdot.s8\td31, d30, d15\n+.*:\tfe6efd8f \tvsdot.s8\td31, d30, d15\\[0\\]\n+.*:\tfc240d50 \tvudot.u8\tq0, q2, q0\n+.*:\tfe240d70 \tvudot.u8\tq0, q2, d0\\[1\\]\n+.*:\tfc240d5e \tvudot.u8\tq0, q2, q7\n+.*:\tfe240d77 \tvudot.u8\tq0, q2, d7\\[1\\]\n+.*:\tfc240d7e \tvudot.u8\tq0, q2, q15\n+.*:\tfe240d7f \tvudot.u8\tq0, q2, d15\\[1\\]\n+.*:\tfc260d50 \tvudot.u8\tq0, q3, q0\n+.*:\tfe260d70 \tvudot.u8\tq0, q3, d0\\[1\\]\n+.*:\tfc260d5e \tvudot.u8\tq0, q3, q7\n+.*:\tfe260d77 \tvudot.u8\tq0, q3, d7\\[1\\]\n+.*:\tfc260d7e \tvudot.u8\tq0, q3, q15\n+.*:\tfe260d7f \tvudot.u8\tq0, q3, d15\\[1\\]\n+.*:\tfc2c0dd0 \tvudot.u8\tq0, q14, q0\n+.*:\tfe2c0df0 \tvudot.u8\tq0, q14, d0\\[1\\]\n+.*:\tfc2c0dde \tvudot.u8\tq0, q14, q7\n+.*:\tfe2c0df7 \tvudot.u8\tq0, q14, d7\\[1\\]\n+.*:\tfc2c0dfe \tvudot.u8\tq0, q14, q15\n+.*:\tfe2c0dff \tvudot.u8\tq0, q14, d15\\[1\\]\n+.*:\tfc242d50 \tvudot.u8\tq1, q2, q0\n+.*:\tfe242d70 \tvudot.u8\tq1, q2, d0\\[1\\]\n+.*:\tfc242d5e \tvudot.u8\tq1, q2, q7\n+.*:\tfe242d77 \tvudot.u8\tq1, q2, d7\\[1\\]\n+.*:\tfc242d7e \tvudot.u8\tq1, q2, q15\n+.*:\tfe242d7f \tvudot.u8\tq1, q2, d15\\[1\\]\n+.*:\tfc262d50 \tvudot.u8\tq1, q3, q0\n+.*:\tfe262d70 \tvudot.u8\tq1, q3, d0\\[1\\]\n+.*:\tfc262d5e \tvudot.u8\tq1, q3, q7\n+.*:\tfe262d77 \tvudot.u8\tq1, q3, d7\\[1\\]\n+.*:\tfc262d7e \tvudot.u8\tq1, q3, q15\n+.*:\tfe262d7f \tvudot.u8\tq1, q3, d15\\[1\\]\n+.*:\tfc2c2dd0 \tvudot.u8\tq1, q14, q0\n+.*:\tfe2c2df0 \tvudot.u8\tq1, q14, d0\\[1\\]\n+.*:\tfc2c2dde \tvudot.u8\tq1, q14, q7\n+.*:\tfe2c2df7 \tvudot.u8\tq1, q14, d7\\[1\\]\n+.*:\tfc2c2dfe \tvudot.u8\tq1, q14, q15\n+.*:\tfe2c2dff \tvudot.u8\tq1, q14, d15\\[1\\]\n+.*:\tfc24cd50 \tvudot.u8\tq6, q2, q0\n+.*:\tfe24cd70 \tvudot.u8\tq6, q2, d0\\[1\\]\n+.*:\tfc24cd5e \tvudot.u8\tq6, q2, q7\n+.*:\tfe24cd77 \tvudot.u8\tq6, q2, d7\\[1\\]\n+.*:\tfc24cd7e \tvudot.u8\tq6, q2, q15\n+.*:\tfe24cd7f \tvudot.u8\tq6, q2, d15\\[1\\]\n+.*:\tfc26cd50 \tvudot.u8\tq6, q3, q0\n+.*:\tfe26cd70 \tvudot.u8\tq6, q3, d0\\[1\\]\n+.*:\tfc26cd5e \tvudot.u8\tq6, q3, q7\n+.*:\tfe26cd77 \tvudot.u8\tq6, q3, d7\\[1\\]\n+.*:\tfc26cd7e \tvudot.u8\tq6, q3, q15\n+.*:\tfe26cd7f \tvudot.u8\tq6, q3, d15\\[1\\]\n+.*:\tfc2ccdd0 \tvudot.u8\tq6, q14, q0\n+.*:\tfe2ccdf0 \tvudot.u8\tq6, q14, d0\\[1\\]\n+.*:\tfc2ccdde \tvudot.u8\tq6, q14, q7\n+.*:\tfe2ccdf7 \tvudot.u8\tq6, q14, d7\\[1\\]\n+.*:\tfc2ccdfe \tvudot.u8\tq6, q14, q15\n+.*:\tfe2ccdff \tvudot.u8\tq6, q14, d15\\[1\\]\n+.*:\tfc64ad50 \tvudot.u8\tq13, q2, q0\n+.*:\tfe64ad70 \tvudot.u8\tq13, q2, d0\\[1\\]\n+.*:\tfc64ad5e \tvudot.u8\tq13, q2, q7\n+.*:\tfe64ad77 \tvudot.u8\tq13, q2, d7\\[1\\]\n+.*:\tfc64ad7e \tvudot.u8\tq13, q2, q15\n+.*:\tfe64ad7f \tvudot.u8\tq13, q2, d15\\[1\\]\n+.*:\tfc66ad50 \tvudot.u8\tq13, q3, q0\n+.*:\tfe66ad70 \tvudot.u8\tq13, q3, d0\\[1\\]\n+.*:\tfc66ad5e \tvudot.u8\tq13, q3, q7\n+.*:\tfe66ad77 \tvudot.u8\tq13, q3, d7\\[1\\]\n+.*:\tfc66ad7e \tvudot.u8\tq13, q3, q15\n+.*:\tfe66ad7f \tvudot.u8\tq13, q3, d15\\[1\\]\n+.*:\tfc6cadd0 \tvudot.u8\tq13, q14, q0\n+.*:\tfe6cadf0 \tvudot.u8\tq13, q14, d0\\[1\\]\n+.*:\tfc6cadde \tvudot.u8\tq13, q14, q7\n+.*:\tfe6cadf7 \tvudot.u8\tq13, q14, d7\\[1\\]\n+.*:\tfc6cadfe \tvudot.u8\tq13, q14, q15\n+.*:\tfe6cadff \tvudot.u8\tq13, q14, d15\\[1\\]\n+.*:\tfc240d40 \tvsdot.s8\tq0, q2, q0\n+.*:\tfe240d60 \tvsdot.s8\tq0, q2, d0\\[1\\]\n+.*:\tfc240d4e \tvsdot.s8\tq0, q2, q7\n+.*:\tfe240d67 \tvsdot.s8\tq0, q2, d7\\[1\\]\n+.*:\tfc240d6e \tvsdot.s8\tq0, q2, q15\n+.*:\tfe240d6f \tvsdot.s8\tq0, q2, d15\\[1\\]\n+.*:\tfc260d40 \tvsdot.s8\tq0, q3, q0\n+.*:\tfe260d60 \tvsdot.s8\tq0, q3, d0\\[1\\]\n+.*:\tfc260d4e \tvsdot.s8\tq0, q3, q7\n+.*:\tfe260d67 \tvsdot.s8\tq0, q3, d7\\[1\\]\n+.*:\tfc260d6e \tvsdot.s8\tq0, q3, q15\n+.*:\tfe260d6f \tvsdot.s8\tq0, q3, d15\\[1\\]\n+.*:\tfc2c0dc0 \tvsdot.s8\tq0, q14, q0\n+.*:\tfe2c0de0 \tvsdot.s8\tq0, q14, d0\\[1\\]\n+.*:\tfc2c0dce \tvsdot.s8\tq0, q14, q7\n+.*:\tfe2c0de7 \tvsdot.s8\tq0, q14, d7\\[1\\]\n+.*:\tfc2c0dee \tvsdot.s8\tq0, q14, q15\n+.*:\tfe2c0def \tvsdot.s8\tq0, q14, d15\\[1\\]\n+.*:\tfc242d40 \tvsdot.s8\tq1, q2, q0\n+.*:\tfe242d60 \tvsdot.s8\tq1, q2, d0\\[1\\]\n+.*:\tfc242d4e \tvsdot.s8\tq1, q2, q7\n+.*:\tfe242d67 \tvsdot.s8\tq1, q2, d7\\[1\\]\n+.*:\tfc242d6e \tvsdot.s8\tq1, q2, q15\n+.*:\tfe242d6f \tvsdot.s8\tq1, q2, d15\\[1\\]\n+.*:\tfc262d40 \tvsdot.s8\tq1, q3, q0\n+.*:\tfe262d60 \tvsdot.s8\tq1, q3, d0\\[1\\]\n+.*:\tfc262d4e \tvsdot.s8\tq1, q3, q7\n+.*:\tfe262d67 \tvsdot.s8\tq1, q3, d7\\[1\\]\n+.*:\tfc262d6e \tvsdot.s8\tq1, q3, q15\n+.*:\tfe262d6f \tvsdot.s8\tq1, q3, d15\\[1\\]\n+.*:\tfc2c2dc0 \tvsdot.s8\tq1, q14, q0\n+.*:\tfe2c2de0 \tvsdot.s8\tq1, q14, d0\\[1\\]\n+.*:\tfc2c2dce \tvsdot.s8\tq1, q14, q7\n+.*:\tfe2c2de7 \tvsdot.s8\tq1, q14, d7\\[1\\]\n+.*:\tfc2c2dee \tvsdot.s8\tq1, q14, q15\n+.*:\tfe2c2def \tvsdot.s8\tq1, q14, d15\\[1\\]\n+.*:\tfc24cd40 \tvsdot.s8\tq6, q2, q0\n+.*:\tfe24cd60 \tvsdot.s8\tq6, q2, d0\\[1\\]\n+.*:\tfc24cd4e \tvsdot.s8\tq6, q2, q7\n+.*:\tfe24cd67 \tvsdot.s8\tq6, q2, d7\\[1\\]\n+.*:\tfc24cd6e \tvsdot.s8\tq6, q2, q15\n+.*:\tfe24cd6f \tvsdot.s8\tq6, q2, d15\\[1\\]\n+.*:\tfc26cd40 \tvsdot.s8\tq6, q3, q0\n+.*:\tfe26cd60 \tvsdot.s8\tq6, q3, d0\\[1\\]\n+.*:\tfc26cd4e \tvsdot.s8\tq6, q3, q7\n+.*:\tfe26cd67 \tvsdot.s8\tq6, q3, d7\\[1\\]\n+.*:\tfc26cd6e \tvsdot.s8\tq6, q3, q15\n+.*:\tfe26cd6f \tvsdot.s8\tq6, q3, d15\\[1\\]\n+.*:\tfc2ccdc0 \tvsdot.s8\tq6, q14, q0\n+.*:\tfe2ccde0 \tvsdot.s8\tq6, q14, d0\\[1\\]\n+.*:\tfc2ccdce \tvsdot.s8\tq6, q14, q7\n+.*:\tfe2ccde7 \tvsdot.s8\tq6, q14, d7\\[1\\]\n+.*:\tfc2ccdee \tvsdot.s8\tq6, q14, q15\n+.*:\tfe2ccdef \tvsdot.s8\tq6, q14, d15\\[1\\]\n+.*:\tfc64ad40 \tvsdot.s8\tq13, q2, q0\n+.*:\tfe64ad60 \tvsdot.s8\tq13, q2, d0\\[1\\]\n+.*:\tfc64ad4e \tvsdot.s8\tq13, q2, q7\n+.*:\tfe64ad67 \tvsdot.s8\tq13, q2, d7\\[1\\]\n+.*:\tfc64ad6e \tvsdot.s8\tq13, q2, q15\n+.*:\tfe64ad6f \tvsdot.s8\tq13, q2, d15\\[1\\]\n+.*:\tfc66ad40 \tvsdot.s8\tq13, q3, q0\n+.*:\tfe66ad60 \tvsdot.s8\tq13, q3, d0\\[1\\]\n+.*:\tfc66ad4e \tvsdot.s8\tq13, q3, q7\n+.*:\tfe66ad67 \tvsdot.s8\tq13, q3, d7\\[1\\]\n+.*:\tfc66ad6e \tvsdot.s8\tq13, q3, q15\n+.*:\tfe66ad6f \tvsdot.s8\tq13, q3, d15\\[1\\]\n+.*:\tfc6cadc0 \tvsdot.s8\tq13, q14, q0\n+.*:\tfe6cade0 \tvsdot.s8\tq13, q14, d0\\[1\\]\n+.*:\tfc6cadce \tvsdot.s8\tq13, q14, q7\n+.*:\tfe6cade7 \tvsdot.s8\tq13, q14, d7\\[1\\]\n+.*:\tfc6cadee \tvsdot.s8\tq13, q14, q15\n+.*:\tfe6cadef \tvsdot.s8\tq13, q14, d15\\[1\\]"
    },
    {
      "sha": "9d9d4d68560f8653a272853f4c0a5b3a3ac51aa1",
      "filename": "gas/testsuite/gas/arm/fpv5-d16.s",
      "status": "added",
      "additions": 58,
      "deletions": 0,
      "changes": 58,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/fpv5-d16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/fpv5-d16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/fpv5-d16.s?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,58 @@\n+\t.syntax unified\n+\t.text\n+\n+\t.thumb\n+\tvseleq.f32\ts0, s0, s0\n+\tvselvs.f32\ts1, s1, s1\n+\tvselge.f32\ts30, s30, s30\n+\tvselgt.f32\ts31, s31, s31\n+\tvseleq.f64\td0, d0, d0\n+\tvselvs.f64\td8, d8, d8\n+\tvselge.f64\td15, d15, d15\n+\tvselgt.f64\td10, d10, d10\n+\tvmaxnm.f32\ts0, s0, s0\n+\tvmaxnm.f32\ts1, s1, s1\n+\tvmaxnm.f32\ts30, s30, s30\n+\tvmaxnm.f32\ts31, s31, s31\n+\tvmaxnm.f64\td0, d0, d0\n+\tvmaxnm.f64\td8, d8, d8\n+\tvmaxnm.f64\td15, d15, d15\n+\tvmaxnm.f64\td10, d10, d10\n+\tvminnm.f32\ts0, s0, s0\n+\tvminnm.f32\ts1, s1, s1\n+\tvminnm.f32\ts30, s30, s30\n+\tvminnm.f32\ts31, s31, s31\n+\tvminnm.f64\td0, d0, d0\n+\tvminnm.f64\td8, d8, d8\n+\tvminnm.f64\td15, d15, d15\n+\tvminnm.f64\td10, d10, d10\n+\tvcvta.s32.f32\ts0, s0\n+\tvcvtn.s32.f32\ts1, s1\n+\tvcvtp.u32.f32\ts30, s30\n+\tvcvtm.u32.f32\ts31, s31\n+\tvcvta.s32.f64\ts0, d0\n+\tvcvtn.s32.f64\ts1, d8\n+\tvcvtp.u32.f64\ts30, d15\n+\tvcvtm.u32.f64\ts31, d10\n+\tvrintz.f32\ts0, s0\n+        vrintx.f32\ts1, s1\n+        vrintr.f32\ts30, s30\n+\tvrinta.f32\ts0, s0\n+\tvrintn.f32\ts1, s1\n+\tvrintp.f32\ts30, s30\n+\tvrintm.f32\ts31, s31\n+\tvrintz.f64\td0, d0\n+        vrintx.f64\td1, d1\n+        vrintr.f64\td10, d10\n+\tvrinta.f64\td0, d0\n+\tvrintn.f64\td1, d1\n+\tvrintp.f64\td10, d10\n+\tvrintm.f64\td10, d10\n+\tvcvtt.f16.f64\ts0, d0\n+\tvcvtb.f16.f64\ts1, d8\n+\tvcvtt.f16.f64\ts30, d15\n+\tvcvtb.f16.f64\ts31, d10\n+\tvcvtt.f64.f16\td0, s0\n+\tvcvtb.f64.f16\td8, s1\n+\tvcvtt.f64.f16\td15, s30\n+\tvcvtb.f64.f16\td10, s31"
    },
    {
      "sha": "1d9e2439f0cc06bceb46b2de1e67eb1f65d95fe3",
      "filename": "gas/testsuite/gas/arm/fpv5-sp-d16.s",
      "status": "added",
      "additions": 27,
      "deletions": 0,
      "changes": 27,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/fpv5-sp-d16.s",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/gas/testsuite/gas/arm/fpv5-sp-d16.s",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/testsuite/gas/arm/fpv5-sp-d16.s?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -0,0 +1,27 @@\n+\t.syntax unified\n+\t.text\n+\n+\t.thumb\n+\tvseleq.f32\ts0, s0, s0\n+\tvselvs.f32\ts1, s1, s1\n+\tvselge.f32\ts30, s30, s30\n+\tvselgt.f32\ts31, s31, s31\n+\tvmaxnm.f32\ts0, s0, s0\n+\tvmaxnm.f32\ts1, s1, s1\n+\tvmaxnm.f32\ts30, s30, s30\n+\tvmaxnm.f32\ts31, s31, s31\n+\tvminnm.f32\ts0, s0, s0\n+\tvminnm.f32\ts1, s1, s1\n+\tvminnm.f32\ts30, s30, s30\n+\tvminnm.f32\ts31, s31, s31\n+\tvcvta.s32.f32\ts0, s0\n+\tvcvtn.s32.f32\ts1, s1\n+\tvcvtp.u32.f32\ts30, s30\n+\tvcvtm.u32.f32\ts31, s31\n+\tvrintz.f32\ts0, s0\n+        vrintx.f32\ts1, s1\n+        vrintr.f32\ts30, s30\n+\tvrinta.f32\ts0, s0\n+\tvrintn.f32\ts1, s1\n+\tvrintp.f32\ts30, s30\n+\tvrintm.f32\ts31, s31"
    },
    {
      "sha": "c1639b882c0d13a7d5b52868b9bb88700d0f8537",
      "filename": "include/ChangeLog",
      "status": "modified",
      "additions": 11,
      "deletions": 0,
      "changes": 11,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/include/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/include/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/ChangeLog?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -1,3 +1,14 @@\n+2019-04-01  Andre Vieira  <andre.simoesdiasvieira@arm.com>\n+\n+\t* opcode/arm.h (FPU_NEON_ARMV8_1): New.\n+\t(FPU_ARCH_NEON_VFP_ARMV8_1): Use FPU_NEON_ARMV8_1.\n+\t(FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_1): Likewise.\n+\t(FPU_ARCH_DOTPROD_NEON_VFP_ARMV8): Likewise.\n+\t(FPU_ARCH_NEON_VFP_ARMV8_2_FP16): New.\n+\t(FPU_ARCH_NEON_VFP_ARMV8_2_FP16FML): New.\n+\t(FPU_ARCH_NEON_VFP_ARMV8_4_FP16FML): New.\n+\t(FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_4): New.\n+\n 2019-03-28  Alan Modra  <amodra@gmail.com>\n \n \tPR 24390"
    },
    {
      "sha": "4f5c89f8383b419832fea1aca0335553cbe4221d",
      "filename": "include/opcode/arm.h",
      "status": "modified",
      "additions": 24,
      "deletions": 7,
      "changes": 31,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/34ef62f46541d423b991850b2b7ba34d8749a6ba/include/opcode/arm.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/34ef62f46541d423b991850b2b7ba34d8749a6ba/include/opcode/arm.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/include/opcode/arm.h?ref=34ef62f46541d423b991850b2b7ba34d8749a6ba",
      "patch": "@@ -205,6 +205,7 @@\n \t\t\t\t\t     | FPU_VFP_EXT_ARMV8xD)\n #define FPU_NEON_ARMV8\t  (FPU_NEON_EXT_V1   | FPU_NEON_EXT_FMA\t   \\\n \t\t\t\t\t     | FPU_NEON_EXT_ARMV8)\n+#define FPU_NEON_ARMV8_1  (FPU_NEON_ARMV8    | FPU_NEON_EXT_RDMA)\n #define FPU_CRYPTO_ARMV8  (FPU_CRYPTO_EXT_ARMV8)\n #define FPU_VFP_HARD\t  (FPU_VFP_EXT_V1xD  | FPU_VFP_EXT_V1\t   \\\n \t\t\t\t\t     | FPU_VFP_EXT_V2\t   \\\n@@ -264,19 +265,35 @@\n \t\t\t\t\t\t    | FPU_NEON_EXT_DOTPROD)\n #define ARCH_CRC_ARMV8\t\tARM_FEATURE_COPROC (CRC_EXT_ARMV8)\n #define FPU_ARCH_NEON_VFP_ARMV8_1\t\t\t\t\t \\\n-\t\t\t\tARM_FEATURE_COPROC (FPU_NEON_ARMV8\t \\\n-\t\t\t\t\t\t    | FPU_VFP_ARMV8\t \\\n-\t\t\t\t\t\t    | FPU_NEON_EXT_RDMA)\n+\t\t\t\tARM_FEATURE_COPROC (FPU_NEON_ARMV8_1\t \\\n+\t\t\t\t\t\t    | FPU_VFP_ARMV8)\n #define FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_1\t\t\t\t \\\n \t\t\t\tARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8\t \\\n-\t\t\t\t\t\t    | FPU_NEON_ARMV8\t \\\n-\t\t\t\t\t\t    | FPU_VFP_ARMV8\t \\\n-\t\t\t\t\t\t    | FPU_NEON_EXT_RDMA)\n+\t\t\t\t\t\t    | FPU_NEON_ARMV8_1\t \\\n+\t\t\t\t\t\t    | FPU_VFP_ARMV8)\n+\n #define FPU_ARCH_DOTPROD_NEON_VFP_ARMV8\t\t\t\t\t \\\n \t\t\t\tARM_FEATURE_COPROC (FPU_NEON_EXT_DOTPROD \\\n-\t\t\t\t\t\t    | FPU_NEON_ARMV8\t \\\n+\t\t\t\t\t\t    | FPU_NEON_ARMV8_1\t \\\n \t\t\t\t\t\t    | FPU_VFP_ARMV8)\n \n+#define FPU_ARCH_NEON_VFP_ARMV8_2_FP16\t\t\t\t\t \\\n+      ARM_FEATURE (0, ARM_EXT2_FP16_INST,\t\t\t\t \\\n+\t\t   FPU_NEON_ARMV8_1 | FPU_VFP_ARMV8)\n+\n+#define FPU_ARCH_NEON_VFP_ARMV8_2_FP16FML\t\t\t\t \\\n+      ARM_FEATURE (0, ARM_EXT2_FP16_INST | ARM_EXT2_FP16_FML,\t\t \\\n+\t\t   FPU_NEON_ARMV8_1 | FPU_VFP_ARMV8)\n+\n+#define FPU_ARCH_NEON_VFP_ARMV8_4_FP16FML\t\t\t\t \\\n+      ARM_FEATURE (0, ARM_EXT2_FP16_INST | ARM_EXT2_FP16_FML,\t\t \\\n+\t\t   FPU_NEON_ARMV8_1 | FPU_VFP_ARMV8 | FPU_NEON_EXT_DOTPROD)\n+\n+#define FPU_ARCH_CRYPTO_NEON_VFP_ARMV8_4\t\t\t\t \\\n+\t\t\t      ARM_FEATURE_COPROC (FPU_CRYPTO_ARMV8\t \\\n+\t\t\t\t\t\t  | FPU_NEON_ARMV8_1\t \\\n+\t\t\t\t\t\t  | FPU_VFP_ARMV8\t \\\n+\t\t\t\t\t\t  | FPU_NEON_EXT_DOTPROD)\n \n #define FPU_ARCH_ENDIAN_PURE ARM_FEATURE_COPROC (FPU_ENDIAN_PURE)\n "
    }
  ]
}