Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot seq_mat_mul_fsm_1_tb_behav xil_defaultlib.seq_mat_mul_fsm_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.Priority_Encoder
Compiling module xil_defaultlib.Addition_Subtraction
Compiling module xil_defaultlib.seq_mat_mul_fsm_1(N=512,M=5)
Compiling module xil_defaultlib.seq_mat_mul_fsm_1_tb
WARNING: [XSIM 43-3373] "E:/Vivado_projects/IEEE_743_adder_lak/IEEE_743_adder_lak.srcs/sim_1/new/seq_mat_mul_fsm_1_tb.v" Line 66. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot seq_mat_mul_fsm_1_tb_behav
