<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE eagle SYSTEM "eagle.dtd">
<eagle version="7.2.0">
<drawing>
<settings>
<setting alwaysvectorfont="no"/>
<setting verticaltext="up"/>
</settings>
<grid distance="0.1" unitdist="inch" unit="inch" style="lines" multiple="1" display="no" altdistance="0.01" altunitdist="inch" altunit="inch"/>
<layers>
<layer number="1" name="Top" color="4" fill="1" visible="yes" active="yes"/>
<layer number="16" name="Bottom" color="1" fill="1" visible="yes" active="yes"/>
<layer number="17" name="Pads" color="2" fill="1" visible="yes" active="yes"/>
<layer number="18" name="Vias" color="2" fill="1" visible="yes" active="yes"/>
<layer number="19" name="Unrouted" color="6" fill="1" visible="yes" active="yes"/>
<layer number="20" name="Dimension" color="15" fill="1" visible="yes" active="yes"/>
<layer number="21" name="tPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="22" name="bPlace" color="7" fill="1" visible="yes" active="yes"/>
<layer number="23" name="tOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="24" name="bOrigins" color="15" fill="1" visible="yes" active="yes"/>
<layer number="25" name="tNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="26" name="bNames" color="7" fill="1" visible="yes" active="yes"/>
<layer number="27" name="tValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="28" name="bValues" color="7" fill="1" visible="yes" active="yes"/>
<layer number="29" name="tStop" color="7" fill="3" visible="yes" active="yes"/>
<layer number="30" name="bStop" color="7" fill="6" visible="yes" active="yes"/>
<layer number="31" name="tCream" color="7" fill="4" visible="yes" active="yes"/>
<layer number="32" name="bCream" color="7" fill="5" visible="yes" active="yes"/>
<layer number="33" name="tFinish" color="6" fill="3" visible="yes" active="yes"/>
<layer number="34" name="bFinish" color="6" fill="6" visible="yes" active="yes"/>
<layer number="35" name="tGlue" color="7" fill="4" visible="no" active="yes"/>
<layer number="36" name="bGlue" color="7" fill="5" visible="no" active="yes"/>
<layer number="37" name="tTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="38" name="bTest" color="7" fill="1" visible="no" active="yes"/>
<layer number="39" name="tKeepout" color="4" fill="11" visible="yes" active="yes"/>
<layer number="40" name="bKeepout" color="1" fill="11" visible="yes" active="yes"/>
<layer number="41" name="tRestrict" color="4" fill="10" visible="yes" active="yes"/>
<layer number="42" name="bRestrict" color="1" fill="10" visible="yes" active="yes"/>
<layer number="43" name="vRestrict" color="2" fill="10" visible="yes" active="yes"/>
<layer number="44" name="Drills" color="7" fill="1" visible="no" active="yes"/>
<layer number="45" name="Holes" color="7" fill="1" visible="no" active="yes"/>
<layer number="46" name="Milling" color="3" fill="1" visible="no" active="yes"/>
<layer number="47" name="Measures" color="7" fill="1" visible="no" active="yes"/>
<layer number="48" name="Document" color="7" fill="1" visible="yes" active="yes"/>
<layer number="49" name="Reference" color="7" fill="1" visible="yes" active="yes"/>
<layer number="51" name="tDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="52" name="bDocu" color="7" fill="1" visible="yes" active="yes"/>
<layer number="91" name="Nets" color="2" fill="1" visible="yes" active="yes"/>
<layer number="92" name="Busses" color="1" fill="1" visible="yes" active="yes"/>
<layer number="93" name="Pins" color="2" fill="1" visible="no" active="yes"/>
<layer number="94" name="Symbols" color="4" fill="1" visible="yes" active="yes"/>
<layer number="95" name="Names" color="7" fill="1" visible="yes" active="yes"/>
<layer number="96" name="Values" color="7" fill="1" visible="yes" active="yes"/>
<layer number="97" name="Info" color="7" fill="1" visible="yes" active="yes"/>
<layer number="98" name="Guide" color="6" fill="1" visible="yes" active="yes"/>
</layers>
<library>
<packages>
<package name="ESP-03">
<description>ESP-03
A SMT (Sufrace Mount Technology) module with all pins broken out to castellated pads with built-in ceramic antenna:

    Dual 1x7 2 mm pitch castellated pads
    built-in ceramic antenna
    7 GPIOs: GPOI0/2/12/13/14/15/18
    UART URXD/UTXD
    RESET and CH_PD (powerdown)
    VCC/GND
    12.2 mm W x 17.4 mm L</description>
<wire x1="17.4" y1="0" x2="17.4" y2="12.2" width="0.127" layer="21"/>
<wire x1="0" y1="0" x2="0" y2="12.2" width="0.127" layer="21"/>
<wire x1="0" y1="12.2" x2="3.175" y2="12.2" width="0.127" layer="21"/>
<rectangle x1="0.6" y1="0.6" x2="2.6" y2="11.4" layer="21"/>
<smd name="VCC" x="4" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO14" x="6" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO12" x="8" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO13" x="10" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO15" x="12" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO2" x="14" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO0" x="16" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="ANT" x="4" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="CH_PD" x="6" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO18" x="8" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="URXD" x="10" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="UTXD" x="12" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="NC" x="14" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GND" x="16" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<wire x1="0" y1="0" x2="3.175" y2="0" width="0.127" layer="21"/>
<wire x1="5.8" y1="7.4" x2="5.8" y2="2.6" width="0.127" layer="21"/>
<wire x1="5.8" y1="2.6" x2="10.8" y2="2.6" width="0.127" layer="21"/>
<wire x1="10.8" y1="2.6" x2="10.8" y2="7.4" width="0.127" layer="21"/>
<wire x1="10.8" y1="7.4" x2="5.8" y2="7.4" width="0.127" layer="21"/>
<wire x1="11" y1="10.8" x2="11" y2="8.4" width="0.127" layer="21"/>
<wire x1="11" y1="8.4" x2="13.6" y2="8.4" width="0.127" layer="21"/>
<wire x1="13.6" y1="8.4" x2="13.6" y2="10.8" width="0.127" layer="21"/>
<wire x1="13.6" y1="10.8" x2="11" y2="10.8" width="0.127" layer="21"/>
<wire x1="12.2" y1="7.4" x2="12.2" y2="2.6" width="0.127" layer="21"/>
<wire x1="12.2" y1="2.6" x2="17.2" y2="2.6" width="0.127" layer="21"/>
<wire x1="17.2" y1="2.6" x2="17.2" y2="7.4" width="0.127" layer="21"/>
<wire x1="17.2" y1="7.4" x2="12.2" y2="7.4" width="0.127" layer="21"/>
<text x="3.81" y="11.176" size="0.6096" layer="21" rot="R270">ANT</text>
<text x="4.445" y="0.889" size="0.6096" layer="21" rot="R90">Vcc</text>
<text x="15.875" y="11.176" size="0.6096" layer="21" rot="R270">GND</text>
<text x="5.715" y="11.176" size="0.6096" layer="21" rot="R270">CH_PD</text>
<text x="9.525" y="11.176" size="0.6096" layer="21" rot="R270">URxD</text>
<text x="5.08" y="2.54" size="1.27" layer="21" rot="R90">ESP-03</text>
<text x="7.62" y="11.176" size="0.6096" layer="21" rot="R270">RST</text>
<text x="11.811" y="11.176" size="0.6096" layer="21" rot="R270">UTxD</text>
<text x="13.843" y="11.176" size="0.6096" layer="21" rot="R270">NC</text>
<text x="6.223" y="0.889" size="0.6096" layer="21" rot="R90">GPIO14</text>
<text x="8.255" y="0.889" size="0.6096" layer="21" rot="R90">GPIO12</text>
<text x="10.287" y="0.889" size="0.6096" layer="21" rot="R90">GPIO13</text>
<text x="12.319" y="0.889" size="0.6096" layer="21" rot="R90">GPIO15</text>
<text x="14.097" y="0.889" size="0.6096" layer="21" rot="R90">GPIO2</text>
<text x="16.129" y="0.889" size="0.6096" layer="21" rot="R90">GPIO0</text>
</package>
<package name="ESP-04">
<description>ESP-04
Another SMT (Sufrace Mount Technology) module with all pins broken out to castellated pads without built-in antenna:

    Dual 1x7 2 mm pitch castellated pads
    external antenna on pad
    7 GPIOs: GPOI0/2/12/13/14/15/18
    UART URXD/UTXD
    RESET and CH_PD (powerdown)
    VCC/GND
    12.0 mm W x 15.0 mm L</description>
<wire x1="14.86" y1="0" x2="14.86" y2="12.2" width="0.127" layer="21"/>
<wire x1="0" y1="0" x2="0" y2="12.2" width="0.127" layer="21"/>
<wire x1="0" y1="12.2" x2="0.635" y2="12.2" width="0.127" layer="21"/>
<smd name="VCC" x="1.46" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO14" x="3.46" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO12" x="5.46" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO13" x="7.46" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO15" x="9.46" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO2" x="11.46" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO0" x="13.46" y="-0.2" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="ANT" x="1.46" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="CH_PD" x="3.46" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GPIO18" x="5.46" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="URXD" x="7.46" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="UTXD" x="9.46" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="NC" x="11.46" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<smd name="GND" x="13.46" y="12.4" dx="1.5" dy="1" layer="1" rot="R90"/>
<wire x1="0" y1="0" x2="0.635" y2="0" width="0.127" layer="21"/>
<wire x1="14.097" y1="0" x2="14.86" y2="0" width="0.127" layer="21"/>
<wire x1="3.26" y1="7.4" x2="3.26" y2="2.6" width="0.127" layer="21"/>
<wire x1="3.26" y1="2.6" x2="8.26" y2="2.6" width="0.127" layer="21"/>
<wire x1="8.26" y1="2.6" x2="8.26" y2="7.4" width="0.127" layer="21"/>
<wire x1="8.26" y1="7.4" x2="3.26" y2="7.4" width="0.127" layer="21"/>
<wire x1="8.46" y1="10.8" x2="8.46" y2="8.4" width="0.127" layer="21"/>
<wire x1="8.46" y1="8.4" x2="11.06" y2="8.4" width="0.127" layer="21"/>
<wire x1="11.06" y1="8.4" x2="11.06" y2="10.8" width="0.127" layer="21"/>
<wire x1="11.06" y1="10.8" x2="8.46" y2="10.8" width="0.127" layer="21"/>
<wire x1="9.66" y1="7.4" x2="9.66" y2="2.6" width="0.127" layer="21"/>
<wire x1="9.66" y1="2.6" x2="14.66" y2="2.6" width="0.127" layer="21"/>
<wire x1="14.66" y1="2.6" x2="14.66" y2="7.4" width="0.127" layer="21"/>
<wire x1="14.66" y1="7.4" x2="9.66" y2="7.4" width="0.127" layer="21"/>
<text x="2.54" y="3.175" size="1.27" layer="21" rot="R90">ESP-04</text>
<text x="13.335" y="11.176" size="0.6096" layer="21" rot="R270">GND</text>
<text x="1.905" y="0.889" size="0.6096" layer="21" rot="R90">Vcc</text>
<text x="1.27" y="11.176" size="0.6096" layer="21" rot="R270">ANT</text>
<text x="3.175" y="11.176" size="0.6096" layer="21" rot="R270">CH_PD</text>
<wire x1="14.224" y1="12.192" x2="14.732" y2="12.192" width="0.127" layer="21"/>
<text x="5.207" y="11.176" size="0.6096" layer="21" rot="R270">RST</text>
<text x="7.239" y="11.176" size="0.6096" layer="21" rot="R270">URxD</text>
<text x="9.271" y="11.176" size="0.6096" layer="21" rot="R270">UTxD</text>
<text x="11.303" y="11.176" size="0.6096" layer="21" rot="R270">NC</text>
<text x="3.683" y="0.889" size="0.6096" layer="21" rot="R90">GPIO14</text>
<text x="5.715" y="0.889" size="0.6096" layer="21" rot="R90">GPIO12</text>
<text x="7.747" y="0.889" size="0.6096" layer="21" rot="R90">GPIO13</text>
<text x="9.779" y="0.889" size="0.6096" layer="21" rot="R90">GPIO15</text>
<text x="11.557" y="0.889" size="0.6096" layer="21" rot="R90">GPIO2</text>
<text x="13.589" y="0.889" size="0.6096" layer="21" rot="R90">GPIO0</text>
<wire x1="-0.508" y1="0" x2="-2.54" y2="0" width="0.127" layer="21" style="shortdash"/>
<wire x1="-2.54" y1="0" x2="-2.54" y2="12.192" width="0.127" layer="21" style="shortdash"/>
<wire x1="-2.54" y1="12.192" x2="-0.508" y2="12.192" width="0.127" layer="21" style="shortdash"/>
<text x="-0.635" y="3.175" size="1.27" layer="21" rot="R90">ESP-03</text>
</package>
<package name="ESP-01">
<description>ESP-01
The most common module with printed PCB antenna:

    2x4 2.54 mm pitch header
    built-in PCB-printed antenna
    3 GPIOs: GPOI0/2/16
    UART URXD/UTXD
    RESET and CH_PD (powerdown)
    VCC/GND
    14.2 mm W x 14.2 mm L

UTXD	+  +	GND
CH_PD	+  +	GPIO2
RST	+  +	GPIO0
VCC	+  +	URXD</description>
<wire x1="0" y1="0" x2="0" y2="14.7" width="0.127" layer="21"/>
<wire x1="0" y1="14.7" x2="24.8" y2="14.7" width="0.127" layer="21"/>
<wire x1="24.8" y1="14.7" x2="24.8" y2="0" width="0.127" layer="21"/>
<wire x1="24.8" y1="0" x2="0" y2="0" width="0.127" layer="21"/>
<pad name="UTXD" x="22.86" y="3.81" drill="0.8"/>
<pad name="CH_PD" x="22.86" y="6.35" drill="0.8"/>
<pad name="RST" x="22.86" y="8.89" drill="0.8"/>
<pad name="VCC" x="22.86" y="11.43" drill="0.8"/>
<pad name="URXD" x="20.32" y="11.43" drill="0.8" shape="square"/>
<pad name="GND" x="20.32" y="3.81" drill="0.8" shape="square"/>
<pad name="GPIO0" x="20.32" y="8.89" drill="0.8"/>
<pad name="GPIO2" x="20.32" y="6.35" drill="0.8"/>
<frame x1="11.43" y1="2.54" x2="15.24" y2="6.35" columns="8" rows="5" layer="21"/>
<wire x1="6.35" y1="2.54" x2="5.08" y2="2.54" width="0.4064" layer="21"/>
<wire x1="5.08" y1="2.54" x2="1.27" y2="2.54" width="0.4064" layer="21"/>
<wire x1="1.27" y1="2.54" x2="1.27" y2="3.81" width="0.4064" layer="21"/>
<wire x1="1.27" y1="3.81" x2="3.81" y2="3.81" width="0.4064" layer="21"/>
<wire x1="3.81" y1="3.81" x2="3.81" y2="5.08" width="0.4064" layer="21"/>
<wire x1="3.81" y1="5.08" x2="1.27" y2="5.08" width="0.4064" layer="21"/>
<wire x1="1.27" y1="5.08" x2="1.27" y2="6.35" width="0.4064" layer="21"/>
<wire x1="1.27" y1="6.35" x2="3.81" y2="6.35" width="0.4064" layer="21"/>
<wire x1="3.81" y1="6.35" x2="3.81" y2="7.62" width="0.4064" layer="21"/>
<wire x1="3.81" y1="7.62" x2="1.27" y2="7.62" width="0.4064" layer="21"/>
<wire x1="1.27" y1="7.62" x2="1.27" y2="8.89" width="0.4064" layer="21"/>
<wire x1="1.27" y1="8.89" x2="3.81" y2="8.89" width="0.4064" layer="21"/>
<wire x1="3.81" y1="8.89" x2="3.81" y2="10.16" width="0.4064" layer="21"/>
<wire x1="3.81" y1="10.16" x2="1.27" y2="10.16" width="0.4064" layer="21"/>
<wire x1="1.27" y1="10.16" x2="1.27" y2="13.97" width="0.4064" layer="21"/>
<wire x1="5.08" y1="10.16" x2="5.08" y2="2.54" width="0.4064" layer="21"/>
</package>
<package name="ESP-02">
<description>ESP-02
A less common module with antenna connector, that may be compatible with breadboards:

    Dual 1x4 2.54 mm pitch header in DIP form factor
    built-in U-FL connector for external antenna
    2 GPIOs: GPOI0/2
    UART URXD/UTXD
    RESET and CH_PD (powerdown)
    VCC/GND
    14.7 mm W x 14.2 mm L</description>
</package>
<package name="ESP-05">
<description>ESP-05
A simple UART-only module with antenna connector:

    Single 1x4 2.54 mm pitch header
    built-in U-FL connector for external antenna
    *]No GPIO
    UART URXD/UTXD
    No RESET nor CH_PD (powerdown)
    VCC/GND
    14.2 mm W x 14.2 mm L</description>
</package>
<package name="ESP-06">
<description>ESP-06
bottom mount technology, leads all the IO ports with metal shielding can be identified through the FCC CE certified recommended</description>
</package>
<package name="ESP-07">
<description>ESP-07
 semi-hole chip technology, leads all the IO ports, with a metal shield, can be over FCC CE Certification IPX external antenna, built-in ceramic antenna can also be used.</description>
</package>
<package name="ESP-08">
<description>ESP-08 
like ESP-07, except that the antenna is in the form of customers can define their own</description>
</package>
<package name="ESP-09">
<description>ESP-09
Ultra-Small footprint, only 10 * 10 mm, four board process! 1M bytes of FLASH impedance matching through the bottom mount technology for strict limits on the volume of products!</description>
</package>
<package name="ESP-10">
<description>ESP-10
patch interface, narrow-body design, 10 mm wide. Suitable for light with controller</description>
</package>
<package name="ESP-11">
<description>ESP-11
patch interface, ceramic antenna, small size.</description>
</package>
<package name="ESP-12">
<wire x1="0" y1="0" x2="0" y2="16" width="0.127" layer="21"/>
<wire x1="0" y1="16" x2="24.5" y2="16" width="0.127" layer="21"/>
<wire x1="24.5" y1="16" x2="24.5" y2="0" width="0.127" layer="21"/>
<wire x1="24.5" y1="0" x2="0" y2="0" width="0.127" layer="21"/>
<wire x1="6.35" y1="2.54" x2="5.08" y2="2.54" width="0.4064" layer="21"/>
<wire x1="5.08" y1="2.54" x2="1.27" y2="2.54" width="0.4064" layer="21"/>
<wire x1="1.27" y1="2.54" x2="1.27" y2="3.81" width="0.4064" layer="21"/>
<wire x1="1.27" y1="3.81" x2="3.81" y2="3.81" width="0.4064" layer="21"/>
<wire x1="3.81" y1="3.81" x2="3.81" y2="5.08" width="0.4064" layer="21"/>
<wire x1="3.81" y1="5.08" x2="1.27" y2="5.08" width="0.4064" layer="21"/>
<wire x1="1.27" y1="5.08" x2="1.27" y2="6.35" width="0.4064" layer="21"/>
<wire x1="1.27" y1="6.35" x2="3.81" y2="6.35" width="0.4064" layer="21"/>
<wire x1="3.81" y1="6.35" x2="3.81" y2="7.62" width="0.4064" layer="21"/>
<wire x1="3.81" y1="7.62" x2="1.27" y2="7.62" width="0.4064" layer="21"/>
<wire x1="1.27" y1="7.62" x2="1.27" y2="8.89" width="0.4064" layer="21"/>
<wire x1="1.27" y1="8.89" x2="3.81" y2="8.89" width="0.4064" layer="21"/>
<wire x1="3.81" y1="8.89" x2="3.81" y2="10.16" width="0.4064" layer="21"/>
<wire x1="3.81" y1="10.16" x2="1.27" y2="10.16" width="0.4064" layer="21"/>
<wire x1="1.27" y1="10.16" x2="1.27" y2="13.97" width="0.4064" layer="21"/>
<wire x1="5.08" y1="10.16" x2="5.08" y2="2.54" width="0.4064" layer="21"/>
<wire x1="6" y1="14" x2="23" y2="14" width="0.127" layer="21"/>
<wire x1="23" y1="14" x2="23" y2="2" width="0.127" layer="21"/>
<wire x1="23" y1="2" x2="6" y2="2" width="0.127" layer="21"/>
<wire x1="6" y1="2" x2="6" y2="14" width="0.127" layer="21"/>
<wire x1="4.5" y1="14.5" x2="5.5" y2="14.5" width="0.127" layer="21"/>
<wire x1="5.5" y1="14.5" x2="5.5" y2="12.5" width="0.127" layer="21"/>
<wire x1="5.5" y1="12.5" x2="4.5" y2="12.5" width="0.127" layer="21"/>
<wire x1="4.5" y1="12.5" x2="4.5" y2="14.5" width="0.127" layer="21"/>
<pad name="GND" x="22" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="21.4" y="14.35"/>
<vertex x="21.4" y="17.635"/>
<vertex x="22.6" y="17.635"/>
<vertex x="22.6" y="14.35"/>
</polygon>
<pad name="GPIO15" x="20" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="19.4" y="14.35"/>
<vertex x="19.4" y="17.635"/>
<vertex x="20.6" y="17.635"/>
<vertex x="20.6" y="14.35"/>
</polygon>
<pad name="GPIO2" x="18" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="17.4" y="14.35"/>
<vertex x="17.4" y="17.635"/>
<vertex x="18.6" y="17.635"/>
<vertex x="18.6" y="14.35"/>
</polygon>
<pad name="GPIO0" x="16" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="15.4" y="14.35"/>
<vertex x="15.4" y="17.635"/>
<vertex x="16.6" y="17.635"/>
<vertex x="16.6" y="14.35"/>
</polygon>
<pad name="GPIO4" x="14" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="13.4" y="14.35"/>
<vertex x="13.4" y="17.635"/>
<vertex x="14.6" y="17.635"/>
<vertex x="14.6" y="14.35"/>
</polygon>
<pad name="GPIO5" x="12" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="11.4" y="14.35"/>
<vertex x="11.4" y="17.635"/>
<vertex x="12.6" y="17.635"/>
<vertex x="12.6" y="14.35"/>
</polygon>
<pad name="RXD" x="10" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="9.4" y="14.35"/>
<vertex x="9.4" y="17.635"/>
<vertex x="10.6" y="17.635"/>
<vertex x="10.6" y="14.35"/>
</polygon>
<pad name="TXD" x="8" y="15" drill="0.8" shape="square"/>
<polygon width="0.127" layer="1">
<vertex x="7.4" y="14.35"/>
<vertex x="7.4" y="17.635"/>
<vertex x="8.6" y="17.635"/>
<vertex x="8.6" y="14.35"/>
</polygon>
<pad name="REST" x="8" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="8.6" y="1.65"/>
<vertex x="8.6" y="-1.635"/>
<vertex x="7.4" y="-1.635"/>
<vertex x="7.4" y="1.65"/>
</polygon>
<pad name="ADC" x="10" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="10.6" y="1.65"/>
<vertex x="10.6" y="-1.635"/>
<vertex x="9.4" y="-1.635"/>
<vertex x="9.4" y="1.65"/>
</polygon>
<pad name="CH_PD" x="12" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="12.6" y="1.65"/>
<vertex x="12.6" y="-1.635"/>
<vertex x="11.4" y="-1.635"/>
<vertex x="11.4" y="1.65"/>
</polygon>
<pad name="GPIO16" x="14" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="14.6" y="1.65"/>
<vertex x="14.6" y="-1.635"/>
<vertex x="13.4" y="-1.635"/>
<vertex x="13.4" y="1.65"/>
</polygon>
<pad name="GPIO14" x="16" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="16.6" y="1.65"/>
<vertex x="16.6" y="-1.635"/>
<vertex x="15.4" y="-1.635"/>
<vertex x="15.4" y="1.65"/>
</polygon>
<pad name="GPIO12" x="18" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="18.6" y="1.65"/>
<vertex x="18.6" y="-1.635"/>
<vertex x="17.4" y="-1.635"/>
<vertex x="17.4" y="1.65"/>
</polygon>
<pad name="GPIO13" x="20" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="20.6" y="1.65"/>
<vertex x="20.6" y="-1.635"/>
<vertex x="19.4" y="-1.635"/>
<vertex x="19.4" y="1.65"/>
</polygon>
<pad name="VCC" x="22" y="1" drill="0.8" shape="square" rot="R180"/>
<polygon width="0.127" layer="1">
<vertex x="22.6" y="1.65"/>
<vertex x="22.6" y="-1.635"/>
<vertex x="21.4" y="-1.635"/>
<vertex x="21.4" y="1.65"/>
</polygon>
<text x="8" y="11" size="0.8128" layer="21" rot="R90">TxD</text>
<text x="10" y="11" size="0.8128" layer="21" rot="R90">RxD</text>
<text x="12" y="10" size="0.8128" layer="21" rot="R90">GPIO5</text>
<text x="14" y="10" size="0.8128" layer="21" rot="R90">GPIO4</text>
<text x="16" y="10" size="0.8128" layer="21" rot="R90">GPIO0</text>
<text x="18" y="10" size="0.8128" layer="21" rot="R90">GPIO2</text>
<text x="20" y="10" size="0.8128" layer="21" rot="R90">GPIO15</text>
<text x="22" y="11" size="0.8128" layer="21" rot="R90">GND</text>
<text x="7" y="5" size="0.8128" layer="21" rot="R270">REST</text>
<text x="9" y="5" size="0.8128" layer="21" rot="R270">ADC</text>
<text x="11" y="6" size="0.8128" layer="21" rot="R270">CH_PD</text>
<text x="13" y="6" size="0.8128" layer="21" rot="R270">GPIO16</text>
<text x="15" y="6" size="0.8128" layer="21" rot="R270">GPIO14</text>
<text x="17" y="6" size="0.8128" layer="21" rot="R270">GPIO12</text>
<text x="19" y="6" size="0.8128" layer="21" rot="R270">GPIO13</text>
<text x="21" y="5" size="0.8128" layer="21" rot="R270">Vcc</text>
</package>
</packages>
<symbols>
<symbol name="ESP8266">
<pin name="GPIO13" x="-5.08" y="2.54" length="middle"/>
<pin name="GPIO12" x="-5.08" y="7.62" length="middle"/>
<pin name="GPIO14" x="-5.08" y="12.7" length="middle"/>
<pin name="GPIO16" x="-5.08" y="17.78" length="middle"/>
<pin name="CH_PD" x="-5.08" y="22.86" length="middle"/>
<pin name="ADC" x="-5.08" y="27.94" length="middle"/>
<pin name="REST" x="-5.08" y="33.02" length="middle"/>
<pin name="GPIO15" x="27.94" y="2.54" length="middle" rot="R180"/>
<pin name="GPIO2" x="27.94" y="7.62" length="middle" rot="R180"/>
<pin name="GPIO0" x="27.94" y="12.7" length="middle" rot="R180"/>
<pin name="GPIO5" x="27.94" y="17.78" length="middle" rot="R180"/>
<pin name="GPIO4" x="27.94" y="22.86" length="middle" rot="R180"/>
<pin name="RXD" x="27.94" y="27.94" length="middle" rot="R180"/>
<pin name="TXD" x="27.94" y="33.02" length="middle" rot="R180"/>
<wire x1="0" y1="-5.08" x2="22.86" y2="-5.08" width="0.254" layer="94"/>
<wire x1="22.86" y1="-5.08" x2="22.86" y2="38.1" width="0.254" layer="94"/>
<wire x1="22.86" y1="38.1" x2="0" y2="38.1" width="0.254" layer="94"/>
<wire x1="0" y1="38.1" x2="0" y2="-5.08" width="0.254" layer="94"/>
<text x="2.54" y="35.56" size="1.27" layer="94">ESP-12</text>
<pin name="VCC" x="-5.08" y="-2.54" length="middle"/>
<pin name="GND" x="27.94" y="-2.54" length="middle" rot="R180"/>
</symbol>
</symbols>
<devicesets>
<deviceset name="ESP-12" prefix="ESP">
<description>low cost Wifi to Serial Module</description>
<gates>
<gate name="G$1" symbol="ESP8266" x="0" y="0"/>
</gates>
<devices>
<device name="ESP-12" package="ESP-12">
<connects>
<connect gate="G$1" pin="ADC" pad="ADC"/>
<connect gate="G$1" pin="CH_PD" pad="CH_PD"/>
<connect gate="G$1" pin="GND" pad="GND"/>
<connect gate="G$1" pin="GPIO0" pad="GPIO0"/>
<connect gate="G$1" pin="GPIO12" pad="GPIO12"/>
<connect gate="G$1" pin="GPIO13" pad="GPIO13"/>
<connect gate="G$1" pin="GPIO14" pad="GPIO14"/>
<connect gate="G$1" pin="GPIO15" pad="GPIO15"/>
<connect gate="G$1" pin="GPIO16" pad="GPIO16"/>
<connect gate="G$1" pin="GPIO2" pad="GPIO2"/>
<connect gate="G$1" pin="GPIO4" pad="GPIO5"/>
<connect gate="G$1" pin="GPIO5" pad="GPIO4"/>
<connect gate="G$1" pin="REST" pad="REST"/>
<connect gate="G$1" pin="RXD" pad="RXD"/>
<connect gate="G$1" pin="TXD" pad="TXD"/>
<connect gate="G$1" pin="VCC" pad="VCC"/>
</connects>
<technologies>
<technology name=""/>
</technologies>
</device>
</devices>
</deviceset>
</devicesets>
</library>
</drawing>
</eagle>
