{
  "nodes":
  [
    {
      "type":"kernel"
      , "id":2
      , "name":"lu"
      , "children":
      [
        {
          "type":"bb"
          , "id":3
          , "name":"lu.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":4
          , "name":"lu.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":5
          , "name":"lu.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":20
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":235
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":21
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":235
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"211"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":47
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":230
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"48"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":48
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"216"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"216"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":6
          , "name":"lu.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":7
          , "name":"lu.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"13"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":8
          , "name":"lu.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":22
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":255
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":23
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":255
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":49
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":76
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"50"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":50
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"60"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"60"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":9
          , "name":"lu.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":24
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":268
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":25
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":268
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"1"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":51
              , "name":"Begin"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":52
              , "name":"End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"6"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":10
          , "name":"lu.B7"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":11
          , "name":"lu.B8"
          , "children":
          [
            {
              "type":"inst"
              , "id":26
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":305
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":27
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":305
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":28
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":319
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":29
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":325
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":30
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":325
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"27"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":53
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":285
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"54"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":54
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"32"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"32"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":12
          , "name":"lu.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":31
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":367
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"13"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":32
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":375
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":33
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":375
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":34
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":381
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"18"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":35
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":394
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":36
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":401
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":37
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":401
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"33"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":55
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":340
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"56"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":56
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"38"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"38"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":13
          , "name":"lu.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":14
          , "name":"lu.B11"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":15
          , "name":"lu.B12"
          , "children":
          [
            {
              "type":"inst"
              , "id":38
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":417
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":39
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":417
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":57
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":412
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"58"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":58
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":16
          , "name":"lu.B13"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":17
          , "name":"lu.B14"
          , "children":
          [
            {
              "type":"inst"
              , "id":40
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":429
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":41
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":429
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":42
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":429
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":43
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":429
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":44
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":429
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":59
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":424
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"60"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":60
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":18
          , "name":"lu.B15"
          , "children":
          [
            {
              "type":"inst"
              , "id":45
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":440
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":46
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":440
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":61
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":435
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"62"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":62
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":19
          , "name":"lu.B16"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":63
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":64
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":220
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"256 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":75
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":226
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":79
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":225
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":84
      , "name":"top_update"
      , "children":
      [
        {
          "type":"bb"
          , "id":85
          , "name":"top_update.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":86
          , "name":"top_update.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":87
          , "name":"top_update.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":98
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":472
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":99
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":472
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"211"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":113
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":467
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"114"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":114
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"216"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"216"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":88
          , "name":"top_update.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":89
          , "name":"top_update.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"93"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":90
          , "name":"top_update.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":91
          , "name":"top_update.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":100
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":506
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":101
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":498
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":102
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":513
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_lu_col"
                  , "Start Cycle":"204"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":103
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":525
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_row"
                  , "Start Cycle":"217"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":104
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":531
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"217"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":115
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":490
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"116"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":116
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"222"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"222"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":92
          , "name":"top_update.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":105
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":544
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_lu_col"
                  , "Start Cycle":"11"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":106
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":550
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_row"
                  , "Start Cycle":"11"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":107
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":550
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":108
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":550
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"512 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"20"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":117
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":537
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"118"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":118
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"25"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"25"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":93
          , "name":"top_update.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":94
          , "name":"top_update.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":95
          , "name":"top_update.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":109
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":564
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":110
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":564
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":119
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":559
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"120"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":120
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":96
          , "name":"top_update.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":111
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":576
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":112
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":576
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"21"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":121
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":571
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"122"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":122
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"23"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"23"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":97
          , "name":"top_update.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":123
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":124
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":462
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"512 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":130
              , "name":"current_lu_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":486
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":134
              , "name":"current_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":487
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":138
      , "name":"left_update"
      , "children":
      [
        {
          "type":"bb"
          , "id":139
          , "name":"left_update.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":140
          , "name":"left_update.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":141
          , "name":"left_update.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":152
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":607
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":153
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":607
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"211"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":174
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":602
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"175"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":175
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"216"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"216"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":142
          , "name":"left_update.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":143
          , "name":"left_update.B4"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"8"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Entry to loop. "
              , "Loops To":"147"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":144
          , "name":"left_update.B5"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":145
          , "name":"left_update.B6"
          , "children":
          [
            {
              "type":"inst"
              , "id":154
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":646
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"13"
                  , "Latency":"187"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":155
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":629
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"206"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":156
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":629
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":157
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":629
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":158
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":629
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"207"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":159
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":636
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_col"
                  , "Start Cycle":"214"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":160
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":650
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"current_lu_row"
                  , "Start Cycle":"204"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":176
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":624
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"177"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":177
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"219"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":146
          , "name":"left_update.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":161
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":676
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_lu_row"
                  , "Start Cycle":"12"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":162
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":670
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"current_col"
                  , "Start Cycle":"12"
                  , "Latency":"4"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":163
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":676
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":164
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":676
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":165
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":676
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":166
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":676
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"21"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":178
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":659
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"179"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":179
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"26"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"26"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":147
          , "name":"left_update.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
              , "II":"0"
              , "Subloops":"Yes"
              , "Pipelined":"No"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":"Exit which branches back to loop. "
            }
          ]
        }
        , {
          "type":"bb"
          , "id":148
          , "name":"left_update.B9"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":149
          , "name":"left_update.B10"
          , "children":
          [
            {
              "type":"inst"
              , "id":167
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":690
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":168
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":690
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":180
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":685
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"181"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":181
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":150
          , "name":"left_update.B11"
          , "children":
          [
            {
              "type":"inst"
              , "id":169
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":703
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"10"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":170
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":703
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":171
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":703
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":172
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":703
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"32 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":173
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":703
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"128 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":182
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":698
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"183"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":183
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":151
          , "name":"left_update.B12"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":184
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":185
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":598
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"2"
                  , "Bank width":"256 bits"
                  , "Bank depth":"16384 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":196
              , "name":"current_lu_row"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":621
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":200
              , "name":"current_col"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":622
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"2048B requested\n2048B implemented"
                    }
                  ]
                  , "Requested size":"2048 bytes"
                  , "Implemented size":"2048 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"128 bits"
                  , "Bank depth":"128 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":204
      , "name":"inner_update_mm0"
      , "children":
      [
        {
          "type":"bb"
          , "id":205
          , "name":"inner_update_mm0.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":206
          , "name":"inner_update_mm0.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":207
          , "name":"inner_update_mm0.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":216
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":736
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":217
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":736
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"227"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":228
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":731
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"229"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":229
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"232"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"232"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":208
          , "name":"inner_update_mm0.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":209
          , "name":"inner_update_mm0.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":218
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":748
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":219
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":748
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":230
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":743
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"231"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":231
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":210
          , "name":"inner_update_mm0.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":220
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":760
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":221
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":760
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":232
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":755
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"233"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":233
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":211
          , "name":"inner_update_mm0.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":212
          , "name":"inner_update_mm0.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":222
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":781
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":223
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":789
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":224
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":812
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":225
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":812
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":234
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":768
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"235"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":235
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":213
          , "name":"inner_update_mm0.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":214
          , "name":"inner_update_mm0.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":226
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":824
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":227
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":824
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":236
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":819
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"237"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":237
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":215
          , "name":"inner_update_mm0.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":238
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":239
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":725
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":245
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":726
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":249
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":727
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":253
      , "name":"inner_update_mm1"
      , "children":
      [
        {
          "type":"bb"
          , "id":254
          , "name":"inner_update_mm1.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":255
          , "name":"inner_update_mm1.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":256
          , "name":"inner_update_mm1.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":265
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":857
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":266
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":857
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"227"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":277
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":852
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"278"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":278
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"232"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"232"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":257
          , "name":"inner_update_mm1.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":258
          , "name":"inner_update_mm1.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":267
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":869
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":268
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":869
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":279
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":864
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"280"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":280
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":259
          , "name":"inner_update_mm1.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":269
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":881
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":270
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":881
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":281
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":876
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"282"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":282
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":260
          , "name":"inner_update_mm1.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":261
          , "name":"inner_update_mm1.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":271
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":902
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":272
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":910
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":273
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":933
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":274
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":933
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":283
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":889
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"284"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":284
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":262
          , "name":"inner_update_mm1.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":263
          , "name":"inner_update_mm1.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":275
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":945
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":276
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":945
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":285
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":940
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"286"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":286
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":264
          , "name":"inner_update_mm1.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":287
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":288
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":846
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":294
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":847
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":298
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":848
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":302
      , "name":"inner_update_mm2"
      , "children":
      [
        {
          "type":"bb"
          , "id":303
          , "name":"inner_update_mm2.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":304
          , "name":"inner_update_mm2.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":305
          , "name":"inner_update_mm2.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":314
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":978
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":315
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":978
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"227"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":326
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":973
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"327"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":327
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"232"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"232"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":306
          , "name":"inner_update_mm2.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":307
          , "name":"inner_update_mm2.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":316
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":990
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":317
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":990
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":328
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":985
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"329"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":329
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":308
          , "name":"inner_update_mm2.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":318
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1002
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":319
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1002
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":330
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":997
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"331"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":331
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":309
          , "name":"inner_update_mm2.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":310
          , "name":"inner_update_mm2.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":320
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1023
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":321
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1031
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":322
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1054
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":323
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1054
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":332
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1010
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"333"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":333
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":311
          , "name":"inner_update_mm2.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":312
          , "name":"inner_update_mm2.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":324
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1066
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":325
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1066
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":334
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1061
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"335"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":335
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":313
          , "name":"inner_update_mm2.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":336
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":337
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":967
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":343
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":968
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":347
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":969
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":351
      , "name":"inner_update_mm3"
      , "children":
      [
        {
          "type":"bb"
          , "id":352
          , "name":"inner_update_mm3.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":353
          , "name":"inner_update_mm3.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":354
          , "name":"inner_update_mm3.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":363
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1099
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":364
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1099
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"227"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":375
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1094
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"376"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":376
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"232"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"232"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":355
          , "name":"inner_update_mm3.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":356
          , "name":"inner_update_mm3.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":365
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1111
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":366
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1111
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":377
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1106
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"378"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":378
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":357
          , "name":"inner_update_mm3.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":367
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1123
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":368
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1123
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":379
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1118
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"380"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":380
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":358
          , "name":"inner_update_mm3.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":359
          , "name":"inner_update_mm3.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":369
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1144
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":370
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1152
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":371
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":372
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1175
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":381
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1131
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"382"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":382
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":360
          , "name":"inner_update_mm3.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":361
          , "name":"inner_update_mm3.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":373
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1187
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":374
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1187
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":383
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1182
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"384"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":384
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":362
          , "name":"inner_update_mm3.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":385
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":386
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1088
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":392
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1089
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":396
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1090
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"kernel"
      , "id":400
      , "name":"inner_update_mm4"
      , "children":
      [
        {
          "type":"bb"
          , "id":401
          , "name":"inner_update_mm4.B0"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"6"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":402
          , "name":"inner_update_mm4.B1"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":403
          , "name":"inner_update_mm4.B2"
          , "children":
          [
            {
              "type":"inst"
              , "id":412
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1220
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":413
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1220
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"227"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":424
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1215
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"425"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":425
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"232"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"232"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":404
          , "name":"inner_update_mm4.B3"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":405
          , "name":"inner_update_mm4.B4"
          , "children":
          [
            {
              "type":"inst"
              , "id":414
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1232
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":415
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1232
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"top_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":426
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1227
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"427"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":427
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":406
          , "name":"inner_update_mm4.B5"
          , "children":
          [
            {
              "type":"inst"
              , "id":416
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"14"
                  , "Latency":"203"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":417
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1244
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"left_buffer"
                  , "Start Cycle":"219"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":428
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1239
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"429"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":429
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"224"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"224"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":407
          , "name":"inner_update_mm4.B6"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":408
          , "name":"inner_update_mm4.B7"
          , "children":
          [
            {
              "type":"inst"
              , "id":418
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1265
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"top_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":419
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1273
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"left_buffer"
                  , "Start Cycle":"9"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":420
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1296
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"24"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":421
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1296
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"2048 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Stores to":"a_buffer"
                  , "Start Cycle":"34"
                  , "Latency":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":430
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1252
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"431"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":431
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"39"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"39"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":409
          , "name":"inner_update_mm4.B8"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"bb"
          , "id":410
          , "name":"inner_update_mm4.B9"
          , "children":
          [
            {
              "type":"inst"
              , "id":422
              , "name":"Load"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1308
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Pipelined never-stall"
                  , "Stall-free":"Yes"
                  , "Loads from":"a_buffer"
                  , "Start Cycle":"11"
                  , "Latency":"6"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":423
              , "name":"Store"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1308
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Width":"256 bits"
                  , "Type":"Burst-coalesced"
                  , "Stall-free":"No"
                  , "Start Cycle":"22"
                  , "Latency":"2"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Load-Store Units"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#yeo1491314105959"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"inst"
              , "id":432
              , "name":"Loop Input"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1303
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"0"
                  , "Latency":"1"
                  , "Loops To":"433"
                }
              ]
            }
            , {
              "type":"inst"
              , "id":433
              , "name":"Loop End"
              , "details":
              [
                {
                  "type":"table"
                  , "Start Cycle":"24"
                  , "Latency":"1"
                }
              ]
            }
          ]
          , "details":
          [
            {
              "type":"table"
              , "Latency":"24"
              , "II":"1"
              , "Subloops":"No"
              , "Pipelined":"Yes"
              , "Fmax Bottlenecks":"No"
              , "Loop Info":""
            }
          ]
        }
        , {
          "type":"bb"
          , "id":411
          , "name":"inner_update_mm4.B10"
          , "details":
          [
            {
              "type":"table"
              , "Latency":"0"
            }
          ]
        }
        , {
          "type":"memtype"
          , "id":434
          , "name":"Local Memory"
          , "children":
          [
            {
              "type":"memsys"
              , "id":435
              , "name":"a_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1209
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":441
              , "name":"top_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1210
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "type":"memsys"
              , "id":445
              , "name":"left_buffer"
              , "debug":
              [
                [
                  {
                    "filename":"hpl_torus_PCIE_replicated_intel.cl"
                    , "line":1211
                  }
                ]
              ]
              , "details":
              [
                {
                  "type":"table"
                  , "details":
                  [
                    {
                      "type":"brief"
                      , "text":"1048576B requested\n1048576B implemented"
                    }
                  ]
                  , "Requested size":"1048576 bytes"
                  , "Implemented size":"1048576 bytes"
                  , "Number of banks":"1"
                  , "Bank width":"2048 bits"
                  , "Bank depth":"4096 words"
                  , "Total replication":"1"
                  , "Reference":
                  [
                    {
                      "type":"text"
                      , "text":"See %L for more information"
                      , "links":
                      [
                        {
                          "guide":"Best Practices Guide : Local Memory"
                          , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/mwh1391807516407.html#chn1469549457114"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
          ]
        }
      ]
    }
    , {
      "type":"memtype"
      , "id":1
      , "name":"Global Memory"
      , "children":
      [
        {
          "type":"memsys"
          , "id":83
          , "name":"DDR"
          , "details":
          [
            {
              "type":"table"
              , "Number of banks":"4"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":64
      , "to":22
    }
    , {
      "from":64
      , "to":26
    }
    , {
      "from":64
      , "to":32
    }
    , {
      "from":64
      , "to":38
    }
    , {
      "from":64
      , "to":41
    }
    , {
      "from":64
      , "to":45
    }
    , {
      "from":64
      , "to":23
    }
    , {
      "from":64
      , "to":27
    }
    , {
      "from":64
      , "to":33
    }
    , {
      "from":64
      , "to":43
    }
    , {
      "from":21
      , "to":64
    }
    , {
      "from":36
      , "to":64
    }
    , {
      "from":24
      , "to":64
    }
    , {
      "from":29
      , "to":64
    }
    , {
      "from":64
      , "to":40
    }
    , {
      "from":37
      , "to":64
    }
    , {
      "from":25
      , "to":64
    }
    , {
      "from":30
      , "to":64
    }
    , {
      "from":64
      , "to":42
    }
    , {
      "from":75
      , "to":31
    }
    , {
      "from":28
      , "to":75
    }
    , {
      "from":79
      , "to":34
    }
    , {
      "from":35
      , "to":79
    }
    , {
      "from":48
      , "to":4
    }
    , {
      "from":48
      , "to":47
    }
    , {
      "from":3
      , "to":47
    }
    , {
      "from":20
      , "to":48
    }
    , {
      "from":21
      , "to":48
    }
    , {
      "from":13
      , "to":6
    }
    , {
      "from":13
      , "to":7
    }
    , {
      "from":4
      , "to":7
    }
    , {
      "from":50
      , "to":49
    }
    , {
      "from":7
      , "to":49
    }
    , {
      "from":22
      , "to":50
    }
    , {
      "from":23
      , "to":50
    }
    , {
      "from":50
      , "to":51
    }
    , {
      "from":24
      , "to":52
    }
    , {
      "from":25
      , "to":52
    }
    , {
      "from":54
      , "to":10
    }
    , {
      "from":54
      , "to":53
    }
    , {
      "from":52
      , "to":53
    }
    , {
      "from":28
      , "to":54
    }
    , {
      "from":29
      , "to":54
    }
    , {
      "from":30
      , "to":54
    }
    , {
      "from":56
      , "to":55
    }
    , {
      "from":10
      , "to":55
    }
    , {
      "from":35
      , "to":56
    }
    , {
      "from":36
      , "to":56
    }
    , {
      "from":37
      , "to":56
    }
    , {
      "from":56
      , "to":13
    }
    , {
      "from":58
      , "to":14
    }
    , {
      "from":58
      , "to":57
    }
    , {
      "from":6
      , "to":57
    }
    , {
      "from":38
      , "to":58
    }
    , {
      "from":39
      , "to":58
    }
    , {
      "from":60
      , "to":16
    }
    , {
      "from":60
      , "to":59
    }
    , {
      "from":14
      , "to":59
    }
    , {
      "from":40
      , "to":60
    }
    , {
      "from":41
      , "to":60
    }
    , {
      "from":42
      , "to":60
    }
    , {
      "from":43
      , "to":60
    }
    , {
      "from":44
      , "to":60
    }
    , {
      "from":62
      , "to":61
    }
    , {
      "from":16
      , "to":61
    }
    , {
      "from":45
      , "to":62
    }
    , {
      "from":46
      , "to":62
    }
    , {
      "from":62
      , "to":19
    }
    , {
      "from":47
      , "to":20
    }
    , {
      "from":20
      , "to":21
    }
    , {
      "from":49
      , "to":22
    }
    , {
      "from":49
      , "to":23
    }
    , {
      "from":51
      , "to":24
    }
    , {
      "from":51
      , "to":25
    }
    , {
      "from":53
      , "to":26
    }
    , {
      "from":53
      , "to":27
    }
    , {
      "from":26
      , "to":28
    }
    , {
      "from":27
      , "to":28
    }
    , {
      "from":26
      , "to":29
    }
    , {
      "from":27
      , "to":30
    }
    , {
      "from":55
      , "to":31
    }
    , {
      "from":55
      , "to":32
    }
    , {
      "from":55
      , "to":33
    }
    , {
      "from":55
      , "to":34
    }
    , {
      "from":31
      , "to":35
    }
    , {
      "from":32
      , "to":35
    }
    , {
      "from":34
      , "to":35
    }
    , {
      "from":33
      , "to":35
    }
    , {
      "from":31
      , "to":36
    }
    , {
      "from":32
      , "to":36
    }
    , {
      "from":34
      , "to":36
    }
    , {
      "from":33
      , "to":36
    }
    , {
      "from":31
      , "to":37
    }
    , {
      "from":33
      , "to":37
    }
    , {
      "from":34
      , "to":37
    }
    , {
      "from":32
      , "to":37
    }
    , {
      "from":57
      , "to":38
    }
    , {
      "from":38
      , "to":39
    }
    , {
      "from":59
      , "to":40
    }
    , {
      "from":59
      , "to":41
    }
    , {
      "from":59
      , "to":42
    }
    , {
      "from":59
      , "to":43
    }
    , {
      "from":40
      , "to":44
    }
    , {
      "from":41
      , "to":44
    }
    , {
      "from":42
      , "to":44
    }
    , {
      "from":43
      , "to":44
    }
    , {
      "from":61
      , "to":45
    }
    , {
      "from":45
      , "to":46
    }
    , {
      "from":39
      , "to":83
    }
    , {
      "from":46
      , "to":83
    }
    , {
      "from":83
      , "to":20
    }
    , {
      "from":44
      , "to":83
    }
    , {
      "from":124
      , "to":101
    }
    , {
      "from":124
      , "to":107
    }
    , {
      "from":124
      , "to":109
    }
    , {
      "from":124
      , "to":111
    }
    , {
      "from":99
      , "to":124
    }
    , {
      "from":104
      , "to":124
    }
    , {
      "from":108
      , "to":124
    }
    , {
      "from":130
      , "to":105
    }
    , {
      "from":102
      , "to":130
    }
    , {
      "from":134
      , "to":106
    }
    , {
      "from":103
      , "to":134
    }
    , {
      "from":114
      , "to":86
    }
    , {
      "from":114
      , "to":113
    }
    , {
      "from":85
      , "to":113
    }
    , {
      "from":98
      , "to":114
    }
    , {
      "from":99
      , "to":114
    }
    , {
      "from":93
      , "to":88
    }
    , {
      "from":93
      , "to":89
    }
    , {
      "from":86
      , "to":89
    }
    , {
      "from":116
      , "to":90
    }
    , {
      "from":116
      , "to":115
    }
    , {
      "from":89
      , "to":115
    }
    , {
      "from":100
      , "to":116
    }
    , {
      "from":102
      , "to":116
    }
    , {
      "from":103
      , "to":116
    }
    , {
      "from":104
      , "to":116
    }
    , {
      "from":118
      , "to":117
    }
    , {
      "from":90
      , "to":117
    }
    , {
      "from":108
      , "to":118
    }
    , {
      "from":118
      , "to":93
    }
    , {
      "from":120
      , "to":94
    }
    , {
      "from":120
      , "to":119
    }
    , {
      "from":88
      , "to":119
    }
    , {
      "from":109
      , "to":120
    }
    , {
      "from":110
      , "to":120
    }
    , {
      "from":122
      , "to":121
    }
    , {
      "from":94
      , "to":121
    }
    , {
      "from":111
      , "to":122
    }
    , {
      "from":112
      , "to":122
    }
    , {
      "from":122
      , "to":97
    }
    , {
      "from":113
      , "to":98
    }
    , {
      "from":98
      , "to":99
    }
    , {
      "from":115
      , "to":100
    }
    , {
      "from":100
      , "to":101
    }
    , {
      "from":100
      , "to":102
    }
    , {
      "from":101
      , "to":103
    }
    , {
      "from":101
      , "to":104
    }
    , {
      "from":117
      , "to":105
    }
    , {
      "from":117
      , "to":106
    }
    , {
      "from":117
      , "to":107
    }
    , {
      "from":105
      , "to":108
    }
    , {
      "from":106
      , "to":108
    }
    , {
      "from":107
      , "to":108
    }
    , {
      "from":119
      , "to":109
    }
    , {
      "from":109
      , "to":110
    }
    , {
      "from":121
      , "to":111
    }
    , {
      "from":111
      , "to":112
    }
    , {
      "from":83
      , "to":98
    }
    , {
      "from":112
      , "to":83
    }
    , {
      "from":83
      , "to":100
    }
    , {
      "from":110
      , "to":83
    }
    , {
      "from":153
      , "to":185
    }
    , {
      "from":185
      , "to":155
    }
    , {
      "from":164
      , "to":185
    }
    , {
      "from":185
      , "to":169
    }
    , {
      "from":185
      , "to":156
    }
    , {
      "from":185
      , "to":163
    }
    , {
      "from":185
      , "to":167
    }
    , {
      "from":185
      , "to":170
    }
    , {
      "from":185
      , "to":157
    }
    , {
      "from":166
      , "to":185
    }
    , {
      "from":185
      , "to":171
    }
    , {
      "from":185
      , "to":158
    }
    , {
      "from":185
      , "to":165
    }
    , {
      "from":185
      , "to":172
    }
    , {
      "from":196
      , "to":161
    }
    , {
      "from":160
      , "to":196
    }
    , {
      "from":200
      , "to":162
    }
    , {
      "from":159
      , "to":200
    }
    , {
      "from":175
      , "to":140
    }
    , {
      "from":175
      , "to":174
    }
    , {
      "from":139
      , "to":174
    }
    , {
      "from":152
      , "to":175
    }
    , {
      "from":153
      , "to":175
    }
    , {
      "from":147
      , "to":142
    }
    , {
      "from":147
      , "to":143
    }
    , {
      "from":140
      , "to":143
    }
    , {
      "from":177
      , "to":144
    }
    , {
      "from":177
      , "to":176
    }
    , {
      "from":143
      , "to":176
    }
    , {
      "from":154
      , "to":177
    }
    , {
      "from":159
      , "to":177
    }
    , {
      "from":160
      , "to":177
    }
    , {
      "from":179
      , "to":178
    }
    , {
      "from":144
      , "to":178
    }
    , {
      "from":164
      , "to":179
    }
    , {
      "from":166
      , "to":179
    }
    , {
      "from":179
      , "to":147
    }
    , {
      "from":181
      , "to":148
    }
    , {
      "from":181
      , "to":180
    }
    , {
      "from":142
      , "to":180
    }
    , {
      "from":167
      , "to":181
    }
    , {
      "from":168
      , "to":181
    }
    , {
      "from":183
      , "to":182
    }
    , {
      "from":148
      , "to":182
    }
    , {
      "from":169
      , "to":183
    }
    , {
      "from":170
      , "to":183
    }
    , {
      "from":171
      , "to":183
    }
    , {
      "from":172
      , "to":183
    }
    , {
      "from":173
      , "to":183
    }
    , {
      "from":183
      , "to":151
    }
    , {
      "from":174
      , "to":152
    }
    , {
      "from":152
      , "to":153
    }
    , {
      "from":176
      , "to":154
    }
    , {
      "from":154
      , "to":155
    }
    , {
      "from":154
      , "to":156
    }
    , {
      "from":154
      , "to":157
    }
    , {
      "from":154
      , "to":158
    }
    , {
      "from":155
      , "to":159
    }
    , {
      "from":156
      , "to":159
    }
    , {
      "from":157
      , "to":159
    }
    , {
      "from":158
      , "to":159
    }
    , {
      "from":154
      , "to":160
    }
    , {
      "from":178
      , "to":161
    }
    , {
      "from":178
      , "to":162
    }
    , {
      "from":178
      , "to":163
    }
    , {
      "from":161
      , "to":164
    }
    , {
      "from":162
      , "to":164
    }
    , {
      "from":163
      , "to":164
    }
    , {
      "from":178
      , "to":165
    }
    , {
      "from":161
      , "to":166
    }
    , {
      "from":162
      , "to":166
    }
    , {
      "from":165
      , "to":166
    }
    , {
      "from":180
      , "to":167
    }
    , {
      "from":167
      , "to":168
    }
    , {
      "from":182
      , "to":169
    }
    , {
      "from":182
      , "to":170
    }
    , {
      "from":182
      , "to":171
    }
    , {
      "from":182
      , "to":172
    }
    , {
      "from":169
      , "to":173
    }
    , {
      "from":170
      , "to":173
    }
    , {
      "from":171
      , "to":173
    }
    , {
      "from":172
      , "to":173
    }
    , {
      "from":83
      , "to":154
    }
    , {
      "from":173
      , "to":83
    }
    , {
      "from":168
      , "to":83
    }
    , {
      "from":83
      , "to":152
    }
    , {
      "from":239
      , "to":226
    }
    , {
      "from":239
      , "to":224
    }
    , {
      "from":217
      , "to":239
    }
    , {
      "from":225
      , "to":239
    }
    , {
      "from":245
      , "to":222
    }
    , {
      "from":219
      , "to":245
    }
    , {
      "from":249
      , "to":223
    }
    , {
      "from":221
      , "to":249
    }
    , {
      "from":229
      , "to":206
    }
    , {
      "from":229
      , "to":228
    }
    , {
      "from":205
      , "to":228
    }
    , {
      "from":216
      , "to":229
    }
    , {
      "from":217
      , "to":229
    }
    , {
      "from":231
      , "to":208
    }
    , {
      "from":231
      , "to":230
    }
    , {
      "from":206
      , "to":230
    }
    , {
      "from":218
      , "to":231
    }
    , {
      "from":219
      , "to":231
    }
    , {
      "from":233
      , "to":232
    }
    , {
      "from":208
      , "to":232
    }
    , {
      "from":220
      , "to":233
    }
    , {
      "from":221
      , "to":233
    }
    , {
      "from":233
      , "to":211
    }
    , {
      "from":235
      , "to":234
    }
    , {
      "from":211
      , "to":234
    }
    , {
      "from":225
      , "to":235
    }
    , {
      "from":235
      , "to":213
    }
    , {
      "from":237
      , "to":236
    }
    , {
      "from":213
      , "to":236
    }
    , {
      "from":226
      , "to":237
    }
    , {
      "from":227
      , "to":237
    }
    , {
      "from":237
      , "to":215
    }
    , {
      "from":228
      , "to":216
    }
    , {
      "from":216
      , "to":217
    }
    , {
      "from":230
      , "to":218
    }
    , {
      "from":218
      , "to":219
    }
    , {
      "from":232
      , "to":220
    }
    , {
      "from":220
      , "to":221
    }
    , {
      "from":234
      , "to":222
    }
    , {
      "from":234
      , "to":223
    }
    , {
      "from":234
      , "to":224
    }
    , {
      "from":223
      , "to":225
    }
    , {
      "from":222
      , "to":225
    }
    , {
      "from":224
      , "to":225
    }
    , {
      "from":236
      , "to":226
    }
    , {
      "from":226
      , "to":227
    }
    , {
      "from":83
      , "to":218
    }
    , {
      "from":83
      , "to":216
    }
    , {
      "from":227
      , "to":83
    }
    , {
      "from":83
      , "to":220
    }
    , {
      "from":288
      , "to":273
    }
    , {
      "from":288
      , "to":275
    }
    , {
      "from":266
      , "to":288
    }
    , {
      "from":274
      , "to":288
    }
    , {
      "from":294
      , "to":271
    }
    , {
      "from":268
      , "to":294
    }
    , {
      "from":298
      , "to":272
    }
    , {
      "from":270
      , "to":298
    }
    , {
      "from":278
      , "to":255
    }
    , {
      "from":278
      , "to":277
    }
    , {
      "from":254
      , "to":277
    }
    , {
      "from":265
      , "to":278
    }
    , {
      "from":266
      , "to":278
    }
    , {
      "from":280
      , "to":257
    }
    , {
      "from":280
      , "to":279
    }
    , {
      "from":255
      , "to":279
    }
    , {
      "from":267
      , "to":280
    }
    , {
      "from":268
      , "to":280
    }
    , {
      "from":282
      , "to":281
    }
    , {
      "from":257
      , "to":281
    }
    , {
      "from":269
      , "to":282
    }
    , {
      "from":270
      , "to":282
    }
    , {
      "from":282
      , "to":260
    }
    , {
      "from":284
      , "to":283
    }
    , {
      "from":260
      , "to":283
    }
    , {
      "from":274
      , "to":284
    }
    , {
      "from":284
      , "to":262
    }
    , {
      "from":286
      , "to":285
    }
    , {
      "from":262
      , "to":285
    }
    , {
      "from":275
      , "to":286
    }
    , {
      "from":276
      , "to":286
    }
    , {
      "from":286
      , "to":264
    }
    , {
      "from":277
      , "to":265
    }
    , {
      "from":265
      , "to":266
    }
    , {
      "from":279
      , "to":267
    }
    , {
      "from":267
      , "to":268
    }
    , {
      "from":281
      , "to":269
    }
    , {
      "from":269
      , "to":270
    }
    , {
      "from":283
      , "to":271
    }
    , {
      "from":283
      , "to":272
    }
    , {
      "from":283
      , "to":273
    }
    , {
      "from":272
      , "to":274
    }
    , {
      "from":271
      , "to":274
    }
    , {
      "from":273
      , "to":274
    }
    , {
      "from":285
      , "to":275
    }
    , {
      "from":275
      , "to":276
    }
    , {
      "from":83
      , "to":269
    }
    , {
      "from":276
      , "to":83
    }
    , {
      "from":83
      , "to":265
    }
    , {
      "from":83
      , "to":267
    }
    , {
      "from":337
      , "to":322
    }
    , {
      "from":337
      , "to":324
    }
    , {
      "from":315
      , "to":337
    }
    , {
      "from":323
      , "to":337
    }
    , {
      "from":343
      , "to":320
    }
    , {
      "from":317
      , "to":343
    }
    , {
      "from":347
      , "to":321
    }
    , {
      "from":319
      , "to":347
    }
    , {
      "from":327
      , "to":304
    }
    , {
      "from":327
      , "to":326
    }
    , {
      "from":303
      , "to":326
    }
    , {
      "from":314
      , "to":327
    }
    , {
      "from":315
      , "to":327
    }
    , {
      "from":329
      , "to":306
    }
    , {
      "from":329
      , "to":328
    }
    , {
      "from":304
      , "to":328
    }
    , {
      "from":316
      , "to":329
    }
    , {
      "from":317
      , "to":329
    }
    , {
      "from":331
      , "to":330
    }
    , {
      "from":306
      , "to":330
    }
    , {
      "from":318
      , "to":331
    }
    , {
      "from":319
      , "to":331
    }
    , {
      "from":331
      , "to":309
    }
    , {
      "from":333
      , "to":332
    }
    , {
      "from":309
      , "to":332
    }
    , {
      "from":323
      , "to":333
    }
    , {
      "from":333
      , "to":311
    }
    , {
      "from":335
      , "to":334
    }
    , {
      "from":311
      , "to":334
    }
    , {
      "from":324
      , "to":335
    }
    , {
      "from":325
      , "to":335
    }
    , {
      "from":335
      , "to":313
    }
    , {
      "from":326
      , "to":314
    }
    , {
      "from":314
      , "to":315
    }
    , {
      "from":328
      , "to":316
    }
    , {
      "from":316
      , "to":317
    }
    , {
      "from":330
      , "to":318
    }
    , {
      "from":318
      , "to":319
    }
    , {
      "from":332
      , "to":320
    }
    , {
      "from":332
      , "to":321
    }
    , {
      "from":332
      , "to":322
    }
    , {
      "from":321
      , "to":323
    }
    , {
      "from":320
      , "to":323
    }
    , {
      "from":322
      , "to":323
    }
    , {
      "from":334
      , "to":324
    }
    , {
      "from":324
      , "to":325
    }
    , {
      "from":83
      , "to":316
    }
    , {
      "from":325
      , "to":83
    }
    , {
      "from":83
      , "to":314
    }
    , {
      "from":83
      , "to":318
    }
    , {
      "from":386
      , "to":373
    }
    , {
      "from":386
      , "to":371
    }
    , {
      "from":364
      , "to":386
    }
    , {
      "from":372
      , "to":386
    }
    , {
      "from":392
      , "to":369
    }
    , {
      "from":366
      , "to":392
    }
    , {
      "from":396
      , "to":370
    }
    , {
      "from":368
      , "to":396
    }
    , {
      "from":376
      , "to":353
    }
    , {
      "from":376
      , "to":375
    }
    , {
      "from":352
      , "to":375
    }
    , {
      "from":363
      , "to":376
    }
    , {
      "from":364
      , "to":376
    }
    , {
      "from":378
      , "to":355
    }
    , {
      "from":378
      , "to":377
    }
    , {
      "from":353
      , "to":377
    }
    , {
      "from":365
      , "to":378
    }
    , {
      "from":366
      , "to":378
    }
    , {
      "from":380
      , "to":379
    }
    , {
      "from":355
      , "to":379
    }
    , {
      "from":367
      , "to":380
    }
    , {
      "from":368
      , "to":380
    }
    , {
      "from":380
      , "to":358
    }
    , {
      "from":382
      , "to":381
    }
    , {
      "from":358
      , "to":381
    }
    , {
      "from":372
      , "to":382
    }
    , {
      "from":382
      , "to":360
    }
    , {
      "from":384
      , "to":383
    }
    , {
      "from":360
      , "to":383
    }
    , {
      "from":373
      , "to":384
    }
    , {
      "from":374
      , "to":384
    }
    , {
      "from":384
      , "to":362
    }
    , {
      "from":375
      , "to":363
    }
    , {
      "from":363
      , "to":364
    }
    , {
      "from":377
      , "to":365
    }
    , {
      "from":365
      , "to":366
    }
    , {
      "from":379
      , "to":367
    }
    , {
      "from":367
      , "to":368
    }
    , {
      "from":381
      , "to":369
    }
    , {
      "from":381
      , "to":370
    }
    , {
      "from":381
      , "to":371
    }
    , {
      "from":370
      , "to":372
    }
    , {
      "from":369
      , "to":372
    }
    , {
      "from":371
      , "to":372
    }
    , {
      "from":383
      , "to":373
    }
    , {
      "from":373
      , "to":374
    }
    , {
      "from":83
      , "to":363
    }
    , {
      "from":83
      , "to":365
    }
    , {
      "from":83
      , "to":367
    }
    , {
      "from":374
      , "to":83
    }
    , {
      "from":435
      , "to":420
    }
    , {
      "from":435
      , "to":422
    }
    , {
      "from":413
      , "to":435
    }
    , {
      "from":421
      , "to":435
    }
    , {
      "from":441
      , "to":418
    }
    , {
      "from":415
      , "to":441
    }
    , {
      "from":445
      , "to":419
    }
    , {
      "from":417
      , "to":445
    }
    , {
      "from":425
      , "to":402
    }
    , {
      "from":425
      , "to":424
    }
    , {
      "from":401
      , "to":424
    }
    , {
      "from":412
      , "to":425
    }
    , {
      "from":413
      , "to":425
    }
    , {
      "from":427
      , "to":404
    }
    , {
      "from":427
      , "to":426
    }
    , {
      "from":402
      , "to":426
    }
    , {
      "from":414
      , "to":427
    }
    , {
      "from":415
      , "to":427
    }
    , {
      "from":429
      , "to":428
    }
    , {
      "from":404
      , "to":428
    }
    , {
      "from":416
      , "to":429
    }
    , {
      "from":417
      , "to":429
    }
    , {
      "from":429
      , "to":407
    }
    , {
      "from":431
      , "to":430
    }
    , {
      "from":407
      , "to":430
    }
    , {
      "from":421
      , "to":431
    }
    , {
      "from":431
      , "to":409
    }
    , {
      "from":433
      , "to":432
    }
    , {
      "from":409
      , "to":432
    }
    , {
      "from":422
      , "to":433
    }
    , {
      "from":423
      , "to":433
    }
    , {
      "from":433
      , "to":411
    }
    , {
      "from":424
      , "to":412
    }
    , {
      "from":412
      , "to":413
    }
    , {
      "from":426
      , "to":414
    }
    , {
      "from":414
      , "to":415
    }
    , {
      "from":428
      , "to":416
    }
    , {
      "from":416
      , "to":417
    }
    , {
      "from":430
      , "to":418
    }
    , {
      "from":430
      , "to":419
    }
    , {
      "from":430
      , "to":420
    }
    , {
      "from":419
      , "to":421
    }
    , {
      "from":418
      , "to":421
    }
    , {
      "from":420
      , "to":421
    }
    , {
      "from":432
      , "to":422
    }
    , {
      "from":422
      , "to":423
    }
    , {
      "from":83
      , "to":414
    }
    , {
      "from":423
      , "to":83
    }
    , {
      "from":83
      , "to":412
    }
    , {
      "from":83
      , "to":416
    }
  ]
}
