Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Dec  1 01:20:33 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/timing/16_32.txt
| Design       : dut
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 99 input ports with no input delay specified. (HIGH)

iK0[0]
iK0[10]
iK0[11]
iK0[12]
iK0[13]
iK0[14]
iK0[15]
iK0[1]
iK0[2]
iK0[3]
iK0[4]
iK0[5]
iK0[6]
iK0[7]
iK0[8]
iK0[9]
iK1[0]
iK1[10]
iK1[11]
iK1[12]
iK1[13]
iK1[14]
iK1[15]
iK1[1]
iK1[2]
iK1[3]
iK1[4]
iK1[5]
iK1[6]
iK1[7]
iK1[8]
iK1[9]
iK2[0]
iK2[10]
iK2[11]
iK2[12]
iK2[13]
iK2[14]
iK2[15]
iK2[1]
iK2[2]
iK2[3]
iK2[4]
iK2[5]
iK2[6]
iK2[7]
iK2[8]
iK2[9]
iK3[0]
iK3[10]
iK3[11]
iK3[12]
iK3[13]
iK3[14]
iK3[15]
iK3[1]
iK3[2]
iK3[3]
iK3[4]
iK3[5]
iK3[6]
iK3[7]
iK3[8]
iK3[9]
iStartCipher
iStartDecipher
iV0[0]
iV0[10]
iV0[11]
iV0[12]
iV0[13]
iV0[14]
iV0[15]
iV0[1]
iV0[2]
iV0[3]
iV0[4]
iV0[5]
iV0[6]
iV0[7]
iV0[8]
iV0[9]
iV1[0]
iV1[10]
iV1[11]
iV1[12]
iV1[13]
iV1[14]
iV1[15]
iV1[1]
iV1[2]
iV1[3]
iV1[4]
iV1[5]
iV1[6]
iV1[7]
iV1[8]
iV1[9]
rst

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

oC0[0]
oC0[10]
oC0[11]
oC0[12]
oC0[13]
oC0[14]
oC0[15]
oC0[1]
oC0[2]
oC0[3]
oC0[4]
oC0[5]
oC0[6]
oC0[7]
oC0[8]
oC0[9]
oC1[0]
oC1[10]
oC1[11]
oC1[12]
oC1[13]
oC1[14]
oC1[15]
oC1[1]
oC1[2]
oC1[3]
oC1[4]
oC1[5]
oC1[6]
oC1[7]
oC1[8]
oC1[9]
oDoneCipher
oDoneDecipher
oV0[0]
oV0[10]
oV0[11]
oV0[12]
oV0[13]
oV0[14]
oV0[15]
oV0[1]
oV0[2]
oV0[3]
oV0[4]
oV0[5]
oV0[6]
oV0[7]
oV0[8]
oV0[9]
oV1[0]
oV1[10]
oV1[11]
oV1[12]
oV1[13]
oV1[14]
oV1[15]
oV1[1]
oV1[2]
oV1[3]
oV1[4]
oV1[5]
oV1[6]
oV1[7]
oV1[8]
oV1[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.039        0.000                      0                  414        0.142        0.000                      0                  414        0.800        0.000                       0                   213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.200}        2.400           416.667         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.039        0.000                      0                  414        0.142        0.000                      0                  414        0.800        0.000                       0                   213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.800ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux3_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.069ns (45.867%)  route 1.262ns (54.133%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.340 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.622     5.112    cifrar/state[0]
    SLICE_X5Y72                                                       r  cifrar/rAux3[7]_i_7/I2
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.053     5.165 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.397     5.563    cifrar/p_1_in[4]
    SLICE_X4Y73                                                       r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     5.887 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.887    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y74                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.945 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.953    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X4Y75                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.166 r  cifrar/rAux3_reg[15]_i_4/O[1]
                         net (fo=1, routed)           0.234     6.400    cifrar/p_2_out[13]
    SLICE_X5Y75                                                       r  cifrar/rAux3[13]_i_1/I2
    SLICE_X5Y75          LUT5 (Prop_lut5_I2_O)        0.152     6.552 r  cifrar/rAux3[13]_i_1/O
                         net (fo=1, routed)           0.000     6.552    cifrar/rAux3_nxt[13]
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     6.340    cifrar/CLK
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[13]/C
                         clock pessimism              0.251     6.591    
                         clock uncertainty           -0.035     6.556    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.035     6.591    cifrar/rAux3_reg[13]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -6.552    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.085ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux3_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.287ns  (logic 1.025ns (44.827%)  route 1.262ns (55.173%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 6.342 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.622     5.112    cifrar/state[0]
    SLICE_X5Y72                                                       r  cifrar/rAux3[7]_i_7/I2
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.053     5.165 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.397     5.563    cifrar/p_1_in[4]
    SLICE_X4Y73                                                       r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     5.887 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.887    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y74                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.945 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.953    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X4Y75                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.132 r  cifrar/rAux3_reg[15]_i_4/O[3]
                         net (fo=1, routed)           0.234     6.365    cifrar/p_2_out[15]
    SLICE_X5Y76                                                       r  cifrar/rAux3[15]_i_2/I2
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.142     6.507 r  cifrar/rAux3[15]_i_2/O
                         net (fo=1, routed)           0.000     6.507    cifrar/rAux3_nxt[15]
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     6.342    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[15]/C
                         clock pessimism              0.251     6.593    
                         clock uncertainty           -0.035     6.558    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.035     6.593    cifrar/rAux3_reg[15]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -6.507    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.263ns  (logic 0.998ns (44.097%)  route 1.265ns (55.903%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 6.342 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.622     5.112    cifrar/state[0]
    SLICE_X5Y72                                                       r  cifrar/rAux3[7]_i_7/I2
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.053     5.165 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.397     5.563    cifrar/p_1_in[4]
    SLICE_X4Y73                                                       r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     5.887 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.887    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y74                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.945 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.953    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X4Y75                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.092 r  cifrar/rAux3_reg[15]_i_4/O[0]
                         net (fo=1, routed)           0.237     6.329    cifrar/p_2_out[12]
    SLICE_X5Y76                                                       r  cifrar/rAux3[12]_i_1/I2
    SLICE_X5Y76          LUT5 (Prop_lut5_I2_O)        0.155     6.484 r  cifrar/rAux3[12]_i_1/O
                         net (fo=1, routed)           0.000     6.484    cifrar/rAux3_nxt[12]
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     6.342    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[12]/C
                         clock pessimism              0.251     6.593    
                         clock uncertainty           -0.035     6.558    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)        0.035     6.593    cifrar/rAux3_reg[12]
  -------------------------------------------------------------------
                         required time                          6.593    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux3_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.011ns (44.641%)  route 1.254ns (55.359%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.340 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.622     5.112    cifrar/state[0]
    SLICE_X5Y72                                                       r  cifrar/rAux3[7]_i_7/I2
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.053     5.165 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.397     5.563    cifrar/p_1_in[4]
    SLICE_X4Y73                                                       r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     5.887 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.887    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y74                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.100 r  cifrar/rAux3_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.234     6.334    cifrar/p_2_out[9]
    SLICE_X5Y74                                                       r  cifrar/rAux3[9]_i_1/I2
    SLICE_X5Y74          LUT5 (Prop_lut5_I2_O)        0.152     6.486 r  cifrar/rAux3[9]_i_1/O
                         net (fo=1, routed)           0.000     6.486    cifrar/rAux3_nxt[9]
    SLICE_X5Y74          FDRE                                         r  cifrar/rAux3_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     6.340    cifrar/CLK
    SLICE_X5Y74          FDRE                                         r  cifrar/rAux3_reg[9]/C
                         clock pessimism              0.258     6.598    
                         clock uncertainty           -0.035     6.563    
    SLICE_X5Y74          FDRE (Setup_fdre_C_D)        0.035     6.598    cifrar/rAux3_reg[9]
  -------------------------------------------------------------------
                         required time                          6.598    
                         arrival time                          -6.486    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux3_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 0.992ns (44.094%)  route 1.258ns (55.906%))
  Logic Levels:           5  (CARRY4=3 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.340 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.622     5.112    cifrar/state[0]
    SLICE_X5Y72                                                       r  cifrar/rAux3[7]_i_7/I2
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.053     5.165 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.397     5.563    cifrar/p_1_in[4]
    SLICE_X4Y73                                                       r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     5.887 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.887    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y74                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     5.945 r  cifrar/rAux3_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.008     5.953    cifrar/rAux3_reg[11]_i_3_n_0
    SLICE_X4Y75                                                       r  cifrar/rAux3_reg[15]_i_4/CI
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.089 r  cifrar/rAux3_reg[15]_i_4/O[2]
                         net (fo=1, routed)           0.230     6.319    cifrar/p_2_out[14]
    SLICE_X5Y75                                                       r  cifrar/rAux3[14]_i_1/I2
    SLICE_X5Y75          LUT5 (Prop_lut5_I2_O)        0.152     6.471 r  cifrar/rAux3[14]_i_1/O
                         net (fo=1, routed)           0.000     6.471    cifrar/rAux3_nxt[14]
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     6.340    cifrar/CLK
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[14]/C
                         clock pessimism              0.251     6.591    
                         clock uncertainty           -0.035     6.556    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.034     6.590    cifrar/rAux3_reg[14]
  -------------------------------------------------------------------
                         required time                          6.590    
                         arrival time                          -6.471    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.127ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.293ns  (logic 0.901ns (39.286%)  route 1.392ns (60.714%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 6.342 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.895     5.385    cifrar/state[0]
    SLICE_X5Y74                                                       r  cifrar/rAux1[7]_i_4/I1
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.053     5.438 r  cifrar/rAux1[7]_i_4/O
                         net (fo=1, routed)           0.490     5.927    cifrar/p_4_in[5]
    SLICE_X6Y74                                                       r  cifrar/rAux1_reg[7]_i_1/DI[1]
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.234 r  cifrar/rAux1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.242    cifrar/rAux1_reg[7]_i_1_n_0
    SLICE_X6Y75                                                       r  cifrar/rAux1_reg[11]_i_1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.302 r  cifrar/rAux1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    cifrar/rAux1_reg[11]_i_1_n_0
    SLICE_X6Y76                                                       r  cifrar/rAux1_reg[15]_i_2/CI
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.514 r  cifrar/rAux1_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.514    cifrar/rAux1_nxt1_in[13]
    SLICE_X6Y76          FDRE                                         r  cifrar/rAux1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     6.342    cifrar/CLK
    SLICE_X6Y76          FDRE                                         r  cifrar/rAux1_reg[13]/C
                         clock pessimism              0.251     6.593    
                         clock uncertainty           -0.035     6.558    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)        0.084     6.642    cifrar/rAux1_reg[13]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.514    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux3_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.240ns  (logic 0.967ns (43.169%)  route 1.273ns (56.831%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 6.342 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.622     5.112    cifrar/state[0]
    SLICE_X5Y72                                                       r  cifrar/rAux3[7]_i_7/I2
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.053     5.165 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.397     5.563    cifrar/p_1_in[4]
    SLICE_X4Y73                                                       r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     5.887 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.887    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y74                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.066 r  cifrar/rAux3_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.253     6.319    cifrar/p_2_out[11]
    SLICE_X7Y73                                                       r  cifrar/rAux3[11]_i_1/I2
    SLICE_X7Y73          LUT5 (Prop_lut5_I2_O)        0.142     6.461 r  cifrar/rAux3[11]_i_1/O
                         net (fo=1, routed)           0.000     6.461    cifrar/rAux3_nxt[11]
    SLICE_X7Y73          FDRE                                         r  cifrar/rAux3_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     6.342    cifrar/CLK
    SLICE_X7Y73          FDRE                                         r  cifrar/rAux3_reg[11]/C
                         clock pessimism              0.258     6.600    
                         clock uncertainty           -0.035     6.565    
    SLICE_X7Y73          FDRE (Setup_fdre_C_D)        0.035     6.600    cifrar/rAux3_reg[11]
  -------------------------------------------------------------------
                         required time                          6.600    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.158ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.262ns  (logic 0.870ns (38.454%)  route 1.392ns (61.546%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns = ( 6.342 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.895     5.385    cifrar/state[0]
    SLICE_X5Y74                                                       r  cifrar/rAux1[7]_i_4/I1
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.053     5.438 r  cifrar/rAux1[7]_i_4/O
                         net (fo=1, routed)           0.490     5.927    cifrar/p_4_in[5]
    SLICE_X6Y74                                                       r  cifrar/rAux1_reg[7]_i_1/DI[1]
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.234 r  cifrar/rAux1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.242    cifrar/rAux1_reg[7]_i_1_n_0
    SLICE_X6Y75                                                       r  cifrar/rAux1_reg[11]_i_1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.302 r  cifrar/rAux1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.302    cifrar/rAux1_reg[11]_i_1_n_0
    SLICE_X6Y76                                                       r  cifrar/rAux1_reg[15]_i_2/CI
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     6.483 r  cifrar/rAux1_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.483    cifrar/rAux1_nxt1_in[15]
    SLICE_X6Y76          FDRE                                         r  cifrar/rAux1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     6.342    cifrar/CLK
    SLICE_X6Y76          FDRE                                         r  cifrar/rAux1_reg[15]/C
                         clock pessimism              0.251     6.593    
                         clock uncertainty           -0.035     6.558    
    SLICE_X6Y76          FDRE (Setup_fdre_C_D)        0.084     6.642    cifrar/rAux1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.642    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 0.940ns (42.542%)  route 1.270ns (57.458%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.340 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.622     5.112    cifrar/state[0]
    SLICE_X5Y72                                                       r  cifrar/rAux3[7]_i_7/I2
    SLICE_X5Y72          LUT5 (Prop_lut5_I2_O)        0.053     5.165 r  cifrar/rAux3[7]_i_7/O
                         net (fo=2, routed)           0.397     5.563    cifrar/p_1_in[4]
    SLICE_X4Y73                                                       r  cifrar/rAux3_reg[7]_i_3/DI[0]
    SLICE_X4Y73          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.324     5.887 r  cifrar/rAux3_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.887    cifrar/rAux3_reg[7]_i_3_n_0
    SLICE_X4Y74                                                       r  cifrar/rAux3_reg[11]_i_3/CI
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.026 r  cifrar/rAux3_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.250     6.275    cifrar/p_2_out[8]
    SLICE_X5Y75                                                       r  cifrar/rAux3[8]_i_1/I2
    SLICE_X5Y75          LUT5 (Prop_lut5_I2_O)        0.155     6.430 r  cifrar/rAux3[8]_i_1/O
                         net (fo=1, routed)           0.000     6.430    cifrar/rAux3_nxt[8]
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     6.340    cifrar/CLK
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[8]/C
                         clock pessimism              0.251     6.591    
                         clock uncertainty           -0.035     6.556    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.035     6.591    cifrar/rAux3_reg[8]
  -------------------------------------------------------------------
                         required time                          6.591    
                         arrival time                          -6.430    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 cifrar/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rAux1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.400ns  (clk rise@2.400ns - clk rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.841ns (37.655%)  route 1.392ns (62.345%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns = ( 6.340 - 2.400 ) 
    Source Clock Delay      (SCD):    4.221ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.445     4.221    cifrar/CLK
    SLICE_X5Y71          FDRE                                         r  cifrar/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.269     4.490 r  cifrar/FSM_sequential_state_reg[0]/Q
                         net (fo=103, routed)         0.895     5.385    cifrar/state[0]
    SLICE_X5Y74                                                       r  cifrar/rAux1[7]_i_4/I1
    SLICE_X5Y74          LUT4 (Prop_lut4_I1_O)        0.053     5.438 r  cifrar/rAux1[7]_i_4/O
                         net (fo=1, routed)           0.490     5.927    cifrar/p_4_in[5]
    SLICE_X6Y74                                                       r  cifrar/rAux1_reg[7]_i_1/DI[1]
    SLICE_X6Y74          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.307     6.234 r  cifrar/rAux1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.008     6.242    cifrar/rAux1_reg[7]_i_1_n_0
    SLICE_X6Y75                                                       r  cifrar/rAux1_reg[11]_i_1/CI
    SLICE_X6Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.454 r  cifrar/rAux1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.454    cifrar/rAux1_nxt1_in[9]
    SLICE_X6Y75          FDRE                                         r  cifrar/rAux1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.400     2.400 r  
    D23                                               0.000     2.400 r  clk (IN)
                         net (fo=0)                   0.000     2.400    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.215 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     4.894    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.007 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     6.340    cifrar/CLK
    SLICE_X6Y75          FDRE                                         r  cifrar/rAux1_reg[9]/C
                         clock pessimism              0.251     6.591    
                         clock uncertainty           -0.035     6.556    
    SLICE_X6Y75          FDRE (Setup_fdre_C_D)        0.084     6.640    cifrar/rAux1_reg[9]
  -------------------------------------------------------------------
                         required time                          6.640    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  0.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.128ns (59.969%)  route 0.085ns (40.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.570     1.427    cifrar/CLK
    SLICE_X0Y72          FDRE                                         r  cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     1.527 r  cifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.085     1.613    cifrar/rCount_reg__0[2]
    SLICE_X1Y72                                                       r  cifrar/rCount[4]_i_2/I0
    SLICE_X1Y72          LUT5 (Prop_lut5_I0_O)        0.028     1.641 r  cifrar/rCount[4]_i_2/O
                         net (fo=1, routed)           0.000     1.641    cifrar/p_0_in[4]
    SLICE_X1Y72          FDRE                                         r  cifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X1Y72          FDRE                                         r  cifrar/rCount_reg[4]/C
                         clock pessimism             -0.505     1.438    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.060     1.498    cifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 cifrar/rCount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.689%)  route 0.086ns (40.311%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.570     1.427    cifrar/CLK
    SLICE_X0Y72          FDRE                                         r  cifrar/rCount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.100     1.527 r  cifrar/rCount_reg[2]/Q
                         net (fo=4, routed)           0.086     1.614    cifrar/rCount_reg__0[2]
    SLICE_X1Y72                                                       r  cifrar/rCount[3]_i_1/I2
    SLICE_X1Y72          LUT4 (Prop_lut4_I2_O)        0.028     1.642 r  cifrar/rCount[3]_i_1/O
                         net (fo=1, routed)           0.000     1.642    cifrar/p_0_in[3]
    SLICE_X1Y72          FDRE                                         r  cifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X1Y72          FDRE                                         r  cifrar/rCount_reg[3]/C
                         clock pessimism             -0.505     1.438    
    SLICE_X1Y72          FDRE (Hold_fdre_C_D)         0.060     1.498    cifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            descifrar/rCount_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.043%)  route 0.138ns (51.957%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X1Y93          FDRE                                         r  descifrar/rCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/rCount_reg[0]/Q
                         net (fo=6, routed)           0.138     1.677    descifrar/rCount_reg__0[0]
    SLICE_X2Y93                                                       r  descifrar/rCount[4]_i_1__0/I1
    SLICE_X2Y93          LUT5 (Prop_lut5_I1_O)        0.028     1.705 r  descifrar/rCount[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.705    descifrar/p_0_in__0[4]
    SLICE_X2Y93          FDRE                                         r  descifrar/rCount_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y93          FDRE                                         r  descifrar/rCount_reg[4]/C
                         clock pessimism             -0.504     1.452    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.087     1.539    descifrar/rCount_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 cifrar/rAux3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            cifrar/oC1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.174ns (57.643%)  route 0.128ns (42.357%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.568     1.425    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y76          FDRE (Prop_fdre_C_Q)         0.100     1.525 r  cifrar/rAux3_reg[15]/Q
                         net (fo=3, routed)           0.128     1.653    cifrar/rAux3[15]
    SLICE_X2Y77                                                       r  cifrar/oC1[12]_i_5/I0
    SLICE_X2Y77          LUT5 (Prop_lut5_I0_O)        0.028     1.681 r  cifrar/oC1[12]_i_5/O
                         net (fo=1, routed)           0.000     1.681    cifrar/oC1[12]_i_5_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/S[3]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.727 r  cifrar/oC1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.727    cifrar/oC1_reg[12]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/C
                         clock pessimism             -0.484     1.459    
    SLICE_X2Y77          FDRE (Hold_fdre_C_D)         0.092     1.551    cifrar/oC1_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            descifrar/rCount_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.553%)  route 0.159ns (55.447%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X1Y93          FDRE                                         r  descifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.159     1.698    descifrar/rCount_reg__0[1]
    SLICE_X2Y93                                                       r  descifrar/rCount[2]_i_1__0/I1
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.028     1.726 r  descifrar/rCount[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.726    descifrar/rCount[2]_i_1__0_n_0
    SLICE_X2Y93          FDRE                                         r  descifrar/rCount_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y93          FDRE                                         r  descifrar/rCount_reg[2]/C
                         clock pessimism             -0.504     1.452    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.087     1.539    descifrar/rCount_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 descifrar/rCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            descifrar/rCount_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.128ns (44.245%)  route 0.161ns (55.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X1Y93          FDRE                                         r  descifrar/rCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/rCount_reg[1]/Q
                         net (fo=5, routed)           0.161     1.700    descifrar/rCount_reg__0[1]
    SLICE_X2Y93                                                       r  descifrar/rCount[3]_i_1__0/I0
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.028     1.728 r  descifrar/rCount[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.728    descifrar/p_0_in__0[3]
    SLICE_X2Y93          FDRE                                         r  descifrar/rCount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y93          FDRE                                         r  descifrar/rCount_reg[3]/C
                         clock pessimism             -0.504     1.452    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.087     1.539    descifrar/rCount_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            descifrar/rAux2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.174ns (54.651%)  route 0.144ns (45.349%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X5Y97          FDRE                                         r  descifrar/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/sum_reg[15]/Q
                         net (fo=2, routed)           0.144     1.683    descifrar/sum_reg[15]
    SLICE_X2Y97                                                       r  descifrar/rAux2[15]_i_3/I0
    SLICE_X2Y97          LUT5 (Prop_lut5_I0_O)        0.028     1.711 r  descifrar/rAux2[15]_i_3/O
                         net (fo=1, routed)           0.000     1.711    descifrar/rAux2[15]_i_3_n_0
    SLICE_X2Y97                                                       r  descifrar/rAux2_reg[15]_i_2/S[3]
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     1.757 r  descifrar/rAux2_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.757    descifrar/rAux2_reg[15]_i_2_n_4
    SLICE_X2Y97          FDRE                                         r  descifrar/rAux2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.784     1.957    descifrar/CLK
    SLICE_X2Y97          FDRE                                         r  descifrar/rAux2_reg[15]/C
                         clock pessimism             -0.484     1.473    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.092     1.565    descifrar/rAux2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            descifrar/rAux2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.194ns (60.827%)  route 0.125ns (39.173%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X5Y94          FDRE                                         r  descifrar/sum_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/sum_reg[0]/Q
                         net (fo=3, routed)           0.125     1.662    descifrar/sum_reg[0]
    SLICE_X2Y94                                                       r  descifrar/rAux2_reg[3]_i_1/DI[0]
    SLICE_X2Y94          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.756 r  descifrar/rAux2_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.756    descifrar/rAux2_reg[3]_i_1_n_6
    SLICE_X2Y94          FDRE                                         r  descifrar/rAux2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y94          FDRE                                         r  descifrar/rAux2_reg[1]/C
                         clock pessimism             -0.484     1.472    
    SLICE_X2Y94          FDRE (Hold_fdre_C_D)         0.092     1.564    descifrar/rAux2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            descifrar/rAux2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.194ns (60.596%)  route 0.126ns (39.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X5Y97          FDSE                                         r  descifrar/sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDSE (Prop_fdse_C_Q)         0.100     1.538 r  descifrar/sum_reg[12]/Q
                         net (fo=3, routed)           0.126     1.664    descifrar/sum_reg[12]
    SLICE_X2Y97                                                       r  descifrar/rAux2_reg[15]_i_2/DI[0]
    SLICE_X2Y97          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.758 r  descifrar/rAux2_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     1.758    descifrar/rAux2_reg[15]_i_2_n_6
    SLICE_X2Y97          FDRE                                         r  descifrar/rAux2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.784     1.957    descifrar/CLK
    SLICE_X2Y97          FDRE                                         r  descifrar/rAux2_reg[13]/C
                         clock pessimism             -0.484     1.473    
    SLICE_X2Y97          FDRE (Hold_fdre_C_D)         0.092     1.565    descifrar/rAux2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 descifrar/sum_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            descifrar/rAux2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.194ns (60.596%)  route 0.126ns (39.404%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X5Y96          FDSE                                         r  descifrar/sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDSE (Prop_fdse_C_Q)         0.100     1.537 r  descifrar/sum_reg[8]/Q
                         net (fo=3, routed)           0.126     1.663    descifrar/sum_reg[8]
    SLICE_X2Y96                                                       r  descifrar/rAux2_reg[11]_i_1/DI[0]
    SLICE_X2Y96          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     1.757 r  descifrar/rAux2_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.757    descifrar/rAux2_reg[11]_i_1_n_6
    SLICE_X2Y96          FDRE                                         r  descifrar/rAux2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.783     1.956    descifrar/CLK
    SLICE_X2Y96          FDRE                                         r  descifrar/rAux2_reg[9]/C
                         clock pessimism             -0.484     1.472    
    SLICE_X2Y96          FDRE (Hold_fdre_C_D)         0.092     1.564    descifrar/rAux2_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.200 }
Period(ns):         2.400
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.600         2.400       0.800      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X5Y71    cifrar/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X3Y71    cifrar/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X3Y72    cifrar/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X5Y73    cifrar/FSM_sequential_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X3Y75    cifrar/oC0_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X3Y75    cifrar/oC0_reg[6]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X3Y75    cifrar/oC0_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X3Y76    cifrar/oC0_reg[8]/C
Min Period        n/a     FDRE/C   n/a            0.700         2.400       1.700      SLICE_X3Y76    cifrar/oC0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X5Y71    cifrar/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X3Y72    cifrar/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X5Y73    cifrar/FSM_sequential_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X3Y75    cifrar/oC0_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X3Y75    cifrar/oC0_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X3Y75    cifrar/oC0_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X3Y76    cifrar/oC0_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X3Y76    cifrar/oC0_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X2Y77    cifrar/oC1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X2Y77    cifrar/oC1_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X7Y98    descifrar/rAux3_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X5Y99    descifrar/rAux3_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X6Y98    descifrar/rAux3_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X5Y99    descifrar/rAux3_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X5Y99    descifrar/rAux3_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X7Y98    descifrar/rAux3_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X7Y97    descifrar/rAux3_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X6Y97    descifrar/rAux3_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         1.200       0.850      SLICE_X5Y98    descifrar/rAux3_reg[7]/C
High Pulse Width  Fast    FDSE/C   n/a            0.350         1.200       0.850      SLICE_X5Y97    descifrar/sum_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC0_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV0[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.793ns  (logic 2.748ns (47.438%)  route 3.045ns (52.562%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.461     4.237    descifrar/CLK
    SLICE_X0Y97          FDRE                                         r  descifrar/oC0_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.269     4.506 r  descifrar/oC0_reg[8]/Q
                         net (fo=6, routed)           3.045     7.551    oV0_OBUF[8]
    C17                                                               r  oV0_OBUF[8]_inst/I
    C17                  OBUF (Prop_obuf_I_O)         2.479    10.030 r  oV0_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.030    oV0[8]
    C17                                                               r  oV0[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.537ns  (logic 2.764ns (49.928%)  route 2.772ns (50.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.443     4.219    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308     4.527 r  cifrar/oC1_reg[11]/Q
                         net (fo=5, routed)           2.772     7.299    oC1_OBUF[11]
    F18                                                               r  oC1_OBUF[11]_inst/I
    F18                  OBUF (Prop_obuf_I_O)         2.456     9.756 r  oC1_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.756    oC1[11]
    F18                                                               r  oC1[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.531ns  (logic 2.794ns (50.518%)  route 2.737ns (49.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/oC1_reg[14]/Q
                         net (fo=4, routed)           2.737     7.265    oC1_OBUF[14]
    E15                                                               r  oC1_OBUF[14]_inst/I
    E15                  OBUF (Prop_obuf_I_O)         2.486     9.751 r  oC1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.751    oC1[14]
    E15                                                               r  oC1[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.529ns  (logic 2.786ns (50.391%)  route 2.743ns (49.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.443     4.219    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308     4.527 r  cifrar/oC1_reg[10]/Q
                         net (fo=5, routed)           2.743     7.270    oC1_OBUF[10]
    F17                                                               r  oC1_OBUF[10]_inst/I
    F17                  OBUF (Prop_obuf_I_O)         2.478     9.748 r  oC1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.748    oC1[10]
    F17                                                               r  oC1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.398ns  (logic 2.793ns (51.736%)  route 2.605ns (48.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/oC1_reg[13]/Q
                         net (fo=4, routed)           2.605     7.133    oC1_OBUF[13]
    E16                                                               r  oC1_OBUF[13]_inst/I
    E16                  OBUF (Prop_obuf_I_O)         2.485     9.618 r  oC1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.618    oC1[13]
    E16                                                               r  oC1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.398ns  (logic 2.796ns (51.796%)  route 2.602ns (48.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.441     4.217    cifrar/CLK
    SLICE_X2Y74          FDRE                                         r  cifrar/oC1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.308     4.525 r  cifrar/oC1_reg[3]/Q
                         net (fo=4, routed)           2.602     7.127    oC1_OBUF[3]
    D20                                                               r  oC1_OBUF[3]_inst/I
    D20                  OBUF (Prop_obuf_I_O)         2.488     9.614 r  oC1_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.614    oC1[3]
    D20                                                               r  oC1[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.360ns  (logic 2.790ns (52.055%)  route 2.570ns (47.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.443     4.219    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.308     4.527 r  cifrar/oC1_reg[9]/Q
                         net (fo=5, routed)           2.570     7.097    oC1_OBUF[9]
    E17                                                               r  oC1_OBUF[9]_inst/I
    E17                  OBUF (Prop_obuf_I_O)         2.482     9.579 r  oC1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.579    oC1[9]
    E17                                                               r  oC1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.344ns  (logic 2.760ns (51.652%)  route 2.584ns (48.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.444     4.220    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.308     4.528 r  cifrar/oC1_reg[15]/Q
                         net (fo=4, routed)           2.584     7.112    oC1_OBUF[15]
    J16                                                               r  oC1_OBUF[15]_inst/I
    J16                  OBUF (Prop_obuf_I_O)         2.452     9.564 r  oC1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.564    oC1[15]
    J16                                                               r  oC1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV0[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.317ns  (logic 2.771ns (52.112%)  route 2.546ns (47.888%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.461     4.237    descifrar/CLK
    SLICE_X3Y97          FDRE                                         r  descifrar/oC0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.269     4.506 r  descifrar/oC0_reg[13]/Q
                         net (fo=5, routed)           2.546     7.052    oV0_OBUF[13]
    A19                                                               r  oV0_OBUF[13]_inst/I
    A19                  OBUF (Prop_obuf_I_O)         2.502     9.554 r  oV0_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.554    oV0[13]
    A19                                                               r  oV0[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oC1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.334ns  (logic 2.763ns (51.789%)  route 2.572ns (48.211%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.441     4.217    cifrar/CLK
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.308     4.525 r  cifrar/oC1_reg[6]/Q
                         net (fo=5, routed)           2.572     7.097    oC1_OBUF[6]
    H17                                                               r  oC1_OBUF[6]_inst/I
    H17                  OBUF (Prop_obuf_I_O)         2.455     9.551 r  oC1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.551    oC1[6]
    H17                                                               r  oC1[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 descifrar/oC1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.790ns  (logic 1.455ns (81.262%)  route 0.335ns (18.738%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[12]/Q
                         net (fo=5, routed)           0.335     1.874    oV1_OBUF[12]
    A22                                                               r  oV1_OBUF[12]_inst/I
    A22                  OBUF (Prop_obuf_I_O)         1.355     3.229 r  oV1_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.229    oV1[12]
    A22                                                               r  oV1[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.467ns (81.662%)  route 0.329ns (18.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y91          FDRE                                         r  descifrar/oC1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[7]/Q
                         net (fo=6, routed)           0.329     1.867    oV1_OBUF[7]
    D26                                                               r  oV1_OBUF[7]_inst/I
    D26                  OBUF (Prop_obuf_I_O)         1.367     3.234 r  oV1_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.234    oV1[7]
    D26                                                               r  oV1[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.470ns (81.276%)  route 0.339ns (18.724%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X0Y91          FDRE                                         r  descifrar/oC1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[10]/Q
                         net (fo=6, routed)           0.339     1.876    oV1_OBUF[10]
    B26                                                               r  oV1_OBUF[10]_inst/I
    B26                  OBUF (Prop_obuf_I_O)         1.370     3.246 r  oV1_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.246    oV1[10]
    B26                                                               r  oV1[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.464ns (80.928%)  route 0.345ns (19.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y92          FDRE                                         r  descifrar/oC1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[9]/Q
                         net (fo=6, routed)           0.345     1.882    oV1_OBUF[9]
    A23                                                               r  oV1_OBUF[9]_inst/I
    A23                  OBUF (Prop_obuf_I_O)         1.364     3.246 r  oV1_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.246    oV1[9]
    A23                                                               r  oV1[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.476ns (81.559%)  route 0.334ns (18.441%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X0Y91          FDRE                                         r  descifrar/oC1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[8]/Q
                         net (fo=6, routed)           0.334     1.871    oV1_OBUF[8]
    A24                                                               r  oV1_OBUF[8]_inst/I
    A24                  OBUF (Prop_obuf_I_O)         1.376     3.246 r  oV1_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.246    oV1[8]
    A24                                                               r  oV1[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.811ns  (logic 1.468ns (81.072%)  route 0.343ns (18.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X1Y91          FDRE                                         r  descifrar/oC1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[6]/Q
                         net (fo=6, routed)           0.343     1.880    oV1_OBUF[6]
    C26                                                               r  oV1_OBUF[6]_inst/I
    C26                  OBUF (Prop_obuf_I_O)         1.368     3.248 r  oV1_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.248    oV1[6]
    C26                                                               r  oV1[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.445ns (79.390%)  route 0.375ns (20.610%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[13]/Q
                         net (fo=5, routed)           0.375     1.914    oV1_OBUF[13]
    B22                                                               r  oV1_OBUF[13]_inst/I
    B22                  OBUF (Prop_obuf_I_O)         1.345     3.259 r  oV1_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.259    oV1[13]
    B22                                                               r  oV1[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.442ns (78.819%)  route 0.388ns (21.181%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.580     1.437    descifrar/CLK
    SLICE_X0Y91          FDRE                                         r  descifrar/oC1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  descifrar/oC1_reg[5]/Q
                         net (fo=6, routed)           0.388     1.925    oV1_OBUF[5]
    C23                                                               r  oV1_OBUF[5]_inst/I
    C23                  OBUF (Prop_obuf_I_O)         1.342     3.267 r  oV1_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.267    oV1[5]
    C23                                                               r  oV1[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.832ns  (logic 1.456ns (79.460%)  route 0.376ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[15]/Q
                         net (fo=4, routed)           0.376     1.915    oV1_OBUF[15]
    B24                                                               r  oV1_OBUF[15]_inst/I
    B24                  OBUF (Prop_obuf_I_O)         1.356     3.270 r  oV1_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.270    oV1[15]
    B24                                                               r  oV1[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 descifrar/oC1_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Destination:            oV1[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.845ns  (logic 1.470ns (79.673%)  route 0.375ns (20.327%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.581     1.438    descifrar/CLK
    SLICE_X0Y96          FDRE                                         r  descifrar/oC1_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     1.538 r  descifrar/oC1_reg[14]/Q
                         net (fo=5, routed)           0.375     1.913    oV1_OBUF[14]
    A25                                                               r  oV1_OBUF[14]_inst/I
    A25                  OBUF (Prop_obuf_I_O)         1.370     3.283 r  oV1_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.283    oV1[14]
    A25                                                               r  oV1[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.738ns  (logic 0.866ns (12.850%)  route 5.872ns (87.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.130     6.738    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     3.942    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.738ns  (logic 0.866ns (12.850%)  route 5.872ns (87.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.130     6.738    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     3.942    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.738ns  (logic 0.866ns (12.850%)  route 5.872ns (87.150%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.942ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.130     6.738    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.335     3.942    cifrar/CLK
    SLICE_X5Y76          FDRE                                         r  cifrar/rAux3_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 0.866ns (12.944%)  route 5.823ns (87.056%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.081     6.688    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     3.940    cifrar/CLK
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 0.866ns (12.944%)  route 5.823ns (87.056%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.081     6.688    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     3.940    cifrar/CLK
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux3_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.688ns  (logic 0.866ns (12.944%)  route 5.823ns (87.056%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.940ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.081     6.688    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.333     3.940    cifrar/CLK
    SLICE_X5Y75          FDRE                                         r  cifrar/rAux3_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.639ns  (logic 0.866ns (13.040%)  route 5.774ns (86.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.032     6.639    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.639ns  (logic 0.866ns (13.040%)  route 5.774ns (86.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.032     6.639    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.639ns  (logic 0.866ns (13.040%)  route 5.774ns (86.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.032     6.639    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            cifrar/rAux2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.639ns  (logic 0.866ns (13.040%)  route 5.774ns (86.960%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        3.941ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G12                                                               r  rst_IBUF_inst/I
    G12                  IBUF (Prop_ibuf_I_O)         0.813     0.813 r  rst_IBUF_inst/O
                         net (fo=100, routed)         4.742     5.554    cifrar/rst_IBUF
    SLICE_X1Y73                                                       r  cifrar/FSM_sequential_state[3]_i_1/I0
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.053     5.607 r  cifrar/FSM_sequential_state[3]_i_1/O
                         net (fo=74, routed)          1.032     6.639    cifrar/FSM_sequential_state[3]_i_1_n_0
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         1.334     3.941    cifrar/CLK
    SLICE_X0Y74          FDRE                                         r  cifrar/rAux2_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iV1[9]
                            (input port)
  Destination:            cifrar/oC1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.216ns (37.908%)  route 0.354ns (62.092%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E23                                               0.000     0.000 r  iV1[9] (IN)
                         net (fo=0)                   0.000     0.000    iV1[9]
    E23                                                               r  iV1_IBUF[9]_inst/I
    E23                  IBUF (Prop_ibuf_I_O)         0.141     0.141 r  iV1_IBUF[9]_inst/O
                         net (fo=2, routed)           0.354     0.494    cifrar/iV1_IBUF[9]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_8/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.522 r  cifrar/oC1[8]_i_8/O
                         net (fo=1, routed)           0.000     0.522    cifrar/oC1[8]_i_8_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[1]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.569 r  cifrar/oC1_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.569    cifrar/oC1_reg[8]_i_1_n_6
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[9]/C

Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.232ns (39.843%)  route 0.350ns (60.157%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.350     0.508    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.536 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.536    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.046     0.582 r  cifrar/oC1_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.582    cifrar/oC1_reg[8]_i_1_n_4
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[11]/C

Slack:                    inf
  Source:                 iV1[10]
                            (input port)
  Destination:            cifrar/oC1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.604ns  (logic 0.212ns (35.010%)  route 0.393ns (64.990%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  iV1[10] (IN)
                         net (fo=0)                   0.000     0.000    iV1[10]
    F22                                                               r  iV1_IBUF[10]_inst/I
    F22                  IBUF (Prop_ibuf_I_O)         0.137     0.137 r  iV1_IBUF[10]_inst/O
                         net (fo=2, routed)           0.393     0.529    cifrar/iV1_IBUF[10]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_7/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.557 r  cifrar/oC1[8]_i_7/O
                         net (fo=1, routed)           0.000     0.557    cifrar/oC1[8]_i_7_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[2]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.604 r  cifrar/oC1_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.604    cifrar/oC1_reg[8]_i_1_n_5
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[10]/C

Slack:                    inf
  Source:                 iV1[13]
                            (input port)
  Destination:            cifrar/oC1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.224ns (36.701%)  route 0.386ns (63.299%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  iV1[13] (IN)
                         net (fo=0)                   0.000     0.000    iV1[13]
    C21                                                               r  iV1_IBUF[13]_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.149     0.149 r  iV1_IBUF[13]_inst/O
                         net (fo=2, routed)           0.386     0.535    cifrar/iV1_IBUF[13]
    SLICE_X2Y77                                                       r  cifrar/oC1[12]_i_7/I4
    SLICE_X2Y77          LUT5 (Prop_lut5_I4_O)        0.028     0.563 r  cifrar/oC1[12]_i_7/O
                         net (fo=1, routed)           0.000     0.563    cifrar/oC1[12]_i_7_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/S[1]
    SLICE_X2Y77          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.610 r  cifrar/oC1_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.610    cifrar/oC1_reg[12]_i_1_n_6
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[13]/C

Slack:                    inf
  Source:                 iV1[8]
                            (input port)
  Destination:            cifrar/oC1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.211ns (33.345%)  route 0.421ns (66.655%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  iV1[8] (IN)
                         net (fo=0)                   0.000     0.000    iV1[8]
    G22                                                               r  iV1_IBUF[8]_inst/I
    G22                  IBUF (Prop_ibuf_I_O)         0.133     0.133 r  iV1_IBUF[8]_inst/O
                         net (fo=2, routed)           0.421     0.554    cifrar/iV1_IBUF[8]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_9/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.582 r  cifrar/oC1[8]_i_9/O
                         net (fo=1, routed)           0.000     0.582    cifrar/oC1[8]_i_9_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[0]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050     0.632 r  cifrar/oC1_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.632    cifrar/oC1_reg[8]_i_1_n_7
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.768     1.941    cifrar/CLK
    SLICE_X2Y76          FDRE                                         r  cifrar/oC1_reg[8]/C

Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.654ns  (logic 0.304ns (46.467%)  route 0.350ns (53.533%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.350     0.508    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.536 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.536    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.613 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.613    cifrar/oC1_reg[8]_i_1_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.654 r  cifrar/oC1_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.654    cifrar/oC1_reg[12]_i_1_n_7
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[12]/C

Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.316ns (47.432%)  route 0.350ns (52.568%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.350     0.508    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.536 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.536    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.613 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.613    cifrar/oC1_reg[8]_i_1_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.053     0.666 r  cifrar/oC1_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.666    cifrar/oC1_reg[12]_i_1_n_5
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[14]/C

Slack:                    inf
  Source:                 iV1[6]
                            (input port)
  Destination:            cifrar/oC1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.214ns (31.683%)  route 0.462ns (68.317%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G24                                               0.000     0.000 r  iV1[6] (IN)
                         net (fo=0)                   0.000     0.000    iV1[6]
    G24                                                               r  iV1_IBUF[6]_inst/I
    G24                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  iV1_IBUF[6]_inst/O
                         net (fo=2, routed)           0.462     0.601    cifrar/iV1_IBUF[6]
    SLICE_X2Y75                                                       r  cifrar/oC1[4]_i_7/I4
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.629 r  cifrar/oC1[4]_i_7/O
                         net (fo=1, routed)           0.000     0.629    cifrar/oC1[4]_i_7_n_0
    SLICE_X2Y75                                                       r  cifrar/oC1_reg[4]_i_1/S[2]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.047     0.676 r  cifrar/oC1_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.676    cifrar/oC1_reg[4]_i_1_n_5
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.767     1.940    cifrar/CLK
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[6]/C

Slack:                    inf
  Source:                 iV1[11]
                            (input port)
  Destination:            cifrar/oC1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.330ns (48.514%)  route 0.350ns (51.486%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT5=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D24                                               0.000     0.000 r  iV1[11] (IN)
                         net (fo=0)                   0.000     0.000    iV1[11]
    D24                                                               r  iV1_IBUF[11]_inst/I
    D24                  IBUF (Prop_ibuf_I_O)         0.158     0.158 r  iV1_IBUF[11]_inst/O
                         net (fo=2, routed)           0.350     0.508    cifrar/iV1_IBUF[11]
    SLICE_X2Y76                                                       r  cifrar/oC1[8]_i_6/I4
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.028     0.536 r  cifrar/oC1[8]_i_6/O
                         net (fo=1, routed)           0.000     0.536    cifrar/oC1[8]_i_6_n_0
    SLICE_X2Y76                                                       r  cifrar/oC1_reg[8]_i_1/S[3]
    SLICE_X2Y76          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.077     0.613 r  cifrar/oC1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.613    cifrar/oC1_reg[8]_i_1_n_0
    SLICE_X2Y77                                                       r  cifrar/oC1_reg[12]_i_1/CI
    SLICE_X2Y77          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.067     0.680 r  cifrar/oC1_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.680    cifrar/oC1_reg[12]_i_1_n_4
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.770     1.943    cifrar/CLK
    SLICE_X2Y77          FDRE                                         r  cifrar/oC1_reg[15]/C

Slack:                    inf
  Source:                 iV1[5]
                            (input port)
  Destination:            cifrar/oC1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.200ns period=2.400ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.214ns (30.919%)  route 0.479ns (69.081%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT5=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F24                                               0.000     0.000 r  iV1[5] (IN)
                         net (fo=0)                   0.000     0.000    iV1[5]
    F24                                                               r  iV1_IBUF[5]_inst/I
    F24                  IBUF (Prop_ibuf_I_O)         0.139     0.139 r  iV1_IBUF[5]_inst/O
                         net (fo=2, routed)           0.479     0.619    cifrar/iV1_IBUF[5]
    SLICE_X2Y75                                                       r  cifrar/oC1[4]_i_8/I4
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.028     0.647 r  cifrar/oC1[4]_i_8/O
                         net (fo=1, routed)           0.000     0.647    cifrar/oC1[4]_i_8_n_0
    SLICE_X2Y75                                                       r  cifrar/oC1_reg[4]_i_1/S[1]
    SLICE_X2Y75          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.694 r  cifrar/oC1_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.694    cifrar/oC1_reg[4]_i_1_n_6
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=212, routed)         0.767     1.940    cifrar/CLK
    SLICE_X2Y75          FDRE                                         r  cifrar/oC1_reg[5]/C





