
<style>
  table {
    width:70%;
    margin-left: auto;
    margin-right: auto
  }
  svg {
    width:68%;
    height:30%;
    display:block;  
    margin-left: auto;
    margin-right: auto
  }
  h1, h2, h3, h4 {
    margin-left:1.5%;
    width:98%;
    font-weight:bold
  }
  code {
    color:#545253;
  }
  p {
    width: 98%;
    color:black;
    margin-top:5px;
    margin-bottom:5px 
  }
  * {
    color:black;
    line-height: 1.6;
  }
  li{
    margin: 20px 0;
  }
  #function_return{
    font-weight: bold;
    color:green;
  }
  #teroshdl_description, li {
    width: 95%;
    margin-left:2%;
    margin-right:2%;
  }
  #function_arguments{
    color:black;
  }
  #descriptions{
    width: 90%;
    margin-left:5.5%;
    margin-right:3%;
  }
  div.templateTerosHDL {
    background-color: white;
    position:absolute;
  }
  td, th {
    padding:2px; 
    border: 1px solid grey;
  }
  th {
    background-color: #ffd78c;
  }
  tr:hover {
    background-color: #ddd;
  }
  tr:nth-child(even){
    background-color: #f2f2f2;
  }
</style>
<div id="teroshdl" class='templateTerosHDL'>
<a id=neorv32_cpu_cp_fpu><h1 id="entity-neorv32_cpu_cp_fpu">Entity: neorv32_cpu_cp_fpu</h1></a><h2 id="diagram">Diagram</h2><p><svg xmlns="http://www.w3.org/2000/svg" version="1.1" xmlns:xlink="http://www.w3.org/1999/xlink" xmlns:svgjs="http://svgjs.com/svgjs" viewBox="0 0 1175 170"><svg id="SvgjsSvg1002" width="2" height="0" focusable="false" style="overflow:hidden;top:-100%;left:-100%;position:absolute;opacity:0"><polyline id="SvgjsPolyline1003" points="465,0 480,0"></polyline><path id="SvgjsPath1004" d="M0 0 "></path></svg><rect id="SvgjsRect1006" width="230" height="150" fill="black" x="480" y="15"></rect><rect id="SvgjsRect1007" width="226" height="145" fill="#fdfd96" x="482" y="17"></rect><text id="SvgjsText1008" font-family="Helvetica" x="460" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1009" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1010" font-family="Helvetica" x="495" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1011" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   clk_i </tspan></text><line id="SvgjsLine1012" x1="465" y1="30" x2="480" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1013" font-family="Helvetica" x="460" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1014" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1015" font-family="Helvetica" x="495" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1016" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rstn_i </tspan></text><line id="SvgjsLine1017" x1="465" y1="50" x2="480" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1018" font-family="Helvetica" x="460" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1019" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(ctrl_width_c-1 downto 0) </tspan></text><text id="SvgjsText1020" font-family="Helvetica" x="495" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1021" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   ctrl_i </tspan></text><line id="SvgjsLine1022" x1="465" y1="70" x2="480" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1023" font-family="Helvetica" x="460" y="69.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1024" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1025" font-family="Helvetica" x="495" y="69.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1026" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   start_i </tspan></text><line id="SvgjsLine1027" x1="465" y1="90" x2="480" y2="90" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1028" font-family="Helvetica" x="460" y="89.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1029" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(1 downto 0) </tspan></text><text id="SvgjsText1030" font-family="Helvetica" x="495" y="89.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1031" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   cmp_i </tspan></text><line id="SvgjsLine1032" x1="465" y1="110" x2="480" y2="110" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1033" font-family="Helvetica" x="460" y="109.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1034" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1035" font-family="Helvetica" x="495" y="109.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1036" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rs1_i </tspan></text><line id="SvgjsLine1037" x1="465" y1="130" x2="480" y2="130" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1038" font-family="Helvetica" x="460" y="129.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1039" dy="26" x="460" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1040" font-family="Helvetica" x="495" y="129.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1041" dy="26" x="495" svgjs:data="{&quot;newLined&quot;:true}">   rs2_i </tspan></text><line id="SvgjsLine1042" x1="465" y1="150" x2="480" y2="150" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1043" font-family="Helvetica" x="730" y="9.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1044" dy="26" x="730" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(data_width_c-1 downto 0) </tspan></text><text id="SvgjsText1045" font-family="Helvetica" x="695" y="9.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1046" dy="26" x="695" svgjs:data="{&quot;newLined&quot;:true}">   res_o </tspan></text><line id="SvgjsLine1047" x1="710" y1="30" x2="725" y2="30" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1048" font-family="Helvetica" x="730" y="29.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1049" dy="26" x="730" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic_vector(4 downto 0) </tspan></text><text id="SvgjsText1050" font-family="Helvetica" x="695" y="29.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1051" dy="26" x="695" svgjs:data="{&quot;newLined&quot;:true}">   fflags_o </tspan></text><line id="SvgjsLine1052" x1="710" y1="50" x2="725" y2="50" stroke-linecap="rec" stroke="black" stroke-width="5"></line><text id="SvgjsText1053" font-family="Helvetica" x="730" y="49.3015625" font-size="20" text-anchor="start" family="Helvetica" size="20" anchor="start" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1054" dy="26" x="730" svgjs:data="{&quot;newLined&quot;:true}">   std_ulogic </tspan></text><text id="SvgjsText1055" font-family="Helvetica" x="695" y="49.3015625" font-size="20" text-anchor="end" family="Helvetica" size="20" anchor="end" svgjs:data="{&quot;leading&quot;:&quot;1.3&quot;}"><tspan id="SvgjsTspan1056" dy="26" x="695" svgjs:data="{&quot;newLined&quot;:true}">   valid_o </tspan></text><line id="SvgjsLine1057" x1="710" y1="70" x2="725" y2="70" stroke-linecap="rec" stroke="black" stroke-width="5"></line></svg></p><h2 id="description">Description</h2><div id="teroshdl_description"><p>################################################################################################# # << NEORV32 - CPU Co-Processor: Single-Prec. Floating Point Unit (RISC-V "Zfinx" Extension) >&gt; # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The Zfinx floating-point extension uses the integer register file (x) for all FP operations.  # # See the official RISC-V specs (<a href="https://github.com/riscv/riscv-zfinx">https://github.com/riscv/riscv-zfinx</a>) for more information.    # #                                                                                               # # Design Notes:                                                                                 # # * This FPU is based on a multi-cycle architecture and is NOT suited for pipelined operations. # # * The hardware design goal was SIZE (performance comes second). All shift operations are done # #   using an iterative approach (one bit per clock cycle, no barrel shifters!).                 # # * Multiplication (FMUL instruction) will infer DSP blocks (if available).                     # # * Subnormal numbers are not supported yet - they are "flushed to zero" before entering the    # #   actual FPU core.                                                                            # # * Division and sqare root operations (FDIV, FSQRT) and fused multiply-accumulate operations   # #   (F[N]MADD) are not supported yet - they will raise an illegal instruction exception.        # # * Rounding mode <100> ("round to nearest, ties to max magnitude") is not supported yet.       # # * Signaling NaNs (sNaN) will not be generated by the hardware at all. However, if inserted by # #   the programmer they are handled correctly.                                                  # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # BSD 3-Clause License                                                                          # #                                                                                               # # Copyright (c) 2021, Stephan Nolting. All rights reserved.                                     # #                                                                                               # # Redistribution and use in source and binary forms, with or without modification, are          # # permitted provided that the following conditions are met:                                     # #                                                                                               # # 1. Redistributions of source code must retain the above copyright notice, this list of        # #    conditions and the following disclaimer.                                                   # #                                                                                               # # 2. Redistributions in binary form must reproduce the above copyright notice, this list of     # #    conditions and the following disclaimer in the documentation and/or other materials        # #    provided with the distribution.                                                            # #                                                                                               # # 3. Neither the name of the copyright holder nor the names of its contributors may be used to  # #    endorse or promote products derived from this software without specific prior written      # #    permission.                                                                                # #                                                                                               # # THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS   # # OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF               # # MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE    # # COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL,     # # EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE # # GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED    # # AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING     # # NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED  # # OF THE POSSIBILITY OF SUCH DAMAGE.                                                            # # <strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong><strong><em></em></em></strong><strong><em><em></em></strong></em>* # # The NEORV32 Processor - <a href="https://github.com/stnolting/neorv32">https://github.com/stnolting/neorv32</a>              (c) Stephan Nolting # #################################################################################################</p></div><h2 id="ports">Ports</h2>
<table>
<thead>
<tr>
<th id="port_name">Port name</th>
<th id="direction">Direction</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>clk_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global clock, rising edge</td>
</tr>
<tr>
<td>rstn_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>global reset, low-active, async</td>
</tr>
<tr>
<td>ctrl_i</td>
<td>in</td>
<td>std_ulogic_vector(ctrl_width_c-1 downto 0)</td>
<td>main control bus</td>
</tr>
<tr>
<td>start_i</td>
<td>in</td>
<td>std_ulogic</td>
<td>trigger operation</td>
</tr>
<tr>
<td>cmp_i</td>
<td>in</td>
<td>std_ulogic_vector(1 downto 0)</td>
<td>comparator status</td>
</tr>
<tr>
<td>rs1_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>rf source 1</td>
</tr>
<tr>
<td>rs2_i</td>
<td>in</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>rf source 2</td>
</tr>
<tr>
<td>res_o</td>
<td>out</td>
<td>std_ulogic_vector(data_width_c-1 downto 0)</td>
<td>operation result</td>
</tr>
<tr>
<td>fflags_o</td>
<td>out</td>
<td>std_ulogic_vector(4 downto 0)</td>
<td>exception flags</td>
</tr>
<tr>
<td>valid_o</td>
<td>out</td>
<td>std_ulogic</td>
<td>data output valid</td>
</tr>
</tbody>
</table><h2 id="signals">Signals</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmd</td>
<td>cmd_t</td>
<td></td>
</tr>
<tr>
<td>funct_ff</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td></td>
</tr>
<tr>
<td>ctrl_engine</td>
<td>ctrl_engine_t</td>
<td></td>
</tr>
<tr>
<td>op_data</td>
<td>op_data_t</td>
<td></td>
</tr>
<tr>
<td>op_class</td>
<td>op_class_t</td>
<td></td>
</tr>
<tr>
<td>fpu_operands</td>
<td>fpu_operands_t</td>
<td></td>
</tr>
<tr>
<td>cmp_ff</td>
<td>std_ulogic_vector(01 downto 0)</td>
<td>floating-point comparator --</td>
</tr>
<tr>
<td>comp_equal_ff</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>comp_less_ff</td>
<td>std_ulogic</td>
<td></td>
</tr>
<tr>
<td>fu_classify</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_compare</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_sign_inject</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_min_max</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_conv_f2i</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_addsub</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_mul</td>
<td>fu_interface_t</td>
<td></td>
</tr>
<tr>
<td>fu_core_done</td>
<td>std_ulogic</td>
<td>FU operation completed</td>
</tr>
<tr>
<td>fu_conv_i2f</td>
<td>fu_i2f_interface_t</td>
<td>float result</td>
</tr>
<tr>
<td>multiplier</td>
<td>multiplier_t</td>
<td></td>
</tr>
<tr>
<td>addsub</td>
<td>addsub_t</td>
<td></td>
</tr>
<tr>
<td>normalizer</td>
<td>normalizer_t</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="constants">Constants</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="value">Value</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>op_class_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"000"</td>
<td></td>
</tr>
<tr>
<td>op_comp_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"001"</td>
<td></td>
</tr>
<tr>
<td>op_i2f_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"010"</td>
<td></td>
</tr>
<tr>
<td>op_f2i_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"011"</td>
<td></td>
</tr>
<tr>
<td>op_sgnj_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"100"</td>
<td></td>
</tr>
<tr>
<td>op_minmax_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"101"</td>
<td></td>
</tr>
<tr>
<td>op_addsub_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"110"</td>
<td></td>
</tr>
<tr>
<td>op_mul_c</td>
<td>std_ulogic_vector(2 downto 0)</td>
<td>"111"</td>
<td></td>
</tr>
</tbody>
</table>
<h2 id="types">Types</h2>
<table>
<thead>
<tr>
<th id="name">Name</th>
<th id="type">Type</th>
<th id="description">Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>cmd_t</td>
<td></td>
<td>commands (one-hot) --</td>
</tr>
<tr>
<td>ctrl_state_t</td>
<td>(S_IDLE, S_BUSY)</td>
<td>co-processor control engine --</td>
</tr>
<tr>
<td>ctrl_engine_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>op_data_t</td>
<td></td>
<td>floating-point operands --</td>
</tr>
<tr>
<td>op_class_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>fpu_operands_t</td>
<td></td>
<td></td>
</tr>
<tr>
<td>fu_interface_t</td>
<td></td>
<td>functional units interface --</td>
</tr>
<tr>
<td>fu_i2f_interface_t</td>
<td></td>
<td>integer-to-float --</td>
</tr>
<tr>
<td>multiplier_t</td>
<td></td>
<td>multiplier unit --</td>
</tr>
<tr>
<td>addsub_t</td>
<td></td>
<td>adder/subtractor unit --</td>
</tr>
<tr>
<td>normalizer_t</td>
<td></td>
<td>normalizer interface (normalization &amp; rounding and int-to-float) --</td>
</tr>
</tbody>
</table><h2 id="processes">Processes</h2><ul>
<li>number_classifier: ( op_data )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
flush mantissa to zero if subnormal</p>
<h2 id="number-classifier-----------------------------------------------------------------------">Number Classifier ----------------------------------------------------------------------</h2></div><ul>
<li>control_engine_fsm: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="co-processor-control-engine-------------------------------------------------------------">Co-Processor Control Engine ------------------------------------------------------------</h2></div><ul>
<li>float_comparator: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="floating-point-comparator---------------------------------------------------------------">Floating-Point Comparator --------------------------------------------------------------</h2></div><ul>
<li>float_comparison: ( fpu_operands, ctrl_i, comp_equal_ff, comp_less_ff )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="comparison-feqfltfle----------------------------------------------------------------">Comparison (FEQ/FLT/FLE) ---------------------------------------------------------------</h2></div><ul>
<li>min_max_select: ( fpu_operands, comp_less_ff, fu_compare, ctrl_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
does not generate exceptions here, but normalizer can generate exceptions</p>
<h2 id="minmax-select-fminfmax--------------------------------------------------------------">Min/Max Select (FMIN/FMAX) -------------------------------------------------------------</h2></div><ul>
<li>sign_injector: ( ctrl_i, fpu_operands )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="sign-injection-fsgnj------------------------------------------------------------------">Sign-Injection (FSGNJ) -----------------------------------------------------------------</h2></div><ul>
<li>convert_i2f: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="convert-unsigned-integer-to-float-fcvtws-----------------------------------------">Convert: [unsigned] Integer to Float (FCVT.W.S) ----------------------------------------</h2></div><ul>
<li>multiplier_core: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="multiplier-core-fmul------------------------------------------------------------------">Multiplier Core (FMUL) -----------------------------------------------------------------</h2></div><ul>
<li>multiplier_class_core: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
inexcat: not possible here<br />
result class -- </p></div><ul>
<li>adder_subtractor_core: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="addersubtractor-core-fadd-fsub------------------------------------------------------">Adder/Subtractor Core (FADD, FSUB) -----------------------------------------------------</h2></div><ul>
<li>adder_subtractor_class_core: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
result class -- </p></div><ul>
<li>normalizer_input_select: ( funct_ff, addsub, multiplier, fu_conv_i2f )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<hr />
<p>FPU Core - Normalize &amp; Round</p>
<hr />
<h2 id="normalizer-input------------------------------------------------------------------------">Normalizer Input -----------------------------------------------------------------------</h2></div><ul>
<li>output_gate: ( rstn_i, clk_i )</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<hr />
<p>FPU Core - Result</p>
<hr />
<h2 id="result-output-to-cpu-pipeline-----------------------------------------------------------">Result Output to CPU Pipeline ----------------------------------------------------------</h2></div><h2 id="instantiations">Instantiations</h2><ul>
<li>neorv32_cpu_cp_fpu_f2i_inst: neorv32_cpu_cp_fpu_f2i</li>
</ul><div id="descriptions"><p><strong>Description</strong><br />
does not generate exceptions here, but normalizer can generate exceptions</p>
<h2 id="convert-float-to-unsigned-integer-fcvtsw-----------------------------------------">Convert: Float to [unsigned] Integer (FCVT.S.W) ----------------------------------------</h2></div><ul>
<li>neorv32_cpu_cp_fpu_normalizer_inst: neorv32_cpu_cp_fpu_normalizer</li>
</ul><div id="descriptions"><p><strong>Description</strong></p>
<h2 id="normalizer--rounding-unit--------------------------------------------------------------">Normalizer &amp; Rounding Unit -------------------------------------------------------------</h2></div><br><br><br><br><br><br>