/********************************************************************
 * Copyright (C) 2018 Texas Instruments Incorporated.
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 *  Name        : cslr_ipphy_cbass.h
*/
#ifndef CSLR_IPPHY_CBASS_H_
#define CSLR_IPPHY_CBASS_H_

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <stdint.h>

/**************************************************************************
* Hardware Region  : Global Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_32[24];
    volatile uint32_t EXCEPTION_LOGGING_CONTROL;   /* Exception Logging Control Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_64[4];
    volatile uint32_t EXCEPTION_PEND_SET;        /* Exception Logging Pending Set Register */
    volatile uint32_t EXCEPTION_PEND_CLEAR;      /* Exception Logging Pending Clear Register */
} CSL_ipphy_cbass_glbRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_IPPHY_CBASS_GLB_PID                                                      (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_DESTINATION_ID                                           (0x00000004U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL                                (0x00000020U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_SET                                       (0x00000040U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_CLEAR                                     (0x00000044U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_IPPHY_CBASS_GLB_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_IPPHY_CBASS_GLB_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_PID_MINOR_RESETVAL                                       (0x00000001U)
#define CSL_IPPHY_CBASS_GLB_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_IPPHY_CBASS_GLB_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_IPPHY_CBASS_GLB_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_IPPHY_CBASS_GLB_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_IPPHY_CBASS_GLB_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_IPPHY_CBASS_GLB_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_IPPHY_CBASS_GLB_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_IPPHY_CBASS_GLB_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_IPPHY_CBASS_GLB_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_IPPHY_CBASS_GLB_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_IPPHY_CBASS_GLB_PID_RTL_RESETVAL                                         (0x00000007U)
#define CSL_IPPHY_CBASS_GLB_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_IPPHY_CBASS_GLB_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_IPPHY_CBASS_GLB_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_IPPHY_CBASS_GLB_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_IPPHY_CBASS_GLB_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_IPPHY_CBASS_GLB_PID_BU_MASK                                              (0x30000000U)
#define CSL_IPPHY_CBASS_GLB_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_IPPHY_CBASS_GLB_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_IPPHY_CBASS_GLB_PID_BU_MAX                                               (0x00000003U)

#define CSL_IPPHY_CBASS_GLB_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_IPPHY_CBASS_GLB_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_IPPHY_CBASS_GLB_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_IPPHY_CBASS_GLB_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_IPPHY_CBASS_GLB_PID_RESETVAL                                             (0x66003901U)

/* DESTINATION_ID */

#define CSL_IPPHY_CBASS_GLB_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_IPPHY_CBASS_GLB_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_IPPHY_CBASS_GLB_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_CONTROL */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MASK                 (0x00000001U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_SHIFT                (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_RESETVAL             (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_F_MAX                  (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MASK              (0x00000002U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_SHIFT             (0x00000001U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_RESETVAL          (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_DISABLE_PEND_MAX               (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_CONTROL_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* EXCEPTION_PEND_SET */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MASK                         (0x00000001U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_SHIFT                        (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_RESETVAL                     (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_SET_PEND_SET_MAX                          (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_SET_RESETVAL                              (0x00000000U)

/* EXCEPTION_PEND_CLEAR */

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MASK                       (0x00000001U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_SHIFT                      (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_RESETVAL                   (0x00000000U)
#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_CLEAR_PEND_CLR_MAX                        (0x00000001U)

#define CSL_IPPHY_CBASS_GLB_EXCEPTION_PEND_CLEAR_RESETVAL                            (0x00000000U)

/**************************************************************************
* Hardware Region  : Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_1024[992];
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_2048[992];
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_3072[992];
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_4096[992];
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_5120[992];
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_6144[992];
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_7168[992];
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_8192[992];
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_9216[992];
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_10240[992];
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_11264[992];
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_16384[5088];
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_17408[992];
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_18432[992];
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_20480[2016];
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_21504[992];
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_22528[992];
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_24576[2016];
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_25600[992];
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_26624[992];
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_27648[992];
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_28672[992];
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_29696[992];
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_30720[992];
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_32768[2016];
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_34816[2016];
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_38912[3968];
    volatile uint32_t RTI0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_39936[992];
    volatile uint32_t RTI1_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI1_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI1_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI1_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI1_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI1_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI1_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI1_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_40960[992];
    volatile uint32_t RTI2_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI2_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI2_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI2_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI2_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI2_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI2_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI2_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_41984[992];
    volatile uint32_t RTI3_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI3_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI3_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI3_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI3_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI3_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI3_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI3_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_43008[992];
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_44032[992];
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_47104[3040];
    volatile uint32_t RTI28_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI28_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI28_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI28_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI28_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI28_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI28_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI28_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_48128[992];
    volatile uint32_t RTI29_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI29_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI29_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI29_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI29_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI29_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI29_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI29_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_49152[992];
    volatile uint32_t RTI30_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI30_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI30_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI30_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI30_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI30_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI30_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI30_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_50176[992];
    volatile uint32_t RTI31_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI31_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI31_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI31_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI31_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI31_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI31_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI31_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_53248[3040];
    volatile uint32_t RTI16_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI16_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI16_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI16_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI16_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI16_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI16_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI16_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_54272[992];
    volatile uint32_t RTI17_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI17_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI17_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI17_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI17_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI17_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI17_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI17_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_57344[3040];
    volatile uint32_t RTI24_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI24_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI24_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI24_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI24_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI24_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI24_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI24_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_58368[992];
    volatile uint32_t RTI25_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI25_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI25_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI25_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI25_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI25_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI25_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI25_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_61440[3040];
    volatile uint32_t RTI15_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t RTI15_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t RTI15_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t RTI15_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t RTI15_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t RTI15_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t RTI15_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t RTI15_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_65536[4064];
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_66560[992];
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_67584[992];
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_68608[992];
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_69632[992];
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_70656[992];
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_71680[992];
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_72704[992];
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_73728[992];
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_74752[992];
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_75776[992];
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_76800[992];
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_77824[992];
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_78848[992];
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_79872[992];
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_80896[992];
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_81920[992];
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_82944[992];
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_83968[992];
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_84992[992];
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_90112[5088];
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_91136[992];
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_92160[992];
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_93184[992];
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_94208[992];
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_95232[992];
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_96256[992];
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_97280[992];
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_102400[5088];
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_103424[992];
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_104448[992];
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_105472[992];
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_106496[992];
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_107520[992];
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_108544[992];
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_109568[992];
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_110592[992];
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_111616[992];
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_114688[3040];
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_115712[896];
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_116736[896];
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_117760[896];
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_118784[896];
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_119808[896];
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_120832[896];
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_121856[896];
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_122880[896];
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_123904[896];
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_124928[896];
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_125952[896];
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_126976[896];
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_128000[896];
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL;   /* Firewall Region 1 Control Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0;   /* Firewall Region 1 Permission 0 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1;   /* Firewall Region 1 Permission 1 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2;   /* Firewall Region 1 Permission 2 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L;   /* Firewall Region 1 Start Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H;   /* Firewall Region 1 Start Address High Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L;   /* Firewall Region 1 End Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H;   /* Firewall Region 1 End Address High Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL;   /* Firewall Region 2 Control Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0;   /* Firewall Region 2 Permission 0 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1;   /* Firewall Region 2 Permission 1 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2;   /* Firewall Region 2 Permission 2 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L;   /* Firewall Region 2 Start Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H;   /* Firewall Region 2 Start Address High Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L;   /* Firewall Region 2 End Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H;   /* Firewall Region 2 End Address High Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL;   /* Firewall Region 3 Control Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0;   /* Firewall Region 3 Permission 0 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1;   /* Firewall Region 3 Permission 1 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2;   /* Firewall Region 3 Permission 2 Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L;   /* Firewall Region 3 Start Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H;   /* Firewall Region 3 Start Address High Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L;   /* Firewall Region 3 End Address Low Register */
    volatile uint32_t MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H;   /* Firewall Region 3 End Address High Register */
    volatile uint8_t  Resv_131072[2944];
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_139264[8160];
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_140288[992];
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
    volatile uint8_t  Resv_261120[120800];
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL;   /* Firewall Region 0 Control Register */
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0;   /* Firewall Region 0 Permission 0 Register */
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1;   /* Firewall Region 0 Permission 1 Register */
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2;   /* Firewall Region 0 Permission 2 Register */
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L;   /* Firewall Region 0 Start Address Low Register */
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H;   /* Firewall Region 0 Start Address High Register */
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L;   /* Firewall Region 0 End Address Low Register */
    volatile uint32_t CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H;   /* Firewall Region 0 End Address High Register */
} CSL_ipphy_cbass_fwRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL             (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0        (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1        (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2        (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H     (0x00000014U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L       (0x00000018U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H       (0x0000001CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL            (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0       (0x00000404U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1       (0x00000408U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2       (0x0000040CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L    (0x00000410U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H    (0x00000414U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L      (0x00000418U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H      (0x0000041CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL             (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0        (0x00000804U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1        (0x00000808U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2        (0x0000080CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L     (0x00000810U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H     (0x00000814U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L       (0x00000818U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H       (0x0000081CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL            (0x00000C00U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0       (0x00000C04U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1       (0x00000C08U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2       (0x00000C0CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L    (0x00000C10U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H    (0x00000C14U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L      (0x00000C18U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H      (0x00000C1CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL             (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0        (0x00001004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1        (0x00001008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2        (0x0000100CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L     (0x00001010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H     (0x00001014U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L       (0x00001018U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H       (0x0000101CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL            (0x00001400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0       (0x00001404U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1       (0x00001408U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2       (0x0000140CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L    (0x00001410U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H    (0x00001414U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L      (0x00001418U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H      (0x0000141CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL             (0x00001800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0        (0x00001804U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1        (0x00001808U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2        (0x0000180CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L     (0x00001810U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H     (0x00001814U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L       (0x00001818U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H       (0x0000181CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL            (0x00001C00U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0       (0x00001C04U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1       (0x00001C08U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2       (0x00001C0CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L    (0x00001C10U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H    (0x00001C14U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L      (0x00001C18U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H      (0x00001C1CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL             (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0        (0x00002004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1        (0x00002008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2        (0x0000200CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L     (0x00002010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H     (0x00002014U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L       (0x00002018U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H       (0x0000201CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL            (0x00002400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0       (0x00002404U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1       (0x00002408U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2       (0x0000240CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L    (0x00002410U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H    (0x00002414U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L      (0x00002418U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H      (0x0000241CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL             (0x00002800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0        (0x00002804U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1        (0x00002808U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2        (0x0000280CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L     (0x00002810U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H     (0x00002814U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L       (0x00002818U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H       (0x0000281CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL            (0x00002C00U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0       (0x00002C04U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1       (0x00002C08U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2       (0x00002C0CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L    (0x00002C10U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H    (0x00002C14U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L      (0x00002C18U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H      (0x00002C1CU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL               (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0          (0x00004004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1          (0x00004008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2          (0x0000400CU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L       (0x00004010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H       (0x00004014U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L         (0x00004018U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H         (0x0000401CU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL               (0x00004400U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0          (0x00004404U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1          (0x00004408U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2          (0x0000440CU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L       (0x00004410U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H       (0x00004414U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L         (0x00004418U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H         (0x0000441CU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL               (0x00004800U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0          (0x00004804U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1          (0x00004808U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2          (0x0000480CU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L       (0x00004810U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H       (0x00004814U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L         (0x00004818U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H         (0x0000481CU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL               (0x00005000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0          (0x00005004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1          (0x00005008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2          (0x0000500CU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L       (0x00005010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H       (0x00005014U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L         (0x00005018U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H         (0x0000501CU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL               (0x00005400U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0          (0x00005404U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1          (0x00005408U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2          (0x0000540CU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L       (0x00005410U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H       (0x00005414U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L         (0x00005418U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H         (0x0000541CU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL               (0x00005800U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0          (0x00005804U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1          (0x00005808U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2          (0x0000580CU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L       (0x00005810U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H       (0x00005814U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L         (0x00005818U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H         (0x0000581CU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL                 (0x00006000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0            (0x00006004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1            (0x00006008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2            (0x0000600CU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L         (0x00006010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H         (0x00006014U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L           (0x00006018U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H           (0x0000601CU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL                 (0x00006400U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0            (0x00006404U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1            (0x00006408U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2            (0x0000640CU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L         (0x00006410U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H         (0x00006414U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L           (0x00006418U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H           (0x0000641CU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL                 (0x00006800U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0            (0x00006804U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1            (0x00006808U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2            (0x0000680CU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L         (0x00006810U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H         (0x00006814U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L           (0x00006818U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H           (0x0000681CU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL                 (0x00006C00U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0            (0x00006C04U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1            (0x00006C08U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2            (0x00006C0CU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L         (0x00006C10U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H         (0x00006C14U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L           (0x00006C18U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H           (0x00006C1CU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL                 (0x00007000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0            (0x00007004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1            (0x00007008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2            (0x0000700CU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L         (0x00007010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H         (0x00007014U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L           (0x00007018U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H           (0x0000701CU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL                 (0x00007400U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0            (0x00007404U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1            (0x00007408U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2            (0x0000740CU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L         (0x00007410U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H         (0x00007414U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L           (0x00007418U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H           (0x0000741CU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL                 (0x00007800U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0            (0x00007804U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1            (0x00007808U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2            (0x0000780CU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L         (0x00007810U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H         (0x00007814U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L           (0x00007818U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H           (0x0000781CU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL                   (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0              (0x00008004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1              (0x00008008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2              (0x0000800CU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L           (0x00008010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H           (0x00008014U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L             (0x00008018U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H             (0x0000801CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL                   (0x00008800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0              (0x00008804U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1              (0x00008808U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2              (0x0000880CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L           (0x00008810U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H           (0x00008814U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L             (0x00008818U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H             (0x0000881CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL                   (0x00008820U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0              (0x00008824U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1              (0x00008828U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2              (0x0000882CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L           (0x00008830U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H           (0x00008834U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L             (0x00008838U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H             (0x0000883CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL                   (0x00008840U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0              (0x00008844U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1              (0x00008848U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2              (0x0000884CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L           (0x00008850U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H           (0x00008854U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L             (0x00008858U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H             (0x0000885CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL                   (0x00008860U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0              (0x00008864U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1              (0x00008868U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2              (0x0000886CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L           (0x00008870U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H           (0x00008874U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L             (0x00008878U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H             (0x0000887CU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL              (0x00009800U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0         (0x00009804U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1         (0x00009808U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2         (0x0000980CU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L      (0x00009810U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_H      (0x00009814U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L        (0x00009818U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_H        (0x0000981CU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL              (0x00009C00U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0         (0x00009C04U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1         (0x00009C08U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2         (0x00009C0CU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L      (0x00009C10U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_H      (0x00009C14U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L        (0x00009C18U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_H        (0x00009C1CU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL              (0x0000A000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0         (0x0000A004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1         (0x0000A008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2         (0x0000A00CU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L      (0x0000A010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_H      (0x0000A014U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L        (0x0000A018U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_H        (0x0000A01CU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL              (0x0000A400U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0         (0x0000A404U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1         (0x0000A408U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2         (0x0000A40CU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L      (0x0000A410U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_H      (0x0000A414U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L        (0x0000A418U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_H        (0x0000A41CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL              (0x0000A800U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0         (0x0000A804U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1         (0x0000A808U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2         (0x0000A80CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L      (0x0000A810U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H      (0x0000A814U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L        (0x0000A818U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H        (0x0000A81CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL              (0x0000AC00U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0         (0x0000AC04U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1         (0x0000AC08U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2         (0x0000AC0CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L      (0x0000AC10U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H      (0x0000AC14U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L        (0x0000AC18U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H        (0x0000AC1CU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL               (0x0000B800U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0          (0x0000B804U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1          (0x0000B808U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2          (0x0000B80CU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L       (0x0000B810U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_H       (0x0000B814U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L         (0x0000B818U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000B81CU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL               (0x0000BC00U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0          (0x0000BC04U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1          (0x0000BC08U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2          (0x0000BC0CU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L       (0x0000BC10U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_H       (0x0000BC14U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L         (0x0000BC18U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000BC1CU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL               (0x0000C000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0          (0x0000C004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1          (0x0000C008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2          (0x0000C00CU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L       (0x0000C010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_H       (0x0000C014U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L         (0x0000C018U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000C01CU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL               (0x0000C400U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0          (0x0000C404U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1          (0x0000C408U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2          (0x0000C40CU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L       (0x0000C410U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_H       (0x0000C414U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L         (0x0000C418U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000C41CU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL               (0x0000D000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0          (0x0000D004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1          (0x0000D008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2          (0x0000D00CU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L       (0x0000D010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_H       (0x0000D014U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L         (0x0000D018U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000D01CU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL               (0x0000D400U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0          (0x0000D404U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1          (0x0000D408U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2          (0x0000D40CU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L       (0x0000D410U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_H       (0x0000D414U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L         (0x0000D418U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_H         (0x0000D41CU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL              (0x0000E000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0         (0x0000E004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1         (0x0000E008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2         (0x0000E00CU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L      (0x0000E010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_H      (0x0000E014U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L        (0x0000E018U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_H        (0x0000E01CU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL              (0x0000E400U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0         (0x0000E404U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1         (0x0000E408U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2         (0x0000E40CU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L      (0x0000E410U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_H      (0x0000E414U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L        (0x0000E418U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_H        (0x0000E41CU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL                (0x0000F000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0           (0x0000F004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1           (0x0000F008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2           (0x0000F00CU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L        (0x0000F010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_H        (0x0000F014U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L          (0x0000F018U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_H          (0x0000F01CU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00010000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00010004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00010008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001000CU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00010010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00010014U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00010018U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001001CU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00010400U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00010404U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00010408U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001040CU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00010410U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00010414U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00010418U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001041CU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00010800U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00010804U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00010808U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001080CU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00010810U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00010814U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00010818U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001081CU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00010C00U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00010C04U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00010C08U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x00010C0CU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00010C10U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00010C14U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00010C18U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x00010C1CU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00011000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00011004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00011008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001100CU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00011010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00011014U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00011018U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001101CU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00011400U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00011404U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00011408U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001140CU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00011410U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00011414U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00011418U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001141CU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00011800U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00011804U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00011808U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001180CU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00011810U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00011814U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00011818U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001181CU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00011C00U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00011C04U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00011C08U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x00011C0CU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00011C10U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00011C14U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00011C18U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x00011C1CU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00012000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00012004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00012008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001200CU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00012010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00012014U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00012018U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001201CU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL  (0x00012400U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00012404U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00012408U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001240CU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00012410U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00012414U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00012418U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001241CU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00012800U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00012804U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00012808U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001280CU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00012810U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00012814U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00012818U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001281CU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00012C00U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00012C04U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00012C08U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x00012C0CU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00012C10U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00012C14U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00012C18U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x00012C1CU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00013000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00013004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00013008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001300CU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00013010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00013014U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00013018U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001301CU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00013400U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00013404U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00013408U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001340CU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00013410U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00013414U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00013418U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001341CU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00013800U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00013804U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00013808U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001380CU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00013810U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00013814U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00013818U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001381CU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00013C00U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00013C04U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00013C08U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x00013C0CU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00013C10U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00013C14U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00013C18U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x00013C1CU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00014000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00014004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00014008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001400CU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00014010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00014014U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00014018U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001401CU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00014400U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00014404U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00014408U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001440CU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00014410U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00014414U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00014418U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001441CU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00014800U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00014804U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00014808U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x0001480CU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00014810U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00014814U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00014818U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x0001481CU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL (0x00014C00U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 (0x00014C04U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 (0x00014C08U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 (0x00014C0CU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L (0x00014C10U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H (0x00014C14U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L (0x00014C18U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H (0x00014C1CU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL                       (0x00016000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0                  (0x00016004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1                  (0x00016008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2                  (0x0001600CU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L               (0x00016010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H               (0x00016014U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00016018U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H                 (0x0001601CU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL                       (0x00016400U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0                  (0x00016404U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1                  (0x00016408U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2                  (0x0001640CU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L               (0x00016410U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H               (0x00016414U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00016418U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H                 (0x0001641CU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL                       (0x00016800U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0                  (0x00016804U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1                  (0x00016808U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2                  (0x0001680CU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L               (0x00016810U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H               (0x00016814U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00016818U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H                 (0x0001681CU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL                       (0x00016C00U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0                  (0x00016C04U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1                  (0x00016C08U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2                  (0x00016C0CU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L               (0x00016C10U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H               (0x00016C14U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00016C18U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H                 (0x00016C1CU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL                       (0x00017000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0                  (0x00017004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1                  (0x00017008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2                  (0x0001700CU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L               (0x00017010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H               (0x00017014U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00017018U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H                 (0x0001701CU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL                       (0x00017400U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0                  (0x00017404U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1                  (0x00017408U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2                  (0x0001740CU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L               (0x00017410U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H               (0x00017414U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00017418U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H                 (0x0001741CU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL                       (0x00017800U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0                  (0x00017804U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1                  (0x00017808U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2                  (0x0001780CU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L               (0x00017810U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H               (0x00017814U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00017818U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H                 (0x0001781CU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL                       (0x00017C00U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0                  (0x00017C04U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1                  (0x00017C08U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2                  (0x00017C0CU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L               (0x00017C10U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H               (0x00017C14U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L                 (0x00017C18U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H                 (0x00017C1CU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL               (0x00019000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x00019004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x00019008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001900CU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x00019010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x00019014U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x00019018U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001901CU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL               (0x00019400U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x00019404U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x00019408U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001940CU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x00019410U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x00019414U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x00019418U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001941CU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL               (0x00019800U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x00019804U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x00019808U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001980CU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x00019810U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x00019814U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x00019818U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001981CU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL               (0x00019C00U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x00019C04U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x00019C08U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x00019C0CU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x00019C10U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x00019C14U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x00019C18U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x00019C1CU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL               (0x0001A000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x0001A004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x0001A008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001A00CU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x0001A010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x0001A014U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x0001A018U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001A01CU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL               (0x0001A400U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x0001A404U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x0001A408U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001A40CU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x0001A410U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x0001A414U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x0001A418U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001A41CU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL               (0x0001A800U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x0001A804U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x0001A808U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001A80CU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x0001A810U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x0001A814U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x0001A818U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001A81CU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL               (0x0001AC00U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x0001AC04U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x0001AC08U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001AC0CU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x0001AC10U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x0001AC14U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x0001AC18U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001AC1CU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL               (0x0001B000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x0001B004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x0001B008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001B00CU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x0001B010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x0001B014U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x0001B018U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001B01CU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL               (0x0001B400U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0          (0x0001B404U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1          (0x0001B408U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2          (0x0001B40CU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L       (0x0001B410U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H       (0x0001B414U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L         (0x0001B418U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H         (0x0001B41CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001C000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001C004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001C008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001C00CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001C010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001C014U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001C018U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001C01CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001C020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001C024U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001C028U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001C02CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001C030U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001C034U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001C038U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001C03CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001C040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001C044U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001C048U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001C04CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001C050U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001C054U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001C058U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001C05CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001C060U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001C064U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001C068U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001C06CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001C070U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001C074U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001C078U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001C07CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001C400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001C404U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001C408U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001C40CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001C410U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001C414U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001C418U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001C41CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001C420U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001C424U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001C428U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001C42CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001C430U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001C434U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001C438U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001C43CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001C440U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001C444U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001C448U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001C44CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001C450U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001C454U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001C458U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001C45CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001C460U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001C464U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001C468U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001C46CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001C470U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001C474U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001C478U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001C47CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001C800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001C804U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001C808U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001C80CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001C810U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001C814U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001C818U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001C81CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001C820U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001C824U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001C828U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001C82CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001C830U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001C834U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001C838U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001C83CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001C840U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001C844U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001C848U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001C84CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001C850U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001C854U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001C858U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001C85CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001C860U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001C864U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001C868U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001C86CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001C870U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001C874U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001C878U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001C87CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001CC00U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001CC04U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001CC08U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001CC0CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001CC10U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001CC14U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001CC18U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001CC1CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001CC20U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001CC24U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001CC28U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001CC2CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001CC30U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001CC34U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001CC38U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001CC3CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001CC40U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001CC44U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001CC48U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001CC4CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001CC50U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001CC54U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001CC58U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001CC5CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001CC60U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001CC64U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001CC68U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001CC6CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001CC70U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001CC74U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001CC78U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001CC7CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001D000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001D004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001D008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001D00CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001D010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001D014U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001D018U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001D01CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001D020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001D024U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001D028U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001D02CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001D030U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001D034U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001D038U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001D03CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001D040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001D044U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001D048U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001D04CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001D050U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001D054U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001D058U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001D05CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001D060U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001D064U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001D068U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001D06CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001D070U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001D074U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001D078U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001D07CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001D400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001D404U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001D408U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001D40CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001D410U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001D414U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001D418U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001D41CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001D420U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001D424U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001D428U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001D42CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001D430U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001D434U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001D438U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001D43CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001D440U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001D444U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001D448U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001D44CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001D450U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001D454U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001D458U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001D45CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001D460U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001D464U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001D468U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001D46CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001D470U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001D474U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001D478U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001D47CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001D800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001D804U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001D808U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001D80CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001D810U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001D814U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001D818U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001D81CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001D820U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001D824U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001D828U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001D82CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001D830U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001D834U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001D838U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001D83CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001D840U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001D844U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001D848U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001D84CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001D850U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001D854U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001D858U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001D85CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001D860U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001D864U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001D868U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001D86CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001D870U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001D874U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001D878U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001D87CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001DC00U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001DC04U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001DC08U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001DC0CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001DC10U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001DC14U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001DC18U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001DC1CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001DC20U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001DC24U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001DC28U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001DC2CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001DC30U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001DC34U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001DC38U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001DC3CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001DC40U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001DC44U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001DC48U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001DC4CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001DC50U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001DC54U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001DC58U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001DC5CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001DC60U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001DC64U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001DC68U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001DC6CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001DC70U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001DC74U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001DC78U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001DC7CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001E000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001E004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001E008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001E00CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001E010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001E014U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001E018U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001E01CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001E020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001E024U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001E028U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001E02CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001E030U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001E034U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001E038U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001E03CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001E040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001E044U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001E048U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001E04CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001E050U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001E054U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001E058U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001E05CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001E060U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001E064U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001E068U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001E06CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001E070U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001E074U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001E078U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001E07CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL           (0x0001E400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0      (0x0001E404U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1      (0x0001E408U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2      (0x0001E40CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L   (0x0001E410U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H   (0x0001E414U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L     (0x0001E418U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H     (0x0001E41CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL           (0x0001E420U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0      (0x0001E424U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1      (0x0001E428U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2      (0x0001E42CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L   (0x0001E430U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H   (0x0001E434U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L     (0x0001E438U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H     (0x0001E43CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL           (0x0001E440U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0      (0x0001E444U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1      (0x0001E448U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2      (0x0001E44CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L   (0x0001E450U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H   (0x0001E454U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L     (0x0001E458U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H     (0x0001E45CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL           (0x0001E460U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0      (0x0001E464U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1      (0x0001E468U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2      (0x0001E46CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L   (0x0001E470U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H   (0x0001E474U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L     (0x0001E478U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H     (0x0001E47CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL          (0x0001E800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0     (0x0001E804U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1     (0x0001E808U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2     (0x0001E80CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L  (0x0001E810U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H  (0x0001E814U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L    (0x0001E818U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H    (0x0001E81CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL          (0x0001E820U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0     (0x0001E824U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1     (0x0001E828U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2     (0x0001E82CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L  (0x0001E830U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H  (0x0001E834U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L    (0x0001E838U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H    (0x0001E83CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL          (0x0001E840U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0     (0x0001E844U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1     (0x0001E848U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2     (0x0001E84CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L  (0x0001E850U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H  (0x0001E854U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L    (0x0001E858U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H    (0x0001E85CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL          (0x0001E860U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0     (0x0001E864U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1     (0x0001E868U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2     (0x0001E86CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L  (0x0001E870U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H  (0x0001E874U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L    (0x0001E878U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H    (0x0001E87CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL          (0x0001EC00U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0     (0x0001EC04U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1     (0x0001EC08U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2     (0x0001EC0CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L  (0x0001EC10U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H  (0x0001EC14U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L    (0x0001EC18U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H    (0x0001EC1CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL          (0x0001EC20U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0     (0x0001EC24U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1     (0x0001EC28U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2     (0x0001EC2CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L  (0x0001EC30U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H  (0x0001EC34U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L    (0x0001EC38U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H    (0x0001EC3CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL          (0x0001EC40U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0     (0x0001EC44U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1     (0x0001EC48U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2     (0x0001EC4CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L  (0x0001EC50U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H  (0x0001EC54U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L    (0x0001EC58U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H    (0x0001EC5CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL          (0x0001EC60U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0     (0x0001EC64U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1     (0x0001EC68U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2     (0x0001EC6CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L  (0x0001EC70U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H  (0x0001EC74U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L    (0x0001EC78U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H    (0x0001EC7CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL          (0x0001F000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0     (0x0001F004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1     (0x0001F008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2     (0x0001F00CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L  (0x0001F010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H  (0x0001F014U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L    (0x0001F018U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H    (0x0001F01CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL          (0x0001F020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0     (0x0001F024U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1     (0x0001F028U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2     (0x0001F02CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L  (0x0001F030U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H  (0x0001F034U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L    (0x0001F038U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H    (0x0001F03CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL          (0x0001F040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0     (0x0001F044U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1     (0x0001F048U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2     (0x0001F04CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L  (0x0001F050U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H  (0x0001F054U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L    (0x0001F058U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H    (0x0001F05CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL          (0x0001F060U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0     (0x0001F064U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1     (0x0001F068U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2     (0x0001F06CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L  (0x0001F070U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H  (0x0001F074U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L    (0x0001F078U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H    (0x0001F07CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL          (0x0001F400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0     (0x0001F404U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1     (0x0001F408U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2     (0x0001F40CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L  (0x0001F410U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H  (0x0001F414U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L    (0x0001F418U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H    (0x0001F41CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL          (0x0001F420U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0     (0x0001F424U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1     (0x0001F428U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2     (0x0001F42CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L  (0x0001F430U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H  (0x0001F434U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L    (0x0001F438U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H    (0x0001F43CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL          (0x0001F440U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0     (0x0001F444U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1     (0x0001F448U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2     (0x0001F44CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L  (0x0001F450U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H  (0x0001F454U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L    (0x0001F458U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H    (0x0001F45CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL          (0x0001F460U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0     (0x0001F464U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1     (0x0001F468U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2     (0x0001F46CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L  (0x0001F470U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H  (0x0001F474U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L    (0x0001F478U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H    (0x0001F47CU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL (0x00020000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0 (0x00020004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1 (0x00020008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2 (0x0002000CU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L (0x00020010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H (0x00020014U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L (0x00020018U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H (0x0002001CU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL  (0x00022000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0 (0x00022004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1 (0x00022008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2 (0x0002200CU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L (0x00022010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H (0x00022014U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L (0x00022018U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H (0x0002201CU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL (0x00022400U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0 (0x00022404U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1 (0x00022408U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2 (0x0002240CU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L (0x00022410U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H (0x00022414U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L (0x00022418U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H (0x0002241CU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL  (0x0003FC00U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 (0x0003FC04U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 (0x0003FC08U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 (0x0003FC0CU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L (0x0003FC10U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H (0x0003FC14U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L (0x0003FC18U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H (0x0003FC1CU)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03000000U)

/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03000FFFU)

/* EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03008000U)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03008FFFU)

/* EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM0_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03010000U)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03010FFFU)

/* EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003018U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03018000U)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003018U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03018FFFU)

/* EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM1_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03020000U)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03020FFFU)

/* EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003028U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03028000U)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003028U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03028FFFU)

/* EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM2_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003030U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03030000U)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003030U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03030FFFU)

/* EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003038U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03038000U)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003038U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03038FFFU)

/* EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM3_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03040000U)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03040FFFU)

/* EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003048U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03048000U)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003048U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03048FFFU)

/* EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM4_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX  (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK   (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT  (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL    (0x00000000U)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003050U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03050000U)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003050U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03050FFFU)

/* EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_EPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK  (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX   (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_CONTROL_RESETVAL   (0x00000000U)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003058U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03058000U)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003058U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03058FFFU)

/* EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EHRPWM5_HRPWM_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003200U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03200000U)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003200U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03200FFFU)

/* EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP0_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003210U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03210000U)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003210U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03210FFFU)

/* EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP1_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003220U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03220000U)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003220U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03220FFFU)

/* EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_EQEP2_EQEP_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003100U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03100000U)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003100U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03100FFFU)

/* ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP0_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003110U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03110000U)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003110U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03110FFFU)

/* ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP1_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003120U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03120000U)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003120U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03120FFFU)

/* ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ECAP2_ECAP_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C0_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK     (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT    (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX      (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK       (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT      (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_CONTROL_RESETVAL        (0x00000000U)

/* I2C0_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL   (0x00000000U)

/* I2C0_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL   (0x00000000U)

/* I2C0_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL   (0x00000000U)

/* I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02000000U)

/* I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL  (0x02000FFFU)

/* I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C0_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL  (0x00000000U)

/* I2C1_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK     (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT    (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX      (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK       (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT      (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_CONTROL_RESETVAL        (0x00000000U)

/* I2C1_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL   (0x00000000U)

/* I2C1_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL   (0x00000000U)

/* I2C1_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL   (0x00000000U)

/* I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02010000U)

/* I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002010U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL  (0x02010FFFU)

/* I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C1_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL  (0x00000000U)

/* I2C2_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK     (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT    (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX      (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK       (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT      (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_CONTROL_RESETVAL        (0x00000000U)

/* I2C2_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL   (0x00000000U)

/* I2C2_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL   (0x00000000U)

/* I2C2_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL   (0x00000000U)

/* I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002020U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02020000U)

/* I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002020U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL  (0x02020FFFU)

/* I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C2_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL  (0x00000000U)

/* I2C3_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK     (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT    (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX      (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK       (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT      (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_CONTROL_RESETVAL        (0x00000000U)

/* I2C3_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL   (0x00000000U)

/* I2C3_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL   (0x00000000U)

/* I2C3_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL   (0x00000000U)

/* I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002030U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02030000U)

/* I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002030U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL  (0x02030FFFU)

/* I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C3_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL  (0x00000000U)

/* I2C4_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK     (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT    (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX      (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK       (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT      (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_CONTROL_RESETVAL        (0x00000000U)

/* I2C4_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL   (0x00000000U)

/* I2C4_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL   (0x00000000U)

/* I2C4_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL   (0x00000000U)

/* I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002040U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02040000U)

/* I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002040U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL  (0x02040FFFU)

/* I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C4_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL  (0x00000000U)

/* I2C5_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK     (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT    (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX      (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK       (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT      (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_CONTROL_RESETVAL        (0x00000000U)

/* I2C5_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL   (0x00000000U)

/* I2C5_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL   (0x00000000U)

/* I2C5_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL   (0x00000000U)

/* I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002050U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02050000U)

/* I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002050U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL  (0x02050FFFU)

/* I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C5_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL  (0x00000000U)

/* I2C6_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK     (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT    (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX      (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK       (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT      (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_CONTROL_RESETVAL        (0x00000000U)

/* I2C6_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL   (0x00000000U)

/* I2C6_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL   (0x00000000U)

/* I2C6_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL   (0x00000000U)

/* I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002060U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02060000U)

/* I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002060U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL  (0x02060FFFU)

/* I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I2C6_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL  (0x00000000U)

/* ATL0_ATL_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_ENABLE_MASK       (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT      (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_ENABLE_MAX        (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_LOCK_MASK         (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT        (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL     (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_LOCK_MAX          (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK   (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT  (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK   (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT  (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_CONTROL_RESETVAL          (0x00000000U)

/* ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_0_RESETVAL     (0x00000000U)

/* ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_1_RESETVAL     (0x00000000U)

/* ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_PERMISSION_2_RESETVAL     (0x00000000U)

/* ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000031F0U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL  (0x031F0000U)

/* ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL  (0x00000000U)

/* ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000031F0U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL    (0x031F0FFFU)

/* ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_ATL0_ATL_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL    (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_ENABLE_MASK       (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT      (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_ENABLE_MAX        (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_LOCK_MASK         (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT        (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL     (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_LOCK_MAX          (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK   (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT  (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK   (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT  (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_CONTROL_RESETVAL          (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_0_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_1_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_PERMISSION_2_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000020A0U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL  (0x020A0000U)

/* I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL  (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000020A0U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL    (0x020A0FFFU)

/* I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL    (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_ENABLE_MASK       (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_ENABLE_SHIFT      (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_ENABLE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_ENABLE_MAX        (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_LOCK_MASK         (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_LOCK_SHIFT        (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_LOCK_RESETVAL     (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_LOCK_MAX          (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_BACKGROUND_MASK   (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT  (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_BACKGROUND_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_CACHE_MODE_MASK   (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT  (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_CACHE_MODE_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_CONTROL_RESETVAL          (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_0_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_1_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_PERMISSION_2_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A74U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_L_RESETVAL  (0x02A74000U)

/* I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_START_ADDRESS_H_RESETVAL  (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A74U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_L_RESETVAL    (0x02A74FFFU)

/* I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_1_END_ADDRESS_H_RESETVAL    (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_ENABLE_MASK       (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_ENABLE_SHIFT      (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_ENABLE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_ENABLE_MAX        (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_LOCK_MASK         (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_LOCK_SHIFT        (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_LOCK_RESETVAL     (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_LOCK_MAX          (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_BACKGROUND_MASK   (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT  (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_BACKGROUND_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_CACHE_MODE_MASK   (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT  (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_CACHE_MODE_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_CONTROL_RESETVAL          (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_0_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_1_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_PERMISSION_2_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A75U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_L_RESETVAL  (0x02A75000U)

/* I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_START_ADDRESS_H_RESETVAL  (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A75U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_L_RESETVAL    (0x02A75FFFU)

/* I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_2_END_ADDRESS_H_RESETVAL    (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_ENABLE_MASK       (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_ENABLE_SHIFT      (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_ENABLE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_ENABLE_MAX        (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_LOCK_MASK         (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_LOCK_SHIFT        (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_LOCK_RESETVAL     (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_LOCK_MAX          (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_BACKGROUND_MASK   (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT  (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_BACKGROUND_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_CACHE_MODE_MASK   (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT  (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_CACHE_MODE_MAX    (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_CONTROL_RESETVAL          (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_0_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_1_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX  (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_PERMISSION_2_RESETVAL     (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000020A8U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_L_RESETVAL  (0x020A8000U)

/* I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_START_ADDRESS_H_RESETVAL  (0x00000000U)

/* I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000020A8U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_L_RESETVAL    (0x020A8FFFU)

/* I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_I3C0_I3C_VBP_FW_REGION_3_END_ADDRESS_H_RESETVAL    (0x00000000U)

/* RTI0_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* RTI0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002200U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02200000U)

/* RTI0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002200U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02200FFFU)

/* RTI0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI1_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* RTI1_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI1_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI1_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI1_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002210U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02210000U)

/* RTI1_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI1_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002210U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02210FFFU)

/* RTI1_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI1_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI2_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* RTI2_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI2_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI2_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI2_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002220U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02220000U)

/* RTI2_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI2_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002220U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02220FFFU)

/* RTI2_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI2_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI3_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* RTI3_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI3_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI3_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI3_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002230U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02230000U)

/* RTI3_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI3_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002230U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02230FFFU)

/* RTI3_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI3_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002240U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02240000U)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002240U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02240FFFU)

/* IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_4_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002250U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02250000U)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002250U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02250FFFU)

/* IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_IRTI_CFG1_MAIN_A72_5_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI28_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* RTI28_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI28_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI28_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI28_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000023C0U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x023C0000U)

/* RTI28_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI28_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000023C0U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x023C0FFFU)

/* RTI28_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI28_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI29_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* RTI29_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI29_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI29_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI29_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000023D0U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x023D0000U)

/* RTI29_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI29_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000023D0U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x023D0FFFU)

/* RTI29_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI29_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI30_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* RTI30_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI30_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI30_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI30_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000023E0U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x023E0000U)

/* RTI30_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI30_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000023E0U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x023E0FFFU)

/* RTI30_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI30_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI31_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* RTI31_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI31_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI31_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI31_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000023F0U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x023F0000U)

/* RTI31_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI31_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000023F0U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x023F0FFFU)

/* RTI31_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI31_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI16_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* RTI16_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI16_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI16_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI16_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002300U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02300000U)

/* RTI16_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI16_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002300U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02300FFFU)

/* RTI16_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI16_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI17_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* RTI17_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI17_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI17_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI17_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002310U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02310000U)

/* RTI17_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI17_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002310U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02310FFFU)

/* RTI17_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI17_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI24_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* RTI24_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI24_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI24_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI24_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002380U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02380000U)

/* RTI24_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI24_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002380U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02380FFFU)

/* RTI24_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI24_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI25_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_ENABLE_MASK  (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_ENABLE_MAX   (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_LOCK_MASK    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT   (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_LOCK_MAX     (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_CONTROL_RESETVAL     (0x00000000U)

/* RTI25_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* RTI25_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* RTI25_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* RTI25_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002390U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02390000U)

/* RTI25_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI25_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002390U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02390FFFU)

/* RTI25_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI25_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI15_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_ENABLE_MASK    (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_ENABLE_MAX     (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_LOCK_MASK      (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT     (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_LOCK_MAX       (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_CONTROL_RESETVAL       (0x00000000U)

/* RTI15_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_0_RESETVAL  (0x00000000U)

/* RTI15_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_1_RESETVAL  (0x00000000U)

/* RTI15_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_PERMISSION_2_RESETVAL  (0x00000000U)

/* RTI15_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000022F0U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x022F0000U)

/* RTI15_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* RTI15_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000022F0U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x022F0FFFU)

/* RTI15_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_RTI15_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002400U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02400000U)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002400U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02400FFFU)

/* TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER0_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002410U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02410000U)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002410U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02410FFFU)

/* TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER1_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002420U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02420000U)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002420U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02420FFFU)

/* TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER2_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002430U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02430000U)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002430U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02430FFFU)

/* TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER3_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002440U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02440000U)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002440U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02440FFFU)

/* TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER4_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002450U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02450000U)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002450U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02450FFFU)

/* TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER5_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002460U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02460000U)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002460U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02460FFFU)

/* TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER6_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002470U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02470000U)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002470U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02470FFFU)

/* TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER7_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002480U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02480000U)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002480U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02480FFFU)

/* TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER8_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002490U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02490000U)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002490U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02490FFFU)

/* TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER9_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000024A0U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x024A0000U)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000024A0U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x024A0FFFU)

/* TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER10_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000024B0U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x024B0000U)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000024B0U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x024B0FFFU)

/* TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER11_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000024C0U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x024C0000U)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000024C0U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x024C0FFFU)

/* TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER12_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000024D0U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x024D0000U)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000024D0U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x024D0FFFU)

/* TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER13_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000024E0U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x024E0000U)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000024E0U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x024E0FFFU)

/* TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER14_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000024F0U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x024F0000U)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000024F0U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x024F0FFFU)

/* TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER15_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002500U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02500000U)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002500U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02500FFFU)

/* TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER16_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002510U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02510000U)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002510U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02510FFFU)

/* TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER17_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002520U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02520000U)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002520U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02520FFFU)

/* TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER18_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002530U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02530000U)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002530U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02530FFFU)

/* TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_TIMER19_TIMER_CFG_VBP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCSPI0_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI0_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI0_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI0_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002100U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02100000U)

/* MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002100U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02100FFFU)

/* MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI0_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* MCSPI1_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI1_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI1_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI1_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002110U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02110000U)

/* MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002110U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02110FFFU)

/* MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI1_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* MCSPI2_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI2_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI2_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI2_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002120U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02120000U)

/* MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002120U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02120FFFU)

/* MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI2_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* MCSPI3_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI3_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI3_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI3_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002130U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02130000U)

/* MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002130U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02130FFFU)

/* MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI3_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* MCSPI4_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI4_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI4_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI4_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002140U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02140000U)

/* MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002140U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02140FFFU)

/* MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI4_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* MCSPI5_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI5_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI5_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI5_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002150U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02150000U)

/* MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002150U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02150FFFU)

/* MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI5_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* MCSPI6_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI6_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI6_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI6_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002160U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02160000U)

/* MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002160U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02160FFFU)

/* MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI6_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* MCSPI7_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_ENABLE_MASK           (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT          (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL       (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_ENABLE_MAX            (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_LOCK_MASK             (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT            (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL         (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_LOCK_MAX              (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK       (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT      (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK       (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT      (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL   (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX        (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_CONTROL_RESETVAL              (0x00000000U)

/* MCSPI7_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_0_RESETVAL         (0x00000000U)

/* MCSPI7_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_1_RESETVAL         (0x00000000U)

/* MCSPI7_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK     (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT    (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX      (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_PERMISSION_2_RESETVAL         (0x00000000U)

/* MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002170U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL      (0x02170000U)

/* MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL      (0x00000000U)

/* MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002170U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL        (0x02170FFFU)

/* MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCSPI7_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL        (0x00000000U)

/* UART0_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002800U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02800000U)

/* UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002800U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02800FFFU)

/* UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART0_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART1_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002810U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02810000U)

/* UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002810U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02810FFFU)

/* UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART1_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART2_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002820U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02820000U)

/* UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002820U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02820FFFU)

/* UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART2_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART3_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002830U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02830000U)

/* UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002830U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02830FFFU)

/* UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART3_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART4_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002840U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02840000U)

/* UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002840U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02840FFFU)

/* UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART4_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART5_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002850U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02850000U)

/* UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002850U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02850FFFU)

/* UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART5_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART6_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002860U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02860000U)

/* UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002860U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02860FFFU)

/* UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART6_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART7_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002870U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02870000U)

/* UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002870U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02870FFFU)

/* UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART7_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART8_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002880U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02880000U)

/* UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002880U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02880FFFU)

/* UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART8_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* UART9_VBUSP_CBA_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MASK   (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_SHIFT  (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_ENABLE_MAX    (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MASK     (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_SHIFT    (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_LOCK_MAX      (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_CONTROL_RESETVAL      (0x00000000U)

/* UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002890U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02890000U)

/* UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002890U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02890FFFU)

/* UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_UART9_VBUSP_CBA_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002700U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02700000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002700U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02700FFFU)

/* MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002701U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02701000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002701U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02701FFFU)

/* MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A78U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A78000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A78U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A78FFFU)

/* MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002708U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02708000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000270FU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0270FFFFU)

/* MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN0_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002710U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02710000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002710U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02710FFFU)

/* MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002711U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02711000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002711U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02711FFFU)

/* MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A79U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A79000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A79U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A79FFFU)

/* MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002718U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02718000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000271FU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0271FFFFU)

/* MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN1_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002720U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02720000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002720U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02720FFFU)

/* MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002721U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02721000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002721U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02721FFFU)

/* MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A7AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A7A000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A7AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A7AFFFU)

/* MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002728U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02728000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000272FU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0272FFFFU)

/* MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN2_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002730U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02730000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002730U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02730FFFU)

/* MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002731U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02731000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002731U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02731FFFU)

/* MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A7BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A7B000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A7BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A7BFFFU)

/* MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002738U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02738000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000273FU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0273FFFFU)

/* MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN3_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002740U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02740000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002740U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02740FFFU)

/* MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002741U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02741000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002741U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02741FFFU)

/* MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A7CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A7C000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A7CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A7CFFFU)

/* MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002748U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02748000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000274FU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0274FFFFU)

/* MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN4_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002750U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02750000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002750U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02750FFFU)

/* MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002751U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02751000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002751U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02751FFFU)

/* MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A7DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A7D000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A7DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A7DFFFU)

/* MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002758U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02758000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000275FU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0275FFFFU)

/* MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN5_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002760U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02760000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002760U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02760FFFU)

/* MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002761U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02761000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002761U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02761FFFU)

/* MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A7EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A7E000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A7EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A7EFFFU)

/* MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002768U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02768000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000276FU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0276FFFFU)

/* MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN6_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002770U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02770000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002770U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02770FFFU)

/* MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002771U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02771000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002771U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02771FFFU)

/* MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A7FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A7F000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A7FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A7FFFFU)

/* MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002778U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02778000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000277FU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0277FFFFU)

/* MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN7_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002780U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02780000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002780U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02780FFFU)

/* MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002781U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02781000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002781U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02781FFFU)

/* MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A40U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A40000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A40U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A40FFFU)

/* MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002788U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02788000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000278FU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0278FFFFU)

/* MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN8_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL  (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002790U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02790000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002790U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02790FFFU)

/* MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL  (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002791U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x02791000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002791U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x02791FFFU)

/* MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL  (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A41U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A41000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A41U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A41FFFU)

/* MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX  (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL  (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002798U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x02798000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x0000279FU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x0279FFFFU)

/* MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN9_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027A0U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x027A0000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027A0U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x027A0FFFU)

/* MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027A1U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x027A1000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027A1U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x027A1FFFU)

/* MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A42U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A42000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A42U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A42FFFU)

/* MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027A8U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x027A8000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027AFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x027AFFFFU)

/* MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN10_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027B0U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x027B0000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027B0U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x027B0FFFU)

/* MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027B1U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x027B1000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027B1U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x027B1FFFU)

/* MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A43U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A43000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A43U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A43FFFU)

/* MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027B8U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x027B8000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027BFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x027BFFFFU)

/* MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN11_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027C0U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x027C0000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027C0U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x027C0FFFU)

/* MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027C1U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x027C1000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027C1U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x027C1FFFU)

/* MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A44U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A44000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A44U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A44FFFU)

/* MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027C8U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x027C8000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027CFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x027CFFFFU)

/* MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN12_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027D0U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x027D0000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027D0U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x027D0FFFU)

/* MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_CONTROL_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027D1U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_L_RESETVAL (0x027D1000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027D1U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_L_RESETVAL (0x027D1FFFU)

/* MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_1_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_CONTROL_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A45U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_L_RESETVAL (0x02A45000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A45U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_L_RESETVAL (0x02A45FFFU)

/* MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_2_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_CONTROL_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_0_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_1_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_PERMISSION_2_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027D8U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_L_RESETVAL (0x027D8000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027DFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_L_RESETVAL (0x027DFFFFU)

/* MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MCAN13_MCANSS_VBUSP_FW_REGION_3_END_ADDRESS_H_RESETVAL (0x00000000U)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x000027E0U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x027E0000U)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x000027E0U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x027E0FFFU)

/* PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_PDMA5_ECCAGGR_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* MISC_PSILSS12_CFG_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003404U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03404000U)

/* MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003404U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03404FFFU)

/* MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_MISC_PSILSS12_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* USART_PSILSS16_CFG_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00003400U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x03400000U)

/* USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00003400U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x03400FFFU)

/* USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_USART_PSILSS16_CFG_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MASK (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_ENABLE_MAX (0x0000000FU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_LOCK_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_BACKGROUND_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_CACHE_MODE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_CONTROL_RESETVAL (0x00000000U)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0 */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_0_RESETVAL (0x00000000U)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1 */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_1_RESETVAL (0x00000000U)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2 */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MASK (0x00000001U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MASK (0x00000002U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_SHIFT (0x00000001U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MASK (0x00000004U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_SHIFT (0x00000002U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MASK (0x00000008U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_SHIFT (0x00000003U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MASK (0x00000010U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_SHIFT (0x00000004U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MASK (0x00000020U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_SHIFT (0x00000005U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MASK (0x00000040U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_SHIFT (0x00000006U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MASK (0x00000080U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_SHIFT (0x00000007U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_SEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MASK (0x00000100U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_SHIFT (0x00000008U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MASK (0x00000200U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_SHIFT (0x00000009U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MASK (0x00000400U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_SHIFT (0x0000000AU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MASK (0x00000800U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_SHIFT (0x0000000BU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_SUPV_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MASK (0x00001000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_WRITE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MASK (0x00002000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_SHIFT (0x0000000DU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_READ_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MASK (0x00004000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_SHIFT (0x0000000EU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_CACHEABLE_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MASK (0x00008000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_SHIFT (0x0000000FU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_NONSEC_USER_DEBUG_MAX (0x00000001U)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MASK (0x00FF0000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_SHIFT (0x00000010U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_PRIV_ID_MAX (0x000000FFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_PERMISSION_2_RESETVAL (0x00000000U)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_RESETVAL (0x00002A8FU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_START_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_L_RESETVAL (0x02A8F000U)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_START_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_START_ADDRESS_H_RESETVAL (0x00000000U)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MASK (0xFFFFF000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_SHIFT (0x0000000CU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_RESETVAL (0x00002A8FU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_L_MAX (0x000FFFFFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MASK (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_RESETVAL (0x00000FFFU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_END_ADDRESS_LSB_MAX (0x00000FFFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_L_RESETVAL (0x02A8FFFFU)

/* CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H */

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MASK (0x0000FFFFU)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_SHIFT (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_RESETVAL (0x00000000U)
#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_END_ADDRESS_H_MAX (0x0000FFFFU)

#define CSL_IPPHY_CBASS_FW_CBASS_IPPHY0_CBASS_ERR_SLV_FW_REGION_0_END_ADDRESS_H_RESETVAL (0x00000000U)

/**************************************************************************
* Hardware Region  : Error Config port MMR
**************************************************************************/


/**************************************************************************
* Register Overlay Structure
**************************************************************************/

typedef struct {
    volatile uint32_t PID;                       /* Revision Register */
    volatile uint32_t DESTINATION_ID;            /* Destination ID Register */
    volatile uint8_t  Resv_36[28];
    volatile uint32_t EXCEPTION_LOGGING_HEADER0;   /* Exception Logging Header 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_HEADER1;   /* Exception Logging Header 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA0;   /* Exception Logging Data 0 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA1;   /* Exception Logging Data 1 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA2;   /* Exception Logging Data 2 Register */
    volatile uint32_t EXCEPTION_LOGGING_DATA3;   /* Exception Logging Data 3 Register */
    volatile uint8_t  Resv_80[20];
    volatile uint32_t ERR_INTR_RAW_STAT;         /* Global Interrupt Raw Status Register */
    volatile uint32_t ERR_INTR_ENABLED_STAT;     /* Global Interrupt Enabled Status Register */
    volatile uint32_t ERR_INTR_ENABLE_SET;       /* Interrupt Enable Set Register */
    volatile uint32_t ERR_INTR_ENABLE_CLR;       /* Interrupt Enable Clear Register */
    volatile uint32_t EOI;                       /* EOI Register */
} CSL_ipphy_cbass_errRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

#define CSL_IPPHY_CBASS_ERR_PID                                                      (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_DESTINATION_ID                                           (0x00000004U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0                                (0x00000024U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1                                (0x00000028U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA0                                  (0x0000002CU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA1                                  (0x00000030U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2                                  (0x00000034U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA3                                  (0x00000038U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_RAW_STAT                                        (0x00000050U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLED_STAT                                    (0x00000054U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_SET                                      (0x00000058U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_CLR                                      (0x0000005CU)
#define CSL_IPPHY_CBASS_ERR_EOI                                                      (0x00000060U)

/**************************************************************************
* Field Definition Macros
**************************************************************************/


/* PID */

#define CSL_IPPHY_CBASS_ERR_PID_MINOR_MASK                                           (0x0000003FU)
#define CSL_IPPHY_CBASS_ERR_PID_MINOR_SHIFT                                          (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_PID_MINOR_RESETVAL                                       (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_PID_MINOR_MAX                                            (0x0000003FU)

#define CSL_IPPHY_CBASS_ERR_PID_CUSTOM_MASK                                          (0x000000C0U)
#define CSL_IPPHY_CBASS_ERR_PID_CUSTOM_SHIFT                                         (0x00000006U)
#define CSL_IPPHY_CBASS_ERR_PID_CUSTOM_RESETVAL                                      (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_PID_CUSTOM_MAX                                           (0x00000003U)

#define CSL_IPPHY_CBASS_ERR_PID_MAJOR_MASK                                           (0x00000700U)
#define CSL_IPPHY_CBASS_ERR_PID_MAJOR_SHIFT                                          (0x00000008U)
#define CSL_IPPHY_CBASS_ERR_PID_MAJOR_RESETVAL                                       (0x00000001U)
#define CSL_IPPHY_CBASS_ERR_PID_MAJOR_MAX                                            (0x00000007U)

#define CSL_IPPHY_CBASS_ERR_PID_RTL_MASK                                             (0x0000F800U)
#define CSL_IPPHY_CBASS_ERR_PID_RTL_SHIFT                                            (0x0000000BU)
#define CSL_IPPHY_CBASS_ERR_PID_RTL_RESETVAL                                         (0x00000007U)
#define CSL_IPPHY_CBASS_ERR_PID_RTL_MAX                                              (0x0000001FU)

#define CSL_IPPHY_CBASS_ERR_PID_FUNC_MASK                                            (0x0FFF0000U)
#define CSL_IPPHY_CBASS_ERR_PID_FUNC_SHIFT                                           (0x00000010U)
#define CSL_IPPHY_CBASS_ERR_PID_FUNC_RESETVAL                                        (0x00000600U)
#define CSL_IPPHY_CBASS_ERR_PID_FUNC_MAX                                             (0x00000FFFU)

#define CSL_IPPHY_CBASS_ERR_PID_BU_MASK                                              (0x30000000U)
#define CSL_IPPHY_CBASS_ERR_PID_BU_SHIFT                                             (0x0000001CU)
#define CSL_IPPHY_CBASS_ERR_PID_BU_RESETVAL                                          (0x00000002U)
#define CSL_IPPHY_CBASS_ERR_PID_BU_MAX                                               (0x00000003U)

#define CSL_IPPHY_CBASS_ERR_PID_SCHEME_MASK                                          (0xC0000000U)
#define CSL_IPPHY_CBASS_ERR_PID_SCHEME_SHIFT                                         (0x0000001EU)
#define CSL_IPPHY_CBASS_ERR_PID_SCHEME_RESETVAL                                      (0x00000001U)
#define CSL_IPPHY_CBASS_ERR_PID_SCHEME_MAX                                           (0x00000003U)

#define CSL_IPPHY_CBASS_ERR_PID_RESETVAL                                             (0x66003900U)

/* DESTINATION_ID */

#define CSL_IPPHY_CBASS_ERR_DESTINATION_ID_DEST_ID_MASK                              (0x000000FFU)
#define CSL_IPPHY_CBASS_ERR_DESTINATION_ID_DEST_ID_SHIFT                             (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_DESTINATION_ID_DEST_ID_RESETVAL                          (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_DESTINATION_ID_DEST_ID_MAX                               (0x000000FFU)

#define CSL_IPPHY_CBASS_ERR_DESTINATION_ID_RESETVAL                                  (0x00000000U)

/* EXCEPTION_LOGGING_HEADER0 */

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MASK                   (0x000000FFU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_SHIFT                  (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_RESETVAL               (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_DEST_ID_MAX                    (0x000000FFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MASK                    (0x00FFFF00U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_SHIFT                   (0x00000008U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_RESETVAL                (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_SRC_ID_MAX                     (0x0000FFFFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MASK                    (0xFF000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_SHIFT                   (0x00000018U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_RESETVAL                (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_TYPE_F_MAX                     (0x000000FFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER0_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_HEADER1 */

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MASK                      (0x00FF0000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_SHIFT                     (0x00000010U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_CODE_MAX                       (0x000000FFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MASK                     (0xFF000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_SHIFT                    (0x00000018U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_GROUP_MAX                      (0x000000FFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_HEADER1_RESETVAL                       (0x00000000U)

/* EXCEPTION_LOGGING_DATA0 */

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MASK                      (0xFFFFFFFFU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_SHIFT                     (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA0_ADDR_L_MAX                       (0xFFFFFFFFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA0_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA1 */

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MASK                      (0x0000FFFFU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_SHIFT                     (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA1_ADDR_H_MAX                       (0x0000FFFFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA1_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA2 */

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MASK                     (0x000000FFU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_SHIFT                    (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_ID_MAX                      (0x000000FFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MASK                      (0x00000100U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_SHIFT                     (0x00000008U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_RESETVAL                  (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_SECURE_MAX                       (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MASK                        (0x00000200U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_SHIFT                       (0x00000009U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_RESETVAL                    (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_PRIV_MAX                         (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MASK                   (0x00000400U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_SHIFT                  (0x0000000AU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_RESETVAL               (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_CACHEABLE_MAX                    (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MASK                       (0x00000800U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_SHIFT                      (0x0000000BU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_RESETVAL                   (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_DEBUG_MAX                        (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MASK                        (0x00001000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_SHIFT                       (0x0000000CU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_RESETVAL                    (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_READ_MAX                         (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MASK                       (0x00002000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_SHIFT                      (0x0000000DU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_RESETVAL                   (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_WRITE_MAX                        (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MASK                     (0x0FFF0000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_SHIFT                    (0x00000010U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_ROUTEID_MAX                      (0x00000FFFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA2_RESETVAL                         (0x00000000U)

/* EXCEPTION_LOGGING_DATA3 */

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MASK                     (0x000003FFU)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_SHIFT                    (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_RESETVAL                 (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA3_BYTECNT_MAX                      (0x000003FFU)

#define CSL_IPPHY_CBASS_ERR_EXCEPTION_LOGGING_DATA3_RESETVAL                         (0x00000000U)

/* ERR_INTR_RAW_STAT */

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MASK                              (0x00000001U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_SHIFT                             (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_RESETVAL                          (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_RAW_STAT_INTR_MAX                               (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_RAW_STAT_RESETVAL                               (0x00000000U)

/* ERR_INTR_ENABLED_STAT */

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MASK                  (0x00000001U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_SHIFT                 (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_RESETVAL              (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLED_STAT_ENABLED_INTR_MAX                   (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLED_STAT_RESETVAL                           (0x00000000U)

/* ERR_INTR_ENABLE_SET */

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MASK                 (0x00000001U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_SHIFT                (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_RESETVAL             (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_SET_INTR_ENABLE_SET_MAX                  (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_SET_RESETVAL                             (0x00000000U)

/* ERR_INTR_ENABLE_CLR */

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MASK                 (0x00000001U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_SHIFT                (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_RESETVAL             (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_CLR_INTR_ENABLE_CLR_MAX                  (0x00000001U)

#define CSL_IPPHY_CBASS_ERR_ERR_INTR_ENABLE_CLR_RESETVAL                             (0x00000000U)

/* EOI */

#define CSL_IPPHY_CBASS_ERR_EOI_WR_MASK                                              (0x0000FFFFU)
#define CSL_IPPHY_CBASS_ERR_EOI_WR_SHIFT                                             (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EOI_WR_RESETVAL                                          (0x00000000U)
#define CSL_IPPHY_CBASS_ERR_EOI_WR_MAX                                               (0x0000FFFFU)

#define CSL_IPPHY_CBASS_ERR_EOI_RESETVAL                                             (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
