{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1541119699722 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "avalon_wrapper EP2C35F672I8 " "Selected device EP2C35F672I8 for design \"avalon_wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1541119699795 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541119699827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1541119699827 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1541119700058 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1541119700068 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541119700699 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541119700699 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541119700699 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C8 " "Device EP2C70F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541119700699 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1541119700699 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1541119700699 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 18016 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541119700711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 18017 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541119700711 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 18018 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1541119700711 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1541119700711 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541119700756 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "86 86 " "No exact pin location assignment(s) for 86 pins of 86 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pwm_out " "Pin pwm_out not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pwm_out } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 24 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pwm_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 863 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[0] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 780 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[1] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 781 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[5\] " "Pin address\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[5] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 785 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[6\] " "Pin address\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[6] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 786 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[7\] " "Pin address\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[7] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 787 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[8\] " "Pin address\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[8] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 788 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[9\] " "Pin address\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[9] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 789 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[10\] " "Pin address\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[10] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 790 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[11\] " "Pin address\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[11] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 791 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[12\] " "Pin address\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[12] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 792 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[13\] " "Pin address\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[13] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 793 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[14\] " "Pin address\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[14] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 794 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[15\] " "Pin address\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[15] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 795 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[0\] " "Pin readdata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[0] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 828 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[1\] " "Pin readdata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[1] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 829 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[2\] " "Pin readdata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[2] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 830 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[3\] " "Pin readdata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[3] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 831 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[4\] " "Pin readdata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[4] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 832 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[5\] " "Pin readdata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[5] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 833 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[6\] " "Pin readdata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[6] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 834 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[7\] " "Pin readdata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[7] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 835 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[8\] " "Pin readdata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[8] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 836 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[9\] " "Pin readdata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[9] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 837 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[10\] " "Pin readdata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[10] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 838 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[11\] " "Pin readdata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[11] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 839 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[12\] " "Pin readdata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[12] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 840 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[13\] " "Pin readdata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[13] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 841 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[14\] " "Pin readdata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[14] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 842 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[15\] " "Pin readdata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[15] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 843 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[16\] " "Pin readdata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[16] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 844 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[17\] " "Pin readdata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[17] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 845 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[18\] " "Pin readdata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[18] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 846 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[19\] " "Pin readdata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[19] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 847 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[20\] " "Pin readdata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[20] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 848 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[21\] " "Pin readdata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[21] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 849 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[22\] " "Pin readdata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[22] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 850 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[23\] " "Pin readdata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[23] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 851 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[24\] " "Pin readdata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[24] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 852 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[25\] " "Pin readdata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[25] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 853 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[26\] " "Pin readdata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[26] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 854 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[27\] " "Pin readdata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[27] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 855 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[28\] " "Pin readdata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[28] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 856 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[29\] " "Pin readdata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[29] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 857 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[30\] " "Pin readdata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[30] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 858 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "readdata\[31\] " "Pin readdata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { readdata[31] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 29 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { readdata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 859 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[4] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 784 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Pin read not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { read } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 26 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 864 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[3] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 783 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { address[2] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 25 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 782 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 860 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "encoder_in " "Pin encoder_in not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_in } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 862 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[1\] " "Pin writedata\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[1] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 797 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Pin write not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { write } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 28 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 865 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[0\] " "Pin writedata\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[0] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 796 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[2\] " "Pin writedata\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[2] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 798 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[3\] " "Pin writedata\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[3] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 799 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[4\] " "Pin writedata\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[4] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 800 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[5\] " "Pin writedata\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[5] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 801 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[6\] " "Pin writedata\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[6] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 802 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[7\] " "Pin writedata\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[7] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 803 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[8\] " "Pin writedata\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[8] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 804 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[9\] " "Pin writedata\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[9] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 805 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[10\] " "Pin writedata\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[10] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 806 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[11\] " "Pin writedata\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[11] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 807 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[12\] " "Pin writedata\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[12] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 808 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[13\] " "Pin writedata\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[13] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 809 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[14\] " "Pin writedata\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[14] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 810 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[15\] " "Pin writedata\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[15] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 811 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[16\] " "Pin writedata\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[16] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 812 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[17\] " "Pin writedata\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[17] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 813 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[18\] " "Pin writedata\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[18] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 814 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[19\] " "Pin writedata\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[19] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 815 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[20\] " "Pin writedata\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[20] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 816 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[21\] " "Pin writedata\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[21] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 817 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[22\] " "Pin writedata\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[22] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 818 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[23\] " "Pin writedata\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[23] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 819 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[24\] " "Pin writedata\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[24] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 820 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[25\] " "Pin writedata\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[25] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 821 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[26\] " "Pin writedata\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[26] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 822 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[27\] " "Pin writedata\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[27] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 823 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[28\] " "Pin writedata\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[28] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 824 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[29\] " "Pin writedata\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[29] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 825 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[30\] " "Pin writedata\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[30] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 826 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writedata\[31\] " "Pin writedata\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { writedata[31] } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 27 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { writedata[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 827 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1541119701030 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1541119701030 ""}
{ "Info" "ISTA_SDC_FOUND" "avalon_wrapper.sdc " "Reading SDC File: 'avalon_wrapper.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1541119701718 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "encoder_in " "Node: encoder_in was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1541119701804 "|avalon_wrapper|encoder_in"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1541119701865 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1541119701865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1541119701865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1541119701865 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1541119701865 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541119702461 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 860 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541119702461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "encoder_in (placed in PIN P1 (CLK3, LVDSCLK1n, Input)) " "Automatically promoted node encoder_in (placed in PIN P1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541119702461 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { encoder_in } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { encoder_in } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 862 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541119702461 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node rst (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541119702462 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "avalon_wrapper.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/avalon_wrapper.vhd" 22 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 861 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541119702462 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pid_controller:pid_controller_inst\|control_unit:control_unit_inst\|rst_encoder_pulse_counter  " "Automatically promoted node pid_controller:pid_controller_inst\|control_unit:control_unit_inst\|rst_encoder_pulse_counter " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1541119702462 ""}  } { { "../control_unit/control_unit.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/control_unit/control_unit.vhd" 11 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pid_controller:pid_controller_inst|control_unit:control_unit_inst|rst_encoder_pulse_counter } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 0 { 0 ""} 0 3172 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1541119702462 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1541119703346 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541119703360 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1541119703361 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541119703376 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1541119703393 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1541119703407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1541119703821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1541119703834 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1541119703834 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "83 unused 3.3V 50 33 0 " "Number of I/O pins in group: 83 (unused VREF, 3.3V VCCIO, 50 input, 33 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1541119703841 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1541119703841 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1541119703841 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 62 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1541119703842 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1541119703842 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1541119703842 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541119704019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1541119706836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541119714078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1541119714163 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1541119720380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541119720381 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1541119721549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1541119726078 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1541119726078 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541119727072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1541119727076 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1541119727076 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1541119727076 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.50 " "Total time spent on timing analysis during the Fitter is 4.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1541119727339 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541119727359 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "33 " "Found 33 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm_out 0 " "Pin \"pwm_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[0\] 0 " "Pin \"readdata\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[1\] 0 " "Pin \"readdata\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[2\] 0 " "Pin \"readdata\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[3\] 0 " "Pin \"readdata\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[4\] 0 " "Pin \"readdata\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[5\] 0 " "Pin \"readdata\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[6\] 0 " "Pin \"readdata\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[7\] 0 " "Pin \"readdata\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[8\] 0 " "Pin \"readdata\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[9\] 0 " "Pin \"readdata\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[10\] 0 " "Pin \"readdata\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[11\] 0 " "Pin \"readdata\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[12\] 0 " "Pin \"readdata\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[13\] 0 " "Pin \"readdata\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[14\] 0 " "Pin \"readdata\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[15\] 0 " "Pin \"readdata\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[16\] 0 " "Pin \"readdata\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[17\] 0 " "Pin \"readdata\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[18\] 0 " "Pin \"readdata\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[19\] 0 " "Pin \"readdata\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[20\] 0 " "Pin \"readdata\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[21\] 0 " "Pin \"readdata\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[22\] 0 " "Pin \"readdata\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[23\] 0 " "Pin \"readdata\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[24\] 0 " "Pin \"readdata\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[25\] 0 " "Pin \"readdata\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[26\] 0 " "Pin \"readdata\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[27\] 0 " "Pin \"readdata\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[28\] 0 " "Pin \"readdata\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[29\] 0 " "Pin \"readdata\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[30\] 0 " "Pin \"readdata\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "readdata\[31\] 0 " "Pin \"readdata\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1541119727584 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1541119727584 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541119729376 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1541119729878 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1541119731603 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1541119732182 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1541119732312 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1541119732509 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/output_files/avalon_wrapper.fit.smsg " "Generated suppressed messages file C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/output_files/avalon_wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1541119733364 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "900 " "Peak virtual memory: 900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541119735182 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 21:48:55 2018 " "Processing ended: Thu Nov 01 21:48:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541119735182 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541119735182 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541119735182 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1541119735182 ""}
