;redcode
;assert 1
	SPL 0, <402
	CMP -217, <-138
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB @121, 103
	SUB #416, 0
	JMZ 37, 9
	SUB -207, -140
	CMP 6, @10
	SUB #416, 0
	JMN @-107, 100
	JMN @-107, 100
	SUB 6, @10
	DJN -1, @-20
	MOV -1, <-20
	SUB <2, @-80
	JMP @612, #200
	CMP @127, 106
	MOV -1, <-20
	SUB <2, @-80
	ADD 210, 60
	MOV #271, <1
	SUB @121, 106
	CMP @127, 106
	SUB @121, 106
	SPL @300, 90
	SPL 0, <402
	ADD 3, 21
	SPL 0, <402
	JMN 120, 303
	SUB @121, 103
	SUB @121, 103
	MOV -61, <-20
	ADD 210, 60
	SPL 121, 353
	SUB @0, @2
	ADD 270, 60
	SLT <0, @2
	MOV -1, <-20
	SPL 0, <402
	CMP -217, <-138
	SPL 0, <402
	SUB <0, @2
	CMP -217, <-138
	SUB @121, 103
	ADD 210, 30
	DJN -1, @-20
	DJN -1, @-20
	MOV -1, <-20
