\doxysubsubsubsection{PLL Clock Source}
\hypertarget{group__RCC__PLL__Clock__Source}{}\label{group__RCC__PLL__Clock__Source}\index{PLL Clock Source@{PLL Clock Source}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga2a440b01eaeb8f3a6282598fc748ef1f}{RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}}~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga5a17d8f572153069f1914e622ca0f474}{RCC\+\_\+\+PLLSOURCE\+\_\+\+MSI}}~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+MSI
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga0e07703f1ccb3d60f8a47a2dc631c218}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}}~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI
\item 
\#define \mbox{\hyperlink{group__RCC__PLL__Clock__Source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}}~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__PLL__Clock__Source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}\label{group__RCC__PLL__Clock__Source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}}
\index{RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSE}{RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}

HSE clock selected as PLL entry clock source 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00515}{515}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLL__Clock__Source_ga0e07703f1ccb3d60f8a47a2dc631c218}\label{group__RCC__PLL__Clock__Source_ga0e07703f1ccb3d60f8a47a2dc631c218} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSI@{RCC\_PLLSOURCE\_HSI}}
\index{RCC\_PLLSOURCE\_HSI@{RCC\_PLLSOURCE\_HSI}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSI}{RCC\_PLLSOURCE\_HSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI}

HSI clock selected as PLL entry clock source 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00514}{514}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLL__Clock__Source_ga5a17d8f572153069f1914e622ca0f474}\label{group__RCC__PLL__Clock__Source_ga5a17d8f572153069f1914e622ca0f474} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_MSI@{RCC\_PLLSOURCE\_MSI}}
\index{RCC\_PLLSOURCE\_MSI@{RCC\_PLLSOURCE\_MSI}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_MSI}{RCC\_PLLSOURCE\_MSI}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+MSI~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+MSI}

MSI clock selected as PLL entry clock source 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00513}{513}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__PLL__Clock__Source_ga2a440b01eaeb8f3a6282598fc748ef1f}\label{group__RCC__PLL__Clock__Source_ga2a440b01eaeb8f3a6282598fc748ef1f} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_NONE@{RCC\_PLLSOURCE\_NONE}}
\index{RCC\_PLLSOURCE\_NONE@{RCC\_PLLSOURCE\_NONE}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_NONE}{RCC\_PLLSOURCE\_NONE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE~LL\+\_\+\+RCC\+\_\+\+PLLSOURCE\+\_\+\+NONE}

No clock selected as PLL entry clock source ~\newline
 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l00512}{512}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

