Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Thu May 02 18:50:34 2024
| Host         : LAPTOP-7NTTMRAQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TOP_timing_summary_routed.rpt -rpx TOP_timing_summary_routed.rpx
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: previous (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: subtraction (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: write_enable (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.490        0.000                      0                   29        0.151        0.000                      0                   29        4.500        0.000                       0                    36  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.490        0.000                      0                   29        0.151        0.000                      0                   29        4.500        0.000                       0                    36  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.490ns  (required time - arrival time)
  Source:                 register/register1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.228ns  (logic 0.747ns (33.522%)  route 1.481ns (66.478%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.712     5.315    register/clk_IBUF_BUFG
    SLICE_X1Y79          FDRE                                         r  register/register1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y79          FDRE (Prop_fdre_C_Q)         0.419     5.734 r  register/register1_reg[4]/Q
                         net (fo=1, routed)           0.958     6.691    register/register1[4]
    SLICE_X2Y79          LUT5 (Prop_lut5_I0_O)        0.328     7.019 r  register/readResult[4]_i_1/O
                         net (fo=1, routed)           0.524     7.543    register/readResult[4]_i_1_n_0
    SLICE_X2Y79          FDRE                                         r  register/readResult_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.594    15.017    register/clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  register/readResult_reg[4]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X2Y79          FDRE (Setup_fdre_C_D)       -0.223    15.033    register/readResult_reg[4]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.490    

Slack (MET) :             7.694ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.295ns  (logic 1.806ns (78.676%)  route 0.489ns (21.324%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.605 r  inst_time_mux/curr_state_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.605    inst_time_mux/curr_state_reg[16]_i_1_n_6
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.591    15.014    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[17]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    inst_time_mux/curr_state_reg[17]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.605    
  -------------------------------------------------------------------
                         slack                                  7.694    

Slack (MET) :             7.789ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 1.711ns (77.755%)  route 0.489ns (22.245%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.510 r  inst_time_mux/curr_state_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.510    inst_time_mux/curr_state_reg[16]_i_1_n_5
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.591    15.014    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[18]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    inst_time_mux/curr_state_reg[18]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.510    
  -------------------------------------------------------------------
                         slack                                  7.789    

Slack (MET) :             7.805ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.695ns (77.592%)  route 0.489ns (22.408%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.271 r  inst_time_mux/curr_state_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.271    inst_time_mux/curr_state_reg[12]_i_1_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.494 r  inst_time_mux/curr_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.494    inst_time_mux/curr_state_reg[16]_i_1_n_7
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.591    15.014    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[16]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y77          FDRE (Setup_fdre_C_D)        0.062    15.299    inst_time_mux/curr_state_reg[16]
  -------------------------------------------------------------------
                         required time                         15.299    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  7.805    

Slack (MET) :             7.807ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.181ns  (logic 1.692ns (77.561%)  route 0.489ns (22.439%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.491 r  inst_time_mux/curr_state_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.491    inst_time_mux/curr_state_reg[12]_i_1_n_6
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.590    15.013    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[13]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    inst_time_mux/curr_state_reg[13]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  7.807    

Slack (MET) :             7.828ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.160ns  (logic 1.671ns (77.343%)  route 0.489ns (22.657%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.470 r  inst_time_mux/curr_state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.470    inst_time_mux/curr_state_reg[12]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.590    15.013    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[15]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    inst_time_mux/curr_state_reg[15]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.470    
  -------------------------------------------------------------------
                         slack                                  7.828    

Slack (MET) :             7.902ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.086ns  (logic 1.597ns (76.540%)  route 0.489ns (23.460%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.396 r  inst_time_mux/curr_state_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.396    inst_time_mux/curr_state_reg[12]_i_1_n_5
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.590    15.013    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[14]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    inst_time_mux/curr_state_reg[14]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  7.902    

Slack (MET) :             7.918ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.070ns  (logic 1.581ns (76.358%)  route 0.489ns (23.642%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.157 r  inst_time_mux/curr_state_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.157    inst_time_mux/curr_state_reg[8]_i_1_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.380 r  inst_time_mux/curr_state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.380    inst_time_mux/curr_state_reg[12]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.590    15.013    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[12]/C
                         clock pessimism              0.259    15.272    
                         clock uncertainty           -0.035    15.236    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)        0.062    15.298    inst_time_mux/curr_state_reg[12]
  -------------------------------------------------------------------
                         required time                         15.298    
                         arrival time                          -7.380    
  -------------------------------------------------------------------
                         slack                                  7.918    

Slack (MET) :             7.919ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.578ns (76.324%)  route 0.489ns (23.676%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.377 r  inst_time_mux/curr_state_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.377    inst_time_mux/curr_state_reg[8]_i_1_n_6
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.588    15.011    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[9]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    inst_time_mux/curr_state_reg[9]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.919    

Slack (MET) :             7.940ns  (required time - arrival time)
  Source:                 inst_time_mux/curr_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.046ns  (logic 1.557ns (76.081%)  route 0.489ns (23.919%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.707     5.310    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  inst_time_mux/curr_state_reg[1]/Q
                         net (fo=1, routed)           0.480     6.246    inst_time_mux/curr_state_reg_n_0_[1]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.920 r  inst_time_mux/curr_state_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.920    inst_time_mux/curr_state_reg[0]_i_1_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.034 r  inst_time_mux/curr_state_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.043    inst_time_mux/curr_state_reg[4]_i_1_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.356 r  inst_time_mux/curr_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.356    inst_time_mux/curr_state_reg[8]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          1.588    15.011    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[11]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X1Y75          FDRE (Setup_fdre_C_D)        0.062    15.296    inst_time_mux/curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -7.356    
  -------------------------------------------------------------------
                         slack                                  7.940    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 register/register1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            register/readResult_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.596     1.515    register/clk_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  register/register1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  register/register1_reg[1]/Q
                         net (fo=1, routed)           0.100     1.757    register/register1[1]
    SLICE_X2Y80          LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  register/readResult[1]_i_1/O
                         net (fo=1, routed)           0.000     1.802    register/readResult[1]_i_1_n_0
    SLICE_X2Y80          FDRE                                         r  register/readResult_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.867     2.032    register/clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  register/readResult_reg[1]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.121     1.650    register/readResult_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.510    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inst_time_mux/curr_state_reg[11]/Q
                         net (fo=1, routed)           0.108     1.760    inst_time_mux/curr_state_reg_n_0_[11]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  inst_time_mux/curr_state_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    inst_time_mux/curr_state_reg[8]_i_1_n_4
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.026    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[11]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    inst_time_mux/curr_state_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.510    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  inst_time_mux/curr_state_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inst_time_mux/curr_state_reg[7]/Q
                         net (fo=1, routed)           0.108     1.760    inst_time_mux/curr_state_reg_n_0_[7]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.868 r  inst_time_mux/curr_state_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    inst_time_mux/curr_state_reg[4]_i_1_n_4
    SLICE_X1Y74          FDRE                                         r  inst_time_mux/curr_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.026    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  inst_time_mux/curr_state_reg[7]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    inst_time_mux/curr_state_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.511    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inst_time_mux/curr_state_reg[15]/Q
                         net (fo=1, routed)           0.108     1.761    inst_time_mux/curr_state_reg_n_0_[15]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  inst_time_mux/curr_state_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    inst_time_mux/curr_state_reg[12]_i_1_n_4
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.027    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[15]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    inst_time_mux/curr_state_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.511    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inst_time_mux/curr_state_reg[3]/Q
                         net (fo=1, routed)           0.108     1.761    inst_time_mux/curr_state_reg_n_0_[3]
    SLICE_X1Y73          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.869 r  inst_time_mux/curr_state_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.869    inst_time_mux/curr_state_reg[0]_i_1_n_4
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.027    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  inst_time_mux/curr_state_reg[3]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.105     1.616    inst_time_mux/curr_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.594     1.513    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  inst_time_mux/curr_state_reg[16]/Q
                         net (fo=1, routed)           0.105     1.760    inst_time_mux/curr_state_reg_n_0_[16]
    SLICE_X1Y77          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.875 r  inst_time_mux/curr_state_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.875    inst_time_mux/curr_state_reg[16]_i_1_n_7
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.864     2.029    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  inst_time_mux/curr_state_reg[16]/C
                         clock pessimism             -0.515     1.513    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.105     1.618    inst_time_mux/curr_state_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.510    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inst_time_mux/curr_state_reg[4]/Q
                         net (fo=1, routed)           0.105     1.757    inst_time_mux/curr_state_reg_n_0_[4]
    SLICE_X1Y74          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  inst_time_mux/curr_state_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    inst_time_mux/curr_state_reg[4]_i_1_n_7
    SLICE_X1Y74          FDRE                                         r  inst_time_mux/curr_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.026    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y74          FDRE                                         r  inst_time_mux/curr_state_reg[4]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    inst_time_mux/curr_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.510    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inst_time_mux/curr_state_reg[8]/Q
                         net (fo=1, routed)           0.105     1.757    inst_time_mux/curr_state_reg_n_0_[8]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.872 r  inst_time_mux/curr_state_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.872    inst_time_mux/curr_state_reg[8]_i_1_n_7
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.026    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[8]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    inst_time_mux/curr_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.592     1.511    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  inst_time_mux/curr_state_reg[12]/Q
                         net (fo=1, routed)           0.105     1.758    inst_time_mux/curr_state_reg_n_0_[12]
    SLICE_X1Y76          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.873 r  inst_time_mux/curr_state_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.873    inst_time_mux/curr_state_reg[12]_i_1_n_7
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.862     2.027    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y76          FDRE                                         r  inst_time_mux/curr_state_reg[12]/C
                         clock pessimism             -0.515     1.511    
    SLICE_X1Y76          FDRE (Hold_fdre_C_D)         0.105     1.616    inst_time_mux/curr_state_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 inst_time_mux/curr_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_time_mux/curr_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.591     1.510    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inst_time_mux/curr_state_reg[10]/Q
                         net (fo=1, routed)           0.109     1.761    inst_time_mux/curr_state_reg_n_0_[10]
    SLICE_X1Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.872 r  inst_time_mux/curr_state_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.872    inst_time_mux/curr_state_reg[8]_i_1_n_5
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=35, routed)          0.861     2.026    inst_time_mux/clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  inst_time_mux/curr_state_reg[10]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    inst_time_mux/curr_state_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y73     inst_time_mux/curr_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y75     inst_time_mux/curr_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y75     inst_time_mux/curr_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     inst_time_mux/curr_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     inst_time_mux/curr_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     inst_time_mux/curr_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y76     inst_time_mux/curr_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     inst_time_mux/curr_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y77     inst_time_mux/curr_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     inst_time_mux/curr_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     inst_time_mux/curr_state_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     inst_time_mux/curr_state_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     inst_time_mux/curr_state_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     inst_time_mux/curr_state_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     inst_time_mux/curr_state_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y73     inst_time_mux/curr_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     inst_time_mux/curr_state_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     inst_time_mux/curr_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     inst_time_mux/curr_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y75     inst_time_mux/curr_state_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y76     inst_time_mux/curr_state_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y77     inst_time_mux/curr_state_reg[16]/C



