--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 10
-n 3 -fastpaths -xml term.twx term.ncd -o term.twr term.pcf

Design file:              term.ncd
Physical constraint file: term.pcf
Device,package,speed:     xc4vfx12,ff668,-10 (PRODUCTION 1.71 2013-03-26, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Bcoffee     |   -1.106(R)|    3.294(R)|clk_BUFGP         |   0.000|
c50         |    0.180(R)|    3.547(R)|clk_BUFGP         |   0.000|
c100        |   -0.323(R)|    3.535(R)|clk_BUFGP         |   0.000|
c500        |   -0.314(R)|    3.061(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Gcoffee     |   10.086(R)|clk_BUFGP         |   0.000|
LED_coffee  |   10.090(R)|clk_BUFGP         |   0.000|
r50         |   10.041(R)|clk_BUFGP         |   0.000|
r100        |   10.071(R)|clk_BUFGP         |   0.000|
r500        |   10.057(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.431|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jun 20 15:43:01 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 252 MB



