// Seed: 1397212925
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout tri id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_11 = id_1 ? id_11 : 1 >= id_1;
  logic id_14;
  ;
  assign id_3 = id_4;
endmodule
module module_1 #(
    parameter id_10 = 32'd57,
    parameter id_2  = 32'd4,
    parameter id_24 = 32'd87
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    .id_33(id_12),
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    _id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  inout wire id_29;
  inout wire id_28;
  inout wire id_27;
  output wire id_26;
  input wire id_25;
  output wire _id_24;
  inout wire id_23;
  inout logic [7:0] id_22;
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_6,
      id_30,
      id_26,
      id_18,
      id_26,
      id_7,
      id_18,
      id_21,
      id_6,
      id_28,
      id_5,
      id_7,
      id_31
  );
  output wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire _id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout logic [7:0] id_3;
  output wire _id_2;
  output wire id_1;
  parameter id_34 = 1;
  assign id_22[id_10 :-1] = 1 ==? id_5;
  tri1 id_35;
  ;
  logic [id_24 : id_2] id_36;
  ;
  assign id_35 = 1 == id_3[{1'b0{-1'b0}}];
  logic id_37 = id_6;
endmodule
