* Z:\mnt\design.r\spice\examples\3973.asc
L1 N002 OUT 15µ
R1 OUT N005 1Meg
R2 N005 0 316K
R3 N004 0 215K
C1 OUT 0 22µ
R4 IN N003 100K
V1 IN 0 10
C2 OUT N005 15p
XU1 N005 OUT IN IN 0 N002 N001 OUT N003 N004 LT3973
C3 N002 N001 .47µ
Rload OUT 0 10
.tran 750u startup
.lib LT3973.sub
.backanno
.end
