#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Jul  1 17:18:48 2022
# Process ID: 12344
# Current directory: C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2
# Command line: vivado.exe -log SISTEMA_COMPLETO.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SISTEMA_COMPLETO.tcl
# Log file: C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2/SISTEMA_COMPLETO.vds
# Journal file: C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source SISTEMA_COMPLETO.tcl -notrace
Command: synth_design -top SISTEMA_COMPLETO -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 910.926 ; gain = 234.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SISTEMA_COMPLETO' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:34]
INFO: [Synth 8-3491] module 'RAM' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2/.Xil/Vivado-12344-DESKTOP-2UOKUU8/realtime/RAM_stub.vhdl:5' bound to instance 'RAM_MEMORY' of component 'RAM' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:611]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2/.Xil/Vivado-12344-DESKTOP-2UOKUU8/realtime/RAM_stub.vhdl:17]
INFO: [Synth 8-3491] module 'GEN1' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN1.vhd:26' bound to instance 'GEN_ENABLE' of component 'GEN1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:624]
INFO: [Synth 8-638] synthesizing module 'GEN1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN1.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'GEN1' (1#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN1.vhd:38]
INFO: [Synth 8-3491] module 'Interfaz_ET1' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET1.vhd:25' bound to instance 'INTERFAZ_1' of component 'INTERFAZ_ET1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:638]
INFO: [Synth 8-638] synthesizing module 'Interfaz_ET1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET1.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Interfaz_ET1' (2#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET1.vhd:42]
INFO: [Synth 8-3491] module 'PAR2SER' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/PAR2SER.vhd:15' bound to instance 'CONVERSOR' of component 'PAR2SER' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:658]
INFO: [Synth 8-638] synthesizing module 'PAR2SER' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/PAR2SER.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'PAR2SER' (3#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/PAR2SER.vhd:20]
INFO: [Synth 8-3491] module 'ROM1_1' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_1.vhd:13' bound to instance 'MEMROM1_1' of component 'ROM1_1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:666]
INFO: [Synth 8-638] synthesizing module 'ROM1_1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_1' (4#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_1.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_1' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:672]
INFO: [Synth 8-638] synthesizing module 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'CONV' (5#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:34]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_1' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:681]
INFO: [Synth 8-638] synthesizing module 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'RELU' (6#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:32]
INFO: [Synth 8-3491] module 'ROM1_2' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_2.vhd:13' bound to instance 'MEMROM1_2' of component 'ROM1_2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:691]
INFO: [Synth 8-638] synthesizing module 'ROM1_2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_2' (7#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_2.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_2' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:696]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_2' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:705]
INFO: [Synth 8-3491] module 'ROM1_3' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_3.vhd:13' bound to instance 'MEMROM1_3' of component 'ROM1_3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:715]
INFO: [Synth 8-638] synthesizing module 'ROM1_3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_3' (8#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_3.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_3' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:720]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_3' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:729]
INFO: [Synth 8-3491] module 'ROM1_4' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_4.vhd:13' bound to instance 'MEMROM1_4' of component 'ROM1_4' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:739]
INFO: [Synth 8-638] synthesizing module 'ROM1_4' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_4' (9#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_4.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_4' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:744]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_4' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:753]
INFO: [Synth 8-3491] module 'ROM1_5' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_5.vhd:13' bound to instance 'MEMROM1_5' of component 'ROM1_5' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:763]
INFO: [Synth 8-638] synthesizing module 'ROM1_5' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_5' (10#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_5.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_5' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:768]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_5' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:777]
INFO: [Synth 8-3491] module 'ROM1_6' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_6.vhd:13' bound to instance 'MEMROM1_6' of component 'ROM1_6' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:787]
INFO: [Synth 8-638] synthesizing module 'ROM1_6' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_6' (11#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_6.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_6' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:792]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_6' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:801]
INFO: [Synth 8-3491] module 'ROM1_7' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_7.vhd:13' bound to instance 'MEMROM1_7' of component 'ROM1_7' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:811]
INFO: [Synth 8-638] synthesizing module 'ROM1_7' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_7' (12#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_7.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_7' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:816]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_7' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:825]
INFO: [Synth 8-3491] module 'ROM1_8' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_8.vhd:13' bound to instance 'MEMROM1_8' of component 'ROM1_8' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:835]
INFO: [Synth 8-638] synthesizing module 'ROM1_8' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_8' (13#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_8.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_8' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:840]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_8' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:849]
INFO: [Synth 8-3491] module 'ROM1_9' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_9.vhd:13' bound to instance 'MEMROM1_9' of component 'ROM1_9' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:859]
INFO: [Synth 8-638] synthesizing module 'ROM1_9' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_9' (14#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_9.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_9' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:864]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_9' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:873]
INFO: [Synth 8-3491] module 'ROM1_10' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_10.vhd:13' bound to instance 'MEMROM1_10' of component 'ROM1_10' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:883]
INFO: [Synth 8-638] synthesizing module 'ROM1_10' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_10' (15#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_10.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_10' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:888]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_10' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:897]
INFO: [Synth 8-3491] module 'ROM1_11' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_11.vhd:13' bound to instance 'MEMROM1_11' of component 'ROM1_11' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:907]
INFO: [Synth 8-638] synthesizing module 'ROM1_11' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_11' (16#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_11.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_11' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:912]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_11' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:921]
INFO: [Synth 8-3491] module 'ROM1_12' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_12.vhd:13' bound to instance 'MEMROM1_12' of component 'ROM1_12' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:931]
INFO: [Synth 8-638] synthesizing module 'ROM1_12' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_12' (17#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_12.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_12' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:936]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_12' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:945]
INFO: [Synth 8-3491] module 'ROM1_13' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_13.vhd:13' bound to instance 'MEMROM1_13' of component 'ROM1_13' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:955]
INFO: [Synth 8-638] synthesizing module 'ROM1_13' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_13' (18#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_13.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_13' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:960]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_13' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:969]
INFO: [Synth 8-3491] module 'ROM1_14' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_14.vhd:13' bound to instance 'MEMROM1_14' of component 'ROM1_14' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:979]
INFO: [Synth 8-638] synthesizing module 'ROM1_14' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_14' (19#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_14.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_14' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:984]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_14' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:993]
INFO: [Synth 8-3491] module 'ROM1_15' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_15.vhd:13' bound to instance 'MEMROM1_15' of component 'ROM1_15' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1003]
INFO: [Synth 8-638] synthesizing module 'ROM1_15' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_15' (20#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_15.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_15' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1008]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_15' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1017]
INFO: [Synth 8-3491] module 'ROM1_16' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_16.vhd:13' bound to instance 'MEMROM1_16' of component 'ROM1_16' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1027]
INFO: [Synth 8-638] synthesizing module 'ROM1_16' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM1_16' (21#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM1_16.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV1_16' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1032]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU1_16' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1041]
INFO: [Synth 8-3491] module 'GEN2' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN2.vhd:29' bound to instance 'GEN_ENABLE2' of component 'GEN2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1053]
INFO: [Synth 8-638] synthesizing module 'GEN2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'GEN2' (22#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN2.vhd:45]
INFO: [Synth 8-3491] module 'Interfaz_ET2' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET2.vhd:33' bound to instance 'INTERFAZ_2' of component 'INTERFAZ_ET2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1070]
INFO: [Synth 8-638] synthesizing module 'Interfaz_ET2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET2.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'Interfaz_ET2' (23#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET2.vhd:50]
INFO: [Synth 8-3491] module 'MUX' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/MUX.vhd:24' bound to instance 'MUX_1' of component 'MUX' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1087]
INFO: [Synth 8-638] synthesizing module 'MUX' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/MUX.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'MUX' (24#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/MUX.vhd:45]
INFO: [Synth 8-3491] module 'MAXPOOL' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/MAXPOOL.vhd:21' bound to instance 'POOL2' of component 'MAXPOOL' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1108]
INFO: [Synth 8-638] synthesizing module 'MAXPOOL' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/MAXPOOL.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'MAXPOOL' (25#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/MAXPOOL.vhd:29]
INFO: [Synth 8-3491] module 'PAR2SER' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/PAR2SER.vhd:15' bound to instance 'CONVERSOR2' of component 'PAR2SER' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1119]
INFO: [Synth 8-3491] module 'ROM2_1' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_1.vhd:13' bound to instance 'MEMROM2_1' of component 'ROM2_1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1130]
INFO: [Synth 8-638] synthesizing module 'ROM2_1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_1' (26#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_1.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_1' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1136]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_1' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1145]
INFO: [Synth 8-3491] module 'ROM2_2' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_2.vhd:13' bound to instance 'MEMROM2_2' of component 'ROM2_2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1154]
INFO: [Synth 8-638] synthesizing module 'ROM2_2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_2' (27#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_2.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_2' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1160]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_2' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1169]
INFO: [Synth 8-3491] module 'ROM2_3' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_3.vhd:13' bound to instance 'MEMROM2_3' of component 'ROM2_3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1178]
INFO: [Synth 8-638] synthesizing module 'ROM2_3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_3' (28#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_3.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_3' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1184]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_3' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1193]
INFO: [Synth 8-3491] module 'ROM2_4' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_4.vhd:13' bound to instance 'MEMROM_24' of component 'ROM2_4' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1202]
INFO: [Synth 8-638] synthesizing module 'ROM2_4' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_4' (29#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_4.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_4' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1208]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_4' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1217]
INFO: [Synth 8-3491] module 'ROM2_5' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_5.vhd:13' bound to instance 'MEMROM2_5' of component 'ROM2_5' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1226]
INFO: [Synth 8-638] synthesizing module 'ROM2_5' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_5' (30#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_5.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_5' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1232]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_5' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1241]
INFO: [Synth 8-3491] module 'ROM2_6' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_6.vhd:13' bound to instance 'MEMROM_26' of component 'ROM2_6' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1250]
INFO: [Synth 8-638] synthesizing module 'ROM2_6' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_6' (31#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_6.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_6' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1256]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_6' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1265]
INFO: [Synth 8-3491] module 'ROM2_7' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_7.vhd:13' bound to instance 'MEMROM2_7' of component 'ROM2_7' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1274]
INFO: [Synth 8-638] synthesizing module 'ROM2_7' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_7' (32#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_7.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_7' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1280]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_7' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1289]
INFO: [Synth 8-3491] module 'ROM2_8' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_8.vhd:13' bound to instance 'MEMROM2_8' of component 'ROM2_8' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'ROM2_8' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_8' (33#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_8.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_8' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1304]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_8' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1313]
INFO: [Synth 8-3491] module 'ROM2_9' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_9.vhd:13' bound to instance 'MEMROM_29' of component 'ROM2_9' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1322]
INFO: [Synth 8-638] synthesizing module 'ROM2_9' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_9' (34#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_9.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_9' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1328]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_9' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1337]
INFO: [Synth 8-3491] module 'ROM2_10' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_10.vhd:13' bound to instance 'MEMROM2_10' of component 'ROM2_10' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1346]
INFO: [Synth 8-638] synthesizing module 'ROM2_10' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_10' (35#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_10.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_10' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1352]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_10' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1361]
INFO: [Synth 8-3491] module 'ROM2_11' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_11.vhd:13' bound to instance 'MEMROM2_11' of component 'ROM2_11' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1370]
INFO: [Synth 8-638] synthesizing module 'ROM2_11' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_11' (36#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_11.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_11' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1376]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_11' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1385]
INFO: [Synth 8-3491] module 'ROM2_12' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_12.vhd:13' bound to instance 'MEMROM2_12' of component 'ROM2_12' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1394]
INFO: [Synth 8-638] synthesizing module 'ROM2_12' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_12' (37#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_12.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_12' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1400]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_12' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1409]
INFO: [Synth 8-3491] module 'ROM2_13' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_13.vhd:13' bound to instance 'MEMROM2_13' of component 'ROM2_13' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1418]
INFO: [Synth 8-638] synthesizing module 'ROM2_13' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_13' (38#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_13.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_13' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1424]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_13' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1433]
INFO: [Synth 8-3491] module 'ROM2_14' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_14.vhd:13' bound to instance 'MEMROM2_14' of component 'ROM2_14' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1442]
INFO: [Synth 8-638] synthesizing module 'ROM2_14' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_14' (39#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_14.vhd:18]
INFO: [Synth 8-3491] module 'CONV' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/CONV.vhd:25' bound to instance 'CONV2_14' of component 'CONV' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1448]
INFO: [Synth 8-3491] module 'RELU' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sim_1/new/RELU.vhd:22' bound to instance 'RELU2_14' of component 'RELU' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1457]
INFO: [Synth 8-3491] module 'ROM2_15' declared at 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_15.vhd:13' bound to instance 'MEMROM2_15' of component 'ROM2_15' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:1466]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'ROM2_15' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_15' (40#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_15.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM2_16' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_16' (41#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_16.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM2_17' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_17' (42#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_17.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM2_18' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_18' (43#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_18.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM2_19' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_19.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_19' (44#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_19.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM2_20' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_20.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM2_20' (45#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM2_20.vhd:18]
INFO: [Synth 8-638] synthesizing module 'GEN3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'GEN3' (46#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN3.vhd:45]
INFO: [Synth 8-638] synthesizing module 'Interfaz_ET3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET3.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Interfaz_ET3' (47#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/INTERFAZ_ET3.vhd:45]
INFO: [Synth 8-638] synthesizing module 'MUX2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/MUX2.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX2' (48#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/MUX2.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ROM3_1' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_1' (49#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_1.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_2' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_2.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_2' (50#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_2.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_3.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_3' (51#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_3.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_4' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_4.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_4' (52#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_4.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_5' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_5.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_5' (53#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_5.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_6' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_6.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_6' (54#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_6.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_7' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_7.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_7' (55#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_7.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_8' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_8.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_8' (56#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_8.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_9' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_9.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_9' (57#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_9.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_10' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_10.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_10' (58#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_10.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_11' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_11.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_11' (59#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_11.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_12' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_12.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_12' (60#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_12.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_13' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_13.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_13' (61#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_13.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_14' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_14.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_14' (62#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_14.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_15' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_15.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_15' (63#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_15.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_16' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_16.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_16' (64#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_16.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_17' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_17.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_17' (65#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_17.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_18' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_18.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_18' (66#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_18.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_19' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_19.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_19' (67#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_19.vhd:18]
INFO: [Synth 8-638] synthesizing module 'ROM3_20' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_20.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ROM3_20' (68#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/ROM3_20.vhd:18]
INFO: [Synth 8-638] synthesizing module 'GEN4' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN4.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'GEN4' (69#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/GEN4.vhd:33]
INFO: [Synth 8-638] synthesizing module 'MUX3' [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/MUX3.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX3' (70#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/MUX3.vhd:48]
WARNING: [Synth 8-3848] Net address_uart in module/entity SISTEMA_COMPLETO does not have driver. [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:542]
INFO: [Synth 8-256] done synthesizing module 'SISTEMA_COMPLETO' (71#1) [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/new/SISTEMA_COMPLETO.vhd:34]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1031.551 ; gain = 355.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1031.551 ; gain = 355.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1031.551 ; gain = 355.527
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.234 . Memory (MB): peak = 1031.551 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'RAM_MEMORY'
Finished Parsing XDC File [c:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.srcs/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'RAM_MEMORY'
Parsing XDC File [C:/Users/irene/Downloads/Nexys4DDR_Master_TFG.xdc]
Finished Parsing XDC File [C:/Users/irene/Downloads/Nexys4DDR_Master_TFG.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/irene/Downloads/Nexys4DDR_Master_TFG.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SISTEMA_COMPLETO_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SISTEMA_COMPLETO_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1144.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1144.734 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'RAM_MEMORY' at clock pin 'clka' is different from the actual clock period '1.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.707 ; gain = 478.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.707 ; gain = 478.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for RAM_MEMORY. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1154.707 ; gain = 478.684
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'GEN1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'Interfaz_ET1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'GEN2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'Interfaz_ET2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'GEN3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'Interfaz_ET3'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'GEN4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                  espera |                              010 |                               01
                      s0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'GEN1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                  espera |                             0010 |                               01
                      s0 |                             0100 |                               10
                      s1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'Interfaz_ET1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                  espera |                              010 |                               01
                      s0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'GEN2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                  espera |                              010 |                               01
                      s0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'Interfaz_ET2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                  espera |                              010 |                               01
                      s0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'GEN3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                               00
                  espera |                              010 |                               01
                      s0 |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'Interfaz_ET3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                  espera |                               01 |                               01
                      s0 |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'GEN4'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1154.707 ; gain = 478.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |SISTEMA_COMPLETO__GB0 |           1|     41168|
|2     |SISTEMA_COMPLETO__GB1 |           1|     39483|
|3     |SISTEMA_COMPLETO__GB2 |           1|     33934|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 56    
	   2 Input     21 Bit       Adders := 1     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 112   
	   2 Input     18 Bit       Adders := 1     
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   2 Input      9 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 59    
	   2 Input      6 Bit       Adders := 37    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 11    
	   2 Input      3 Bit       Adders := 6     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               31 Bit    Registers := 56    
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 1     
	               19 Bit    Registers := 286   
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 30    
+---Muxes : 
	   2 Input     31 Bit        Muxes := 56    
	   3 Input     21 Bit        Muxes := 1     
	   4 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 283   
	   4 Input     19 Bit        Muxes := 56    
	   3 Input     18 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 17    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 233   
	   2 Input      6 Bit        Muxes := 28    
	   3 Input      6 Bit        Muxes := 2     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 11    
	   4 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 211   
	   3 Input      1 Bit        Muxes := 66    
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SISTEMA_COMPLETO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module CONV__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module MAXPOOL__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module GEN4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 9     
Module RELU__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module GEN3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               21 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     21 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module MAXPOOL__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module PAR2SER__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module Interfaz_ET3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
Module PAR2SER__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module MAXPOOL 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 2     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Interfaz_ET2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 14    
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 11    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 12    
Module GEN2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 13    
	   5 Input      1 Bit        Muxes := 1     
Module RELU__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__50 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__52 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__54 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV__55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module RELU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               19 Bit    Registers := 4     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 5     
	   4 Input     19 Bit        Muxes := 1     
Module CONV 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     19 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               19 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 3     
Module PAR2SER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module Interfaz_ET1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
	   2 Input      6 Bit       Adders := 23    
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 16    
	   4 Input     12 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 17    
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 11    
Module GEN1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     18 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:24 ; elapsed = 00:02:26 . Memory (MB): peak = 1154.707 ; gain = 478.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-------------------+---------------+----------------+
|Module Name      | RTL Object        | Depth x Width | Implemented As | 
+-----------------+-------------------+---------------+----------------+
|ROM1_1           | weight            | 128x7         | LUT            | 
|ROM1_2           | weight            | 128x8         | LUT            | 
|ROM1_3           | weight            | 128x8         | LUT            | 
|ROM1_4           | weight            | 128x8         | LUT            | 
|ROM1_5           | weight            | 128x8         | LUT            | 
|ROM1_6           | weight            | 128x8         | LUT            | 
|ROM1_7           | weight            | 128x8         | LUT            | 
|ROM1_8           | weight            | 128x8         | LUT            | 
|ROM1_9           | weight            | 128x7         | LUT            | 
|ROM1_10          | weight            | 128x7         | LUT            | 
|ROM1_11          | weight            | 128x7         | LUT            | 
|ROM1_12          | weight            | 128x7         | LUT            | 
|ROM1_13          | weight            | 128x8         | LUT            | 
|ROM1_14          | weight            | 128x7         | LUT            | 
|ROM1_15          | weight            | 128x7         | LUT            | 
|ROM1_16          | weight            | 128x7         | LUT            | 
|ROM2_1           | weight            | 512x7         | LUT            | 
|ROM2_2           | weight            | 512x6         | LUT            | 
|ROM2_3           | weight            | 512x7         | LUT            | 
|ROM2_4           | weight            | 512x7         | LUT            | 
|ROM2_5           | weight            | 512x7         | LUT            | 
|ROM2_6           | weight            | 512x7         | LUT            | 
|ROM2_7           | weight            | 512x7         | LUT            | 
|ROM2_8           | weight            | 512x7         | LUT            | 
|ROM2_9           | weight            | 512x7         | LUT            | 
|ROM2_10          | weight            | 512x7         | LUT            | 
|ROM2_11          | weight            | 512x6         | LUT            | 
|ROM2_12          | weight            | 512x7         | LUT            | 
|ROM2_13          | weight            | 512x7         | LUT            | 
|ROM2_14          | weight            | 512x7         | LUT            | 
|ROM2_15          | weight            | 512x7         | LUT            | 
|ROM2_16          | weight            | 512x7         | LUT            | 
|ROM2_17          | weight            | 512x7         | LUT            | 
|ROM2_18          | weight            | 512x7         | LUT            | 
|ROM2_19          | weight            | 512x7         | LUT            | 
|ROM2_20          | weight            | 512x7         | LUT            | 
|ROM3_1           | weight            | 1024x6        | LUT            | 
|ROM3_2           | weight            | 1024x7        | LUT            | 
|ROM3_3           | weight            | 1024x7        | LUT            | 
|ROM3_4           | weight            | 1024x7        | LUT            | 
|ROM3_5           | weight            | 1024x7        | LUT            | 
|ROM3_6           | weight            | 1024x7        | LUT            | 
|ROM3_7           | weight            | 1024x7        | LUT            | 
|ROM3_8           | weight            | 1024x6        | LUT            | 
|ROM3_9           | weight            | 1024x6        | LUT            | 
|ROM3_10          | weight            | 1024x6        | LUT            | 
|ROM3_11          | weight            | 1024x6        | LUT            | 
|ROM3_12          | weight            | 1024x7        | LUT            | 
|ROM3_13          | weight            | 1024x7        | LUT            | 
|ROM3_14          | weight            | 1024x6        | LUT            | 
|ROM3_15          | weight            | 1024x6        | LUT            | 
|ROM3_16          | weight            | 1024x6        | LUT            | 
|ROM3_17          | weight            | 1024x7        | LUT            | 
|ROM3_18          | weight            | 1024x7        | LUT            | 
|ROM3_19          | weight            | 1024x7        | LUT            | 
|ROM3_20          | weight            | 1024x7        | LUT            | 
|ROM3_3           | weight            | 1024x7        | LUT            | 
|ROM3_20          | weight            | 1024x7        | LUT            | 
|ROM3_19          | weight            | 1024x7        | LUT            | 
|ROM3_18          | weight            | 1024x7        | LUT            | 
|ROM3_17          | weight            | 1024x7        | LUT            | 
|ROM3_16          | weight            | 1024x6        | LUT            | 
|ROM3_15          | weight            | 1024x6        | LUT            | 
|ROM3_14          | weight            | 1024x6        | LUT            | 
|ROM3_13          | weight            | 1024x7        | LUT            | 
|ROM3_12          | weight            | 1024x7        | LUT            | 
|ROM3_11          | weight            | 1024x6        | LUT            | 
|ROM3_10          | weight            | 1024x6        | LUT            | 
|ROM3_9           | weight            | 1024x6        | LUT            | 
|ROM3_8           | weight            | 1024x6        | LUT            | 
|ROM3_7           | weight            | 1024x7        | LUT            | 
|ROM3_6           | weight            | 1024x7        | LUT            | 
|ROM3_5           | weight            | 1024x7        | LUT            | 
|ROM3_4           | weight            | 1024x7        | LUT            | 
|ROM3_2           | weight            | 1024x7        | LUT            | 
|ROM3_1           | weight            | 1024x6        | LUT            | 
|ROM2_4           | weight            | 512x7         | LUT            | 
|ROM2_5           | weight            | 512x7         | LUT            | 
|ROM2_6           | weight            | 512x7         | LUT            | 
|ROM2_7           | weight            | 512x7         | LUT            | 
|ROM2_8           | weight            | 512x7         | LUT            | 
|ROM2_9           | weight            | 512x7         | LUT            | 
|ROM2_10          | weight            | 512x7         | LUT            | 
|ROM2_11          | weight            | 512x6         | LUT            | 
|ROM2_12          | weight            | 512x7         | LUT            | 
|ROM2_13          | weight            | 512x7         | LUT            | 
|ROM2_14          | weight            | 512x7         | LUT            | 
|ROM2_15          | weight            | 512x7         | LUT            | 
|ROM2_16          | weight            | 512x7         | LUT            | 
|ROM2_17          | weight            | 512x7         | LUT            | 
|ROM2_18          | weight            | 512x7         | LUT            | 
|ROM2_19          | weight            | 512x7         | LUT            | 
|ROM2_20          | weight            | 512x7         | LUT            | 
|ROM2_3           | weight            | 512x7         | LUT            | 
|ROM2_2           | weight            | 512x6         | LUT            | 
|ROM2_1           | weight            | 512x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_16/weight | 128x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_15/weight | 128x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_14/weight | 128x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_13/weight | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_12/weight | 128x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_11/weight | 128x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_10/weight | 128x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_9/weight  | 128x7         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_8/weight  | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_7/weight  | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_6/weight  | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_5/weight  | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_4/weight  | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_3/weight  | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_2/weight  | 128x8         | LUT            | 
|SISTEMA_COMPLETO | MEMROM1_1/weight  | 128x7         | LUT            | 
+-----------------+-------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |SISTEMA_COMPLETO__GB0 |           1|        90|
|2     |SISTEMA_COMPLETO__GB1 |           1|       175|
|3     |SISTEMA_COMPLETO__GB2 |           1|      2068|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:32 ; elapsed = 00:02:34 . Memory (MB): peak = 1154.707 ; gain = 478.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 1168.004 ; gain = 491.980
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------+------------+----------+
|      |RTL Partition         |Replication |Instances |
+------+----------------------+------------+----------+
|1     |SISTEMA_COMPLETO__GB0 |           1|        90|
|2     |SISTEMA_COMPLETO__GB1 |           1|       175|
|3     |SISTEMA_COMPLETO__GB2 |           1|      2070|
+------+----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'GEN_ENABLE/FSM_onehot_state_reg_reg[0]' (FDPE) to 'Interfaz3/FSM_onehot_state_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'GEN_ENABLE2/FSM_onehot_state_reg_reg[0]' (FDPE) to 'Interfaz3/FSM_onehot_state_reg_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM           |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |RAM_bbox_0 |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    62|
|4     |LUT1       |    83|
|5     |LUT2       |   129|
|6     |LUT3       |    32|
|7     |LUT4       |    86|
|8     |LUT5       |   127|
|9     |LUT6       |   302|
|10    |FDCE       |    95|
|11    |FDPE       |     4|
|12    |FDRE       |    92|
|13    |IBUF       |    13|
|14    |OBUF       |     1|
+------+-----------+------+

Report Instance Areas: 
+------+--------------+-------------+------+
|      |Instance      |Module       |Cells |
+------+--------------+-------------+------+
|1     |top           |             |  1035|
|2     |  GENERADOR4  |GEN4         |    31|
|3     |  GEN_ENABLE  |GEN1         |    83|
|4     |  GEN_ENABLE2 |GEN2         |    91|
|5     |  GEN_ENABLE3 |GEN3         |   103|
|6     |  INTERFAZ_1  |Interfaz_ET1 |   460|
|7     |  INTERFAZ_2  |Interfaz_ET2 |   151|
|8     |  Interfaz3   |Interfaz_ET3 |    93|
+------+--------------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:29 ; elapsed = 00:02:40 . Memory (MB): peak = 1175.504 ; gain = 376.324
Synthesis Optimization Complete : Time (s): cpu = 00:02:43 ; elapsed = 00:02:45 . Memory (MB): peak = 1175.504 ; gain = 499.480
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1187.422 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 62 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1187.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
272 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:48 ; elapsed = 00:02:51 . Memory (MB): peak = 1187.422 ; gain = 799.211
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.422 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/irene/Desktop/TFG/RED_CONVNETJS/RED_CONVNETJS.runs/synth_2/SISTEMA_COMPLETO.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SISTEMA_COMPLETO_utilization_synth.rpt -pb SISTEMA_COMPLETO_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 17:21:44 2022...
