
---------- Begin Simulation Statistics ----------
final_tick                                   14967500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 287903                       # Simulator instruction rate (inst/s)
host_mem_usage                                 444748                       # Number of bytes of host memory used
host_op_rate                                   282355                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.01                       # Real time elapsed on the host
host_tick_rate                               34508128                       # Simulator tick rate (ticks/s)
ramulator.active_cycles_0                         248                       # Total active cycles for level _0
ramulator.active_cycles_0_0                       248                       # Total active cycles for level _0_0
ramulator.active_cycles_0_0_0                     248                       # Total active cycles for level _0_0_0
ramulator.average_serving_requests_0         0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0_0       0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0_0     0.000000                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.busy_cycles_0                             0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.busy_cycles_0_0                           0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.busy_cycles_0_0_0                         0                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.dram_capacity                             0                       # Number of bytes in simulated DRAM
ramulator.dram_cycles                             488                       # Number of DRAM cycles simulated
ramulator.in_queue_read_req_num_avg          0.000000                       # Average of read queue length per memory cycle
ramulator.in_queue_read_req_num_sum               244                       # Sum of read queue length
ramulator.in_queue_req_num_avg               0.000000                       # Average of read/write queue length per memory cycle
ramulator.in_queue_req_num_sum                    244                       # Sum of read/write queue length
ramulator.in_queue_write_req_num_avg         0.000000                       # Average of write queue length per memory cycle
ramulator.in_queue_write_req_num_sum                0                       # Sum of write queue length
ramulator.incoming_read_reqs_per_channel            4                       # Number of incoming read requests to each DRAM channel
ramulator.incoming_requests                         4                       # Number of incoming requests to DRAM
ramulator.incoming_requests_per_channel             4                       # Number of incoming requests to each DRAM channel
ramulator.maximum_bandwidth                         0                       # The theoretical maximum bandwidth (Bps)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens.
ramulator.ramulator_active_cycles                 241                       # The total number of cycles that the DRAM part is active (serving R/W)
ramulator.read_latency_avg_0                 0.000000                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0                      252                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.read_req_queue_length_avg_0        0.000000                       # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0             244                       # Read queue length sum per memory cycle per channel.
ramulator.read_requests                             4                       # Number of incoming read requests to DRAM per core
ramulator.read_row_conflicts_channel_0_core            0                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_hits_channel_0_core              3                       # Number of row hits for read requests per channel per core
ramulator.read_row_misses_channel_0_core            0                       # Number of row misses for read requests per channel per core
ramulator.read_transaction_bytes_0                 96                       # The total byte of read transaction per channel
ramulator.req_queue_length_avg_0             0.000000                       # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0                  244                       # Sum of read and write queue length per memory cycle per channel.
ramulator.row_conflicts_channel_0_core              0                       # Number of row conflicts per channel per core
ramulator.row_hits_channel_0_core                   3                       # Number of row hits per channel per core
ramulator.row_misses_channel_0_core                 0                       # Number of row misses per channel per core
ramulator.serving_requests_0                      248                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.serving_requests_0_0                    248                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.serving_requests_0_0_0                  248                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.write_req_queue_length_avg_0       0.000000                       # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0              0                       # Write queue length sum per memory cycle per channel.
ramulator.write_requests                            0                       # Number of incoming write requests to DRAM per core
ramulator.write_row_conflicts_channel_0_core            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_hits_channel_0_core             0                       # Number of row hits for write requests per channel per core
ramulator.write_row_misses_channel_0_core            0                       # Number of row misses for write requests per channel per core
ramulator.write_transaction_bytes_0                 0                       # The total byte of write transaction per channel
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                        1866                       # Number of instructions simulated
sim_ops                                          1866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000000                       # Number of seconds simulated
sim_ticks                                      228750                       # Number of ticks simulated
system.cpu.committedInsts                          26                       # Number of instructions committed
system.cpu.committedOps                            26                       # Number of ops (including micro ops) committed
system.cpu.cpi                               7.038462                       # CPI: cycles per instruction
system.cpu.discardedOps                            12                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                             106                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.142077                       # IPC: instructions per cycle
system.cpu.numCycles                              183                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                      16     61.54%     61.54% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.54% # Class of committed instruction
system.cpu.op_class_0::MemRead                      5     19.23%     80.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                     5     19.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                       26                       # Class of committed instruction
system.cpu.tickCycles                              77                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             4                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                      20                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 4                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    9                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       1                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             11.111111                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups              11                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses               11                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            2                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data           10                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total               10                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data           10                       # number of overall hits
system.cpu.dcache.overall_hits::total              10                       # number of overall hits
system.cpu.dcache.demand_accesses::.cpu.data           10                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total           10                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           10                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total           10                       # number of overall (read+write) accesses
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total               5                       # number of ReadReq hits
system.cpu.dcache.ReadReq_accesses::.cpu.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total            5                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_hits::.cpu.data            5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total              5                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            5                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                   33                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data           33                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.032227                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.032227                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.032227                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                80                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses               80                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_hits                            0                       # read hits
system.cpu.dtb.read_misses                          0                       # read misses
system.cpu.dtb.read_accesses                        0                       # read accesses
system.cpu.dtb.write_hits                           0                       # write hits
system.cpu.dtb.write_misses                         0                       # write misses
system.cpu.dtb.write_accesses                       0                       # write accesses
system.cpu.dtb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.dtb.misses                               0                       # Total TLB (read and write) misses
system.cpu.dtb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions                  59                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions                 11                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions                 9                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total               17                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::total              17                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              4                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::total             4                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       150000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       150000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       150000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       150000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total           21                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total           21                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.190476                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.190476                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.190476                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.190476                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        37500                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        37500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        37500                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        37500                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       137000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       137000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       137000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.190476                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.190476                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.190476                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.190476                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        34250                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        34250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        34250                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        34250                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total              17                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             4                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       150000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       150000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.190476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.190476                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        37500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        37500                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       137000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.190476                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        34250                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        34250                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           148.242631                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   148.242631                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.144768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.144768                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.146484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses               172                       # Number of tag accesses
system.cpu.icache.tags.data_accesses              172                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_hits                            0                       # read hits
system.cpu.itb.read_misses                          0                       # read misses
system.cpu.itb.read_accesses                        0                       # read accesses
system.cpu.itb.write_hits                           0                       # write hits
system.cpu.itb.write_misses                         0                       # write misses
system.cpu.itb.write_accesses                       0                       # write accesses
system.cpu.itb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.itb.misses                               0                       # Total TLB (read and write) misses
system.cpu.itb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     14967500                       # Cumulative time (in ticks) in various power states
system.cpu.thread26982.numInsts                    26                       # Number of Instructions committed
system.cpu.thread26982.numOps                      26                       # Number of Ops committed
system.cpu.thread26982.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst               4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   4                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         559562842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             559562842                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    559562842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        559562842                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        559562842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            559562842                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                  4                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq              4                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port            8                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                      8                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port          128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                     128                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                 4                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       4    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                   4                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     14967500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy                5500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy              14209                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                  169972500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 116108                       # Simulator instruction rate (inst/s)
host_mem_usage                                 445772                       # Number of bytes of host memory used
host_op_rate                                   116084                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.55                       # Real time elapsed on the host
host_tick_rate                              280672716                       # Simulator tick rate (ticks/s)
ramulator.active_cycles_0                       51898                       # Total active cycles for level _0
ramulator.active_cycles_0_0                     51898                       # Total active cycles for level _0_0
ramulator.active_cycles_0_0_0                   51898                       # Total active cycles for level _0_0_0
ramulator.active_refresh_overlap_cycles_0_0         1280                       # (All-bank refresh only, only valid for rank level) The sum of cycles that are both active and under refresh per memory cycle for level _0_0
ramulator.average_serving_requests_0         0.162069                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.average_serving_requests_0_0       0.162069                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.average_serving_requests_0_0_0     0.162069                       # The average of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.busy_cycles_0                         51898                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0
ramulator.busy_cycles_0_0                       76218                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0
ramulator.busy_cycles_0_0_0                     51898                       # (All-bank refresh only. busy cycles only include refresh time in rank level) The sum of cycles that the DRAM part is active or under refresh for level _0_0_0
ramulator.dram_capacity                     268435456                       # Number of bytes in simulated DRAM
ramulator.dram_cycles                          330989                       # Number of DRAM cycles simulated
ramulator.in_queue_read_req_num_avg          0.175743                       # Average of read queue length per memory cycle
ramulator.in_queue_read_req_num_sum             58169                       # Sum of read queue length
ramulator.in_queue_req_num_avg               0.175743                       # Average of read/write queue length per memory cycle
ramulator.in_queue_req_num_sum                  58169                       # Sum of read/write queue length
ramulator.in_queue_write_req_num_avg         0.000000                       # Average of write queue length per memory cycle
ramulator.in_queue_write_req_num_sum                0                       # Sum of write queue length
ramulator.incoming_read_reqs_per_channel          546                       # Number of incoming read requests to each DRAM channel
ramulator.incoming_requests                       546                       # Number of incoming requests to DRAM
ramulator.incoming_requests_per_channel           546                       # Number of incoming requests to each DRAM channel
ramulator.maximum_bandwidth                4266000000                       # The theoretical maximum bandwidth (Bps)
ramulator.physical_page_replacement                 0                       # The number of times that physical page replacement happens.
ramulator.ramulator_active_cycles               51891                       # The total number of cycles that the DRAM part is active (serving R/W)
ramulator.read_latency_avg_0               124.551282                       # The average memory latency cycles (in memory time domain) per request for all read requests in this channel
ramulator.read_latency_sum_0                    68005                       # The memory latency cycles (in memory time domain) sum for all read requests in this channel
ramulator.read_req_queue_length_avg_0        0.175743                       # Read queue length average per memory cycle per channel.
ramulator.read_req_queue_length_sum_0           58169                       # Read queue length sum per memory cycle per channel.
ramulator.read_requests                           546                       # Number of incoming read requests to DRAM per core
ramulator.read_row_conflicts_channel_0_core          233                       # Number of row conflicts for read requests per channel per core
ramulator.read_row_hits_channel_0_core            294                       # Number of row hits for read requests per channel per core
ramulator.read_row_misses_channel_0_core           19                       # Number of row misses for read requests per channel per core
ramulator.read_transaction_bytes_0              17472                       # The total byte of read transaction per channel
ramulator.refresh_cycles_0_0                    25600                       # (All-bank refresh only, only valid for rank level) The sum of cycles that is under refresh per memory cycle for level _0_0
ramulator.req_queue_length_avg_0             0.175743                       # Average of read and write queue length per memory cycle per channel.
ramulator.req_queue_length_sum_0                58169                       # Sum of read and write queue length per memory cycle per channel.
ramulator.row_conflicts_channel_0_core            233                       # Number of row conflicts per channel per core
ramulator.row_hits_channel_0_core                 294                       # Number of row hits per channel per core
ramulator.row_misses_channel_0_core                19                       # Number of row misses per channel per core
ramulator.serving_requests_0                    53643                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0
ramulator.serving_requests_0_0                  53643                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0
ramulator.serving_requests_0_0_0                53643                       # The sum of read and write requests that are served in this DRAM element per memory cycle for level _0_0_0
ramulator.useless_activates_0_core                  0                       # Number of useless activations. E.g, ACT -> PRE w/o RD or WR
ramulator.write_req_queue_length_avg_0       0.000000                       # Write queue length average per memory cycle per channel.
ramulator.write_req_queue_length_sum_0              0                       # Write queue length sum per memory cycle per channel.
ramulator.write_requests                            0                       # Number of incoming write requests to DRAM per core
ramulator.write_row_conflicts_channel_0_core            0                       # Number of row conflicts for write requests per channel per core
ramulator.write_row_hits_channel_0_core             0                       # Number of row hits for write requests per channel per core
ramulator.write_row_misses_channel_0_core            0                       # Number of row misses for write requests per channel per core
ramulator.write_transaction_bytes_0                 0                       # The total byte of write transaction per channel
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       64201                       # Number of instructions simulated
sim_ops                                         64201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000155                       # Number of seconds simulated
sim_ticks                                   155233750                       # Number of ticks simulated
system.cpu.committedInsts                       62361                       # Number of instructions committed
system.cpu.committedOps                         62361                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.991421                       # CPI: cycles per instruction
system.cpu.discardedOps                          2075                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           20282                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.502154                       # IPC: instructions per cycle
system.cpu.numCycles                           124187                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  22      0.04%      0.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   42208     67.68%     67.72% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.72% # Class of committed instruction
system.cpu.op_class_0::MemRead                  11318     18.15%     85.87% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  8813     14.13%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    62361                       # Class of committed instruction
system.cpu.tickCycles                          103905                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    22                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           546                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                   15192                       # Number of BP lookups
system.cpu.branchPred.condPredicted             13158                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               925                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                10919                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   10388                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.136917                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             736                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                304                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              432                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          200                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data        20231                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20231                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20231                       # number of overall hits
system.cpu.dcache.overall_hits::total           20231                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          192                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            192                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          192                       # number of overall misses
system.cpu.dcache.overall_misses::total           192                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     14080250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     14080250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     14080250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     14080250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        20423                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        20423                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        20423                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        20423                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009401                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009401                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009401                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009401                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73334.635417                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73334.635417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73334.635417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73334.635417                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           52                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          140                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     10398250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     10398250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     10398250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     10398250                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006855                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006855                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006855                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74273.214286                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74273.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74273.214286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74273.214286                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11543                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5215750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5215750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11610                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005771                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77847.014925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77847.014925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      4940250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4940250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74852.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74852.272727                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8688                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          125                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      8864500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      8864500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8813                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014184                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        70916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        70916                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           51                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           74                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           74                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5458000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008397                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 73756.756757                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73756.756757                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           129.142740                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               20612                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               173                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            119.144509                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   129.142740                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.126116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.126116                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          173                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          132                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.168945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            163524                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           163524                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_hits                            0                       # read hits
system.cpu.dtb.read_misses                          0                       # read misses
system.cpu.dtb.read_accesses                        0                       # read accesses
system.cpu.dtb.write_hits                           0                       # write hits
system.cpu.dtb.write_misses                         0                       # write misses
system.cpu.dtb.write_accesses                       0                       # write accesses
system.cpu.dtb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.dtb.misses                               0                       # Total TLB (read and write) misses
system.cpu.dtb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               46807                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions              12527                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              9420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst        33112                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            33112                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        33112                       # number of overall hits
system.cpu.icache.overall_hits::total           33112                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          406                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            406                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          406                       # number of overall misses
system.cpu.icache.overall_misses::total           406                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     25365000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     25365000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     25365000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     25365000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        33518                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33518                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33518                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33518                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012113                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012113                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012113                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012113                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 62475.369458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 62475.369458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 62475.369458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 62475.369458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          406                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          406                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24092500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24092500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24092500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24092500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012113                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012113                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012113                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012113                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59341.133005                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59341.133005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59341.133005                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59341.133005                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        33112                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           33112                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          406                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           406                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     25365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     25365000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33518                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012113                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 62475.369458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 62475.369458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24092500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24092500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012113                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59341.133005                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59341.133005                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           310.683890                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               34865                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               553                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             63.047016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   310.683890                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.303402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.303402                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          553                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.540039                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            268551                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           268551                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_hits                            0                       # read hits
system.cpu.itb.read_misses                          0                       # read misses
system.cpu.itb.read_accesses                        0                       # read accesses
system.cpu.itb.write_hits                           0                       # write hits
system.cpu.itb.write_misses                         0                       # write misses
system.cpu.itb.write_accesses                       0                       # write accesses
system.cpu.itb.hits                                 0                       # Total TLB (read and write) hits
system.cpu.itb.misses                               0                       # Total TLB (read and write) misses
system.cpu.itb.accesses                             0                       # Total TLB (read and write) accesses
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    169972500                       # Cumulative time (in ticks) in various power states
system.cpu.thread26982.numInsts                 62361                       # Number of Instructions committed
system.cpu.thread26982.numOps                   62361                       # Number of Ops committed
system.cpu.thread26982.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                      1250                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          13024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           4480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              17504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        13024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         13024                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             407                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             140                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 547                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          83899281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          28859704                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112758984                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     83899281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         83899281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         83899281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         28859704                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            112758984                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                473                       # Transaction distribution
system.membus.trans_dist::ReadExReq                74                       # Transaction distribution
system.membus.trans_dist::ReadExResp               74                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            66                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port          813                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port          280                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1093                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port        13024                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port         4480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   17504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               546                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001832                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.042796                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     545     99.82%     99.82% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.18%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                 546                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    169972500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              752000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1408030                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy             490871                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
