<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2019.2 (64-bit)                     -->
<!--                                                              -->
<!-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z020_1" gui_info="dashboard1=dashboard_1[xc7z020_1/hw_vio_1=VIO_PROBES_1;]"/>
  <ObjectList object_type="hw_cfgmem" gui_info="">
    <Object name="" gui_info="">
      <Properties Property="PROGRAM.BLANK_CHECK" value="0"/>
      <Properties Property="PROGRAM.CFG_PROGRAM" value="1"/>
      <Properties Property="PROGRAM.CHECKSUM" value="0"/>
      <Properties Property="PROGRAM.ERASE" value="1"/>
      <Properties Property="PROGRAM.VERIFY" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z020_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value=""/>
      <Properties Property="PROBES.FILE" value=""/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/in_out.bit"/>
      <Properties Property="PROGRAM.HW_CFGMEM_PART" value=""/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <ObjectList object_type="hw_probe" gui_info="">
    <Object name="utop/RA_enable_test" gui_info="dashboard_1/hw_vio_1=2"/>
    <Object name="utop/addr_inf_x_test[7:0]" gui_info="dashboard_1/hw_vio_1=3"/>
    <Object name="utop/addr_inf_y_test[3:0]" gui_info="dashboard_1/hw_vio_1=0"/>
    <Object name="utop/out_data_fc1[15:0]" gui_info="dashboard_1/hw_vio_1=1"/>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="vio_input" busType="net" source="netlist" spec="VIO_INPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="ACTIVITY_PERSISTENCE" value="SHORT"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="INPUT_VALUE_RADIX" value="SIGNED"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="utop/out_data_fc1[15]"/>
        <net name="utop/out_data_fc1[14]"/>
        <net name="utop/out_data_fc1[13]"/>
        <net name="utop/out_data_fc1[12]"/>
        <net name="utop/out_data_fc1[11]"/>
        <net name="utop/out_data_fc1[10]"/>
        <net name="utop/out_data_fc1[9]"/>
        <net name="utop/out_data_fc1[8]"/>
        <net name="utop/out_data_fc1[7]"/>
        <net name="utop/out_data_fc1[6]"/>
        <net name="utop/out_data_fc1[5]"/>
        <net name="utop/out_data_fc1[4]"/>
        <net name="utop/out_data_fc1[3]"/>
        <net name="utop/out_data_fc1[2]"/>
        <net name="utop/out_data_fc1[1]"/>
        <net name="utop/out_data_fc1[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="BINARY"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="utop/RA_enable_test"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="2"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="SIGNED"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="utop/addr_inf_x_test[7]"/>
        <net name="utop/addr_inf_x_test[6]"/>
        <net name="utop/addr_inf_x_test[5]"/>
        <net name="utop/addr_inf_x_test[4]"/>
        <net name="utop/addr_inf_x_test[3]"/>
        <net name="utop/addr_inf_x_test[2]"/>
        <net name="utop/addr_inf_x_test[1]"/>
        <net name="utop/addr_inf_x_test[0]"/>
      </nets>
    </probe>
    <probe type="vio_output" busType="net" source="netlist" spec="VIO_OUTPUT_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_VIO" value="hw_vio_1"/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="OUTPUT_VALUE" value="1"/>
        <Option Id="OUTPUT_VALUE_RADIX" value="SIGNED"/>
        <Option Id="SOURCE" value="netlist"/>
      </probeOptions>
      <nets>
        <net name="utop/addr_inf_y_test[3]"/>
        <net name="utop/addr_inf_y_test[2]"/>
        <net name="utop/addr_inf_y_test[1]"/>
        <net name="utop/addr_inf_y_test[0]"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
