
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v
# synth_design -part xc7z020clg484-3 -top output_activation_18_10_48_1 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top output_activation_18_10_48_1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 232219 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.531 ; gain = 27.895 ; free physical = 243971 ; free virtual = 311873
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'output_activation_18_10_48_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'elementwise_add_core_18_18_48' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1464]
INFO: [Synth 8-6155] done synthesizing module 'elementwise_add_core_18_18_48' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1464]
INFO: [Synth 8-6157] synthesizing module 'sigmoid_core_18_18_10_32_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1037]
INFO: [Synth 8-6157] synthesizing module 'dsp_signed_mac_18_13_23_32' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1418]
INFO: [Synth 8-6155] done synthesizing module 'dsp_signed_mac_18_13_23_32' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1418]
INFO: [Synth 8-6157] synthesizing module 'shift_register_unit_1_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2167]
INFO: [Synth 8-6155] done synthesizing module 'shift_register_unit_1_3' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2167]
INFO: [Synth 8-6157] synthesizing module 'abs_unit_18' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1384]
INFO: [Synth 8-6155] done synthesizing module 'abs_unit_18' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1384]
INFO: [Synth 8-6157] synthesizing module 'fp_rounding_unit_1_32_11' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2117]
INFO: [Synth 8-6155] done synthesizing module 'fp_rounding_unit_1_32_11' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:2117]
INFO: [Synth 8-4471] merging register 'k_list_26_reg[12:0]' into 'k_list_25_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1140]
INFO: [Synth 8-4471] merging register 'k_list_28_reg[12:0]' into 'k_list_27_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1142]
INFO: [Synth 8-4471] merging register 'k_list_30_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1144]
INFO: [Synth 8-4471] merging register 'k_list_31_reg[12:0]' into 'k_list_29_reg[12:0]' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1145]
WARNING: [Synth 8-6014] Unused sequential element k_list_26_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1140]
WARNING: [Synth 8-6014] Unused sequential element k_list_28_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1142]
WARNING: [Synth 8-6014] Unused sequential element k_list_30_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1144]
WARNING: [Synth 8-6014] Unused sequential element k_list_31_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1145]
INFO: [Synth 8-6155] done synthesizing module 'sigmoid_core_18_18_10_32_1' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:1037]
INFO: [Synth 8-6155] done synthesizing module 'output_activation_18_10_48_1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.297 ; gain = 74.660 ; free physical = 243774 ; free virtual = 311677
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1548.297 ; gain = 74.660 ; free physical = 243758 ; free virtual = 311661
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.297 ; gain = 82.660 ; free physical = 243754 ; free virtual = 311658
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1596.324 ; gain = 122.688 ; free physical = 243646 ; free virtual = 311550
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |output_activation_18_10_48_1__GB0 |           1|     22075|
|2     |output_activation_18_10_48_1__GB1 |           1|      8468|
|3     |output_activation_18_10_48_1__GB2 |           1|      8468|
|4     |output_activation_18_10_48_1__GB3 |           1|     10585|
|5     |output_activation_18_10_48_1__GB4 |           1|     14819|
|6     |output_activation_18_10_48_1__GB5 |           1|     19053|
|7     |output_activation_18_10_48_1__GB6 |           1|     23288|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 48    
	   2 Input     22 Bit       Adders := 48    
	   2 Input     18 Bit       Adders := 96    
+---Registers : 
	               32 Bit    Registers := 96    
	               22 Bit    Registers := 48    
	               18 Bit    Registers := 288   
	               13 Bit    Registers := 2928  
	                1 Bit    Registers := 626   
+---Muxes : 
	   2 Input     32 Bit        Muxes := 96    
	   2 Input     23 Bit        Muxes := 48    
	   2 Input     18 Bit        Muxes := 48    
	   2 Input     13 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module elementwise_add_core_18_18_48 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 48    
+---Registers : 
	               18 Bit    Registers := 144   
	                1 Bit    Registers := 2     
Module dsp_signed_mac_18_13_23_32__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__12 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__13 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__14 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__15 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__16 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__17 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__18 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__19 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__20 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__21 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__22 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__23 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__24 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__25 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__26 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__27 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__28 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__29 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__30 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__31 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__33 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__34 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__34 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__35 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__36 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__36 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__37 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__38 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__38 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__39 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__40 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__40 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__41 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__42 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__42 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__43 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__44 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__44 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__45 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__46 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__46 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32__47 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1__47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
Module dsp_signed_mac_18_13_23_32 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module shift_register_unit_1_3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module abs_unit_18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module fp_rounding_unit_1_32_11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sigmoid_core_18_18_10_32_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 60    
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_31_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_30_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_29_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_28_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_27_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_26_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_25_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_24_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_23_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_22_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_21_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_20_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_19_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_18_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_17_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_16_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_15_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_14_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_13_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_12_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_11_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_10_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_9_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_8_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_7_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_6_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_5_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_4_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_3_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_31_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_30_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_29_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_28_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_27_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_26_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_25_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_24_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_23_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_22_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_21_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_20_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_19_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_18_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_17_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_16_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_15_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_14_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_13_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_12_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_11_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_10_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_9_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_8_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_7_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_6_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_5_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_4_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_3_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_31_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_30_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_29_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_28_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_27_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_26_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_25_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_24_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_23_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_22_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_21_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_20_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_19_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_18_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_17_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_16_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_15_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_14_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_13_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_12_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_11_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_10_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_9_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_8_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_7_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_6_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_5_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_4_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_3_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_2_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_0_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_31_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_30_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_29_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sigmoid_core_18_18_10_32_1_inst_35/b_list_28_reg[3] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_31_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_30_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_29_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_28_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_27_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_26_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_25_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_24_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_23_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_22_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_21_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_20_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_19_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_18_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_17_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_16_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_15_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_14_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_13_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_12_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_11_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_10_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_9_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_8_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_7_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_6_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_5_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_4_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_3_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_2_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_1_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_0_reg[0]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_31_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_30_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_29_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_28_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_27_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_26_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_25_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_24_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_23_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_22_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_21_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_20_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_19_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_18_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_17_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_16_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_15_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_14_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_13_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_12_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_11_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_10_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_9_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_8_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_7_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_6_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_5_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_4_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_3_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_2_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_1_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_0_reg[1]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_31_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_30_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_29_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_28_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_27_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_26_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_25_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_24_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_23_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_22_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_21_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_20_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_19_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_18_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_17_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_16_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_15_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_14_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_13_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_12_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_11_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_10_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_9_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_8_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_7_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_6_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_5_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_4_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_3_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_2_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_1_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_0_reg[2]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_31_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[0]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_30_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_29_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Synth 8-3886] merging instance 'sigmoid_core_18_18_10_32_1_inst_40/b_list_28_reg[3]' (FD) to 'sigmoid_core_18_18_10_32_1_inst_40/k_list_29_reg[12]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: Generating DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg, operation Mode is: (C'+A''*B2)'.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ay_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register abs_unit_18_inst/out_reg_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_ax_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_az_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: register dsp_signed_mac_18_13_23_32_inst/reg_res_reg is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res0 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
DSP Report: operator dsp_signed_mac_18_13_23_32_inst/reg_res1 is absorbed into DSP dsp_signed_mac_18_13_23_32_inst/reg_res_reg.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:44 . Memory (MB): peak = 1818.867 ; gain = 345.230 ; free physical = 243113 ; free virtual = 311124
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
|dsp_signed_mac_18_13_23_32 | (C'+A''*B2)' | 18     | 13     | 23     | -      | 32     | 2    | 1    | 1    | -    | -     | 0    | 1    | 
+---------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |output_activation_18_10_48_1__GB0 |           1|      7211|
|2     |output_activation_18_10_48_1__GB1 |           1|      1753|
|3     |output_activation_18_10_48_1__GB2 |           1|      1753|
|4     |output_activation_18_10_48_1__GB3 |           1|      2195|
|5     |output_activation_18_10_48_1__GB4 |           1|      3073|
|6     |output_activation_18_10_48_1__GB5 |           1|      3951|
|7     |output_activation_18_10_48_1__GB6 |           1|      4839|
+------+----------------------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:45 . Memory (MB): peak = 1818.867 ; gain = 345.230 ; free physical = 243093 ; free virtual = 311105
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------------------------+------------+----------+
|      |RTL Partition                     |Replication |Instances |
+------+----------------------------------+------------+----------+
|1     |output_activation_18_10_48_1__GB0 |           1|      7211|
|2     |output_activation_18_10_48_1__GB1 |           1|      1753|
|3     |output_activation_18_10_48_1__GB2 |           1|      1753|
|4     |output_activation_18_10_48_1__GB3 |           1|      2195|
|5     |output_activation_18_10_48_1__GB4 |           1|      3073|
|6     |output_activation_18_10_48_1__GB5 |           1|      3951|
|7     |output_activation_18_10_48_1__GB6 |           1|      4839|
+------+----------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:48 . Memory (MB): peak = 1834.617 ; gain = 360.980 ; free physical = 242994 ; free virtual = 311008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1834.621 ; gain = 360.984 ; free physical = 244439 ; free virtual = 312368
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:49 . Memory (MB): peak = 1834.621 ; gain = 360.984 ; free physical = 244429 ; free virtual = 312366
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1834.621 ; gain = 360.984 ; free physical = 244411 ; free virtual = 312359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1834.621 ; gain = 360.984 ; free physical = 244409 ; free virtual = 312358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:50 . Memory (MB): peak = 1834.621 ; gain = 360.984 ; free physical = 244461 ; free virtual = 312359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1834.621 ; gain = 360.984 ; free physical = 244461 ; free virtual = 312359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |  1056|
|2     |DSP48E1 |    48|
|3     |LUT1    |  1440|
|4     |LUT2    |  1635|
|5     |LUT3    |  2640|
|6     |LUT4    |    40|
|7     |LUT5    |   144|
|8     |LUT6    |   864|
|9     |FDRE    |  7642|
+------+--------+------+

Report Instance Areas: 
+------+-------------------------------------+-------------------------------+------+
|      |Instance                             |Module                         |Cells |
+------+-------------------------------------+-------------------------------+------+
|1     |top                                  |                               | 15509|
|2     |  elementwise_add_core_18_18_48_inst |elementwise_add_core_18_18_48  |  3698|
|3     |  sigmoid_core_18_18_10_32_1_inst_0  |sigmoid_core_18_18_10_32_1     |   255|
|4     |    abs_unit_18_inst                 |abs_unit_18_231                |    48|
|5     |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_232 |    82|
|6     |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_233   |    80|
|7     |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_234    |     4|
|8     |  sigmoid_core_18_18_10_32_1_inst_1  |sigmoid_core_18_18_10_32_1_0   |   246|
|9     |    abs_unit_18_inst                 |abs_unit_18_227                |    47|
|10    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_228 |    79|
|11    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_229   |    78|
|12    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_230    |     4|
|13    |  sigmoid_core_18_18_10_32_1_inst_10 |sigmoid_core_18_18_10_32_1_1   |   246|
|14    |    abs_unit_18_inst                 |abs_unit_18_223                |    47|
|15    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_224 |    79|
|16    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_225   |    78|
|17    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_226    |     4|
|18    |  sigmoid_core_18_18_10_32_1_inst_11 |sigmoid_core_18_18_10_32_1_2   |   246|
|19    |    abs_unit_18_inst                 |abs_unit_18_219                |    47|
|20    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_220 |    79|
|21    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_221   |    78|
|22    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_222    |     4|
|23    |  sigmoid_core_18_18_10_32_1_inst_12 |sigmoid_core_18_18_10_32_1_3   |   246|
|24    |    abs_unit_18_inst                 |abs_unit_18_215                |    47|
|25    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_216 |    79|
|26    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_217   |    78|
|27    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_218    |     4|
|28    |  sigmoid_core_18_18_10_32_1_inst_13 |sigmoid_core_18_18_10_32_1_4   |   246|
|29    |    abs_unit_18_inst                 |abs_unit_18_211                |    47|
|30    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_212 |    79|
|31    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_213   |    78|
|32    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_214    |     4|
|33    |  sigmoid_core_18_18_10_32_1_inst_14 |sigmoid_core_18_18_10_32_1_5   |   246|
|34    |    abs_unit_18_inst                 |abs_unit_18_207                |    47|
|35    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_208 |    79|
|36    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_209   |    78|
|37    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_210    |     4|
|38    |  sigmoid_core_18_18_10_32_1_inst_15 |sigmoid_core_18_18_10_32_1_6   |   246|
|39    |    abs_unit_18_inst                 |abs_unit_18_203                |    47|
|40    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_204 |    79|
|41    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_205   |    78|
|42    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_206    |     4|
|43    |  sigmoid_core_18_18_10_32_1_inst_16 |sigmoid_core_18_18_10_32_1_7   |   246|
|44    |    abs_unit_18_inst                 |abs_unit_18_199                |    47|
|45    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_200 |    79|
|46    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_201   |    78|
|47    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_202    |     4|
|48    |  sigmoid_core_18_18_10_32_1_inst_17 |sigmoid_core_18_18_10_32_1_8   |   246|
|49    |    abs_unit_18_inst                 |abs_unit_18_195                |    47|
|50    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_196 |    79|
|51    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_197   |    78|
|52    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_198    |     4|
|53    |  sigmoid_core_18_18_10_32_1_inst_18 |sigmoid_core_18_18_10_32_1_9   |   246|
|54    |    abs_unit_18_inst                 |abs_unit_18_191                |    47|
|55    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_192 |    79|
|56    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_193   |    78|
|57    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_194    |     4|
|58    |  sigmoid_core_18_18_10_32_1_inst_19 |sigmoid_core_18_18_10_32_1_10  |   246|
|59    |    abs_unit_18_inst                 |abs_unit_18_187                |    47|
|60    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_188 |    79|
|61    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_189   |    78|
|62    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_190    |     4|
|63    |  sigmoid_core_18_18_10_32_1_inst_2  |sigmoid_core_18_18_10_32_1_11  |   246|
|64    |    abs_unit_18_inst                 |abs_unit_18_183                |    47|
|65    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_184 |    79|
|66    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_185   |    78|
|67    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_186    |     4|
|68    |  sigmoid_core_18_18_10_32_1_inst_20 |sigmoid_core_18_18_10_32_1_12  |   246|
|69    |    abs_unit_18_inst                 |abs_unit_18_179                |    47|
|70    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_180 |    79|
|71    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_181   |    78|
|72    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_182    |     4|
|73    |  sigmoid_core_18_18_10_32_1_inst_21 |sigmoid_core_18_18_10_32_1_13  |   246|
|74    |    abs_unit_18_inst                 |abs_unit_18_175                |    47|
|75    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_176 |    79|
|76    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_177   |    78|
|77    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_178    |     4|
|78    |  sigmoid_core_18_18_10_32_1_inst_22 |sigmoid_core_18_18_10_32_1_14  |   246|
|79    |    abs_unit_18_inst                 |abs_unit_18_171                |    47|
|80    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_172 |    79|
|81    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_173   |    78|
|82    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_174    |     4|
|83    |  sigmoid_core_18_18_10_32_1_inst_23 |sigmoid_core_18_18_10_32_1_15  |   246|
|84    |    abs_unit_18_inst                 |abs_unit_18_167                |    47|
|85    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_168 |    79|
|86    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_169   |    78|
|87    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_170    |     4|
|88    |  sigmoid_core_18_18_10_32_1_inst_24 |sigmoid_core_18_18_10_32_1_16  |   246|
|89    |    abs_unit_18_inst                 |abs_unit_18_163                |    47|
|90    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_164 |    79|
|91    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_165   |    78|
|92    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_166    |     4|
|93    |  sigmoid_core_18_18_10_32_1_inst_25 |sigmoid_core_18_18_10_32_1_17  |   246|
|94    |    abs_unit_18_inst                 |abs_unit_18_159                |    47|
|95    |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_160 |    79|
|96    |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_161   |    78|
|97    |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_162    |     4|
|98    |  sigmoid_core_18_18_10_32_1_inst_26 |sigmoid_core_18_18_10_32_1_18  |   246|
|99    |    abs_unit_18_inst                 |abs_unit_18_155                |    47|
|100   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_156 |    79|
|101   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_157   |    78|
|102   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_158    |     4|
|103   |  sigmoid_core_18_18_10_32_1_inst_27 |sigmoid_core_18_18_10_32_1_19  |   246|
|104   |    abs_unit_18_inst                 |abs_unit_18_151                |    47|
|105   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_152 |    79|
|106   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_153   |    78|
|107   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_154    |     4|
|108   |  sigmoid_core_18_18_10_32_1_inst_28 |sigmoid_core_18_18_10_32_1_20  |   246|
|109   |    abs_unit_18_inst                 |abs_unit_18_147                |    47|
|110   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_148 |    79|
|111   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_149   |    78|
|112   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_150    |     4|
|113   |  sigmoid_core_18_18_10_32_1_inst_29 |sigmoid_core_18_18_10_32_1_21  |   246|
|114   |    abs_unit_18_inst                 |abs_unit_18_143                |    47|
|115   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_144 |    79|
|116   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_145   |    78|
|117   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_146    |     4|
|118   |  sigmoid_core_18_18_10_32_1_inst_3  |sigmoid_core_18_18_10_32_1_22  |   246|
|119   |    abs_unit_18_inst                 |abs_unit_18_139                |    47|
|120   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_140 |    79|
|121   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_141   |    78|
|122   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_142    |     4|
|123   |  sigmoid_core_18_18_10_32_1_inst_30 |sigmoid_core_18_18_10_32_1_23  |   246|
|124   |    abs_unit_18_inst                 |abs_unit_18_135                |    47|
|125   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_136 |    79|
|126   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_137   |    78|
|127   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_138    |     4|
|128   |  sigmoid_core_18_18_10_32_1_inst_31 |sigmoid_core_18_18_10_32_1_24  |   246|
|129   |    abs_unit_18_inst                 |abs_unit_18_131                |    47|
|130   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_132 |    14|
|131   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_133   |    78|
|132   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_134    |     4|
|133   |  sigmoid_core_18_18_10_32_1_inst_32 |sigmoid_core_18_18_10_32_1_25  |   245|
|134   |    abs_unit_18_inst                 |abs_unit_18_127                |    47|
|135   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_128 |    14|
|136   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_129   |    78|
|137   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_130    |     4|
|138   |  sigmoid_core_18_18_10_32_1_inst_33 |sigmoid_core_18_18_10_32_1_26  |   245|
|139   |    abs_unit_18_inst                 |abs_unit_18_123                |    47|
|140   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_124 |    14|
|141   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_125   |    78|
|142   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_126    |     4|
|143   |  sigmoid_core_18_18_10_32_1_inst_34 |sigmoid_core_18_18_10_32_1_27  |   245|
|144   |    abs_unit_18_inst                 |abs_unit_18_119                |    47|
|145   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_120 |    14|
|146   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_121   |    78|
|147   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_122    |     4|
|148   |  sigmoid_core_18_18_10_32_1_inst_35 |sigmoid_core_18_18_10_32_1_28  |   246|
|149   |    abs_unit_18_inst                 |abs_unit_18_115                |    47|
|150   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_116 |    14|
|151   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_117   |    78|
|152   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_118    |     4|
|153   |  sigmoid_core_18_18_10_32_1_inst_36 |sigmoid_core_18_18_10_32_1_29  |   246|
|154   |    abs_unit_18_inst                 |abs_unit_18_111                |    47|
|155   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_112 |    79|
|156   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_113   |    78|
|157   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_114    |     4|
|158   |  sigmoid_core_18_18_10_32_1_inst_37 |sigmoid_core_18_18_10_32_1_30  |   245|
|159   |    abs_unit_18_inst                 |abs_unit_18_107                |    47|
|160   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_108 |    14|
|161   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_109   |    78|
|162   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_110    |     4|
|163   |  sigmoid_core_18_18_10_32_1_inst_38 |sigmoid_core_18_18_10_32_1_31  |   245|
|164   |    abs_unit_18_inst                 |abs_unit_18_103                |    47|
|165   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_104 |    14|
|166   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_105   |    78|
|167   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_106    |     4|
|168   |  sigmoid_core_18_18_10_32_1_inst_39 |sigmoid_core_18_18_10_32_1_32  |   245|
|169   |    abs_unit_18_inst                 |abs_unit_18_99                 |    47|
|170   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_100 |    14|
|171   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_101   |    78|
|172   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_102    |     4|
|173   |  sigmoid_core_18_18_10_32_1_inst_4  |sigmoid_core_18_18_10_32_1_33  |   246|
|174   |    abs_unit_18_inst                 |abs_unit_18_95                 |    47|
|175   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_96  |    79|
|176   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_97    |    78|
|177   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_98     |     4|
|178   |  sigmoid_core_18_18_10_32_1_inst_40 |sigmoid_core_18_18_10_32_1_34  |   246|
|179   |    abs_unit_18_inst                 |abs_unit_18_91                 |    47|
|180   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_92  |    79|
|181   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_93    |    78|
|182   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_94     |     4|
|183   |  sigmoid_core_18_18_10_32_1_inst_41 |sigmoid_core_18_18_10_32_1_35  |   246|
|184   |    abs_unit_18_inst                 |abs_unit_18_87                 |    47|
|185   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_88  |    79|
|186   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_89    |    78|
|187   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_90     |     4|
|188   |  sigmoid_core_18_18_10_32_1_inst_42 |sigmoid_core_18_18_10_32_1_36  |   246|
|189   |    abs_unit_18_inst                 |abs_unit_18_83                 |    47|
|190   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_84  |    79|
|191   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_85    |    78|
|192   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_86     |     4|
|193   |  sigmoid_core_18_18_10_32_1_inst_43 |sigmoid_core_18_18_10_32_1_37  |   246|
|194   |    abs_unit_18_inst                 |abs_unit_18_79                 |    47|
|195   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_80  |    79|
|196   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_81    |    78|
|197   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_82     |     4|
|198   |  sigmoid_core_18_18_10_32_1_inst_44 |sigmoid_core_18_18_10_32_1_38  |   246|
|199   |    abs_unit_18_inst                 |abs_unit_18_75                 |    47|
|200   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_76  |    79|
|201   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_77    |    78|
|202   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_78     |     4|
|203   |  sigmoid_core_18_18_10_32_1_inst_45 |sigmoid_core_18_18_10_32_1_39  |   246|
|204   |    abs_unit_18_inst                 |abs_unit_18_71                 |    47|
|205   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_72  |    79|
|206   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_73    |    78|
|207   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_74     |     4|
|208   |  sigmoid_core_18_18_10_32_1_inst_46 |sigmoid_core_18_18_10_32_1_40  |   246|
|209   |    abs_unit_18_inst                 |abs_unit_18_67                 |    47|
|210   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_68  |    79|
|211   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_69    |    78|
|212   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_70     |     4|
|213   |  sigmoid_core_18_18_10_32_1_inst_47 |sigmoid_core_18_18_10_32_1_41  |   246|
|214   |    abs_unit_18_inst                 |abs_unit_18_63                 |    47|
|215   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_64  |    79|
|216   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_65    |    78|
|217   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_66     |     4|
|218   |  sigmoid_core_18_18_10_32_1_inst_5  |sigmoid_core_18_18_10_32_1_42  |   246|
|219   |    abs_unit_18_inst                 |abs_unit_18_59                 |    47|
|220   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_60  |    79|
|221   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_61    |    78|
|222   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_62     |     4|
|223   |  sigmoid_core_18_18_10_32_1_inst_6  |sigmoid_core_18_18_10_32_1_43  |   246|
|224   |    abs_unit_18_inst                 |abs_unit_18_55                 |    47|
|225   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_56  |    79|
|226   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_57    |    78|
|227   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_58     |     4|
|228   |  sigmoid_core_18_18_10_32_1_inst_7  |sigmoid_core_18_18_10_32_1_44  |   246|
|229   |    abs_unit_18_inst                 |abs_unit_18_51                 |    47|
|230   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_52  |    79|
|231   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_53    |    78|
|232   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_54     |     4|
|233   |  sigmoid_core_18_18_10_32_1_inst_8  |sigmoid_core_18_18_10_32_1_45  |   246|
|234   |    abs_unit_18_inst                 |abs_unit_18_47                 |    47|
|235   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32_48  |    79|
|236   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11_49    |    78|
|237   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3_50     |     4|
|238   |  sigmoid_core_18_18_10_32_1_inst_9  |sigmoid_core_18_18_10_32_1_46  |   246|
|239   |    abs_unit_18_inst                 |abs_unit_18                    |    47|
|240   |    dsp_signed_mac_18_13_23_32_inst  |dsp_signed_mac_18_13_23_32     |    79|
|241   |    fp_rounding_unit_1_32_11_inst    |fp_rounding_unit_1_32_11       |    78|
|242   |    shift_register_unit_1_3_inst     |shift_register_unit_1_3        |     4|
+------+-------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:50 . Memory (MB): peak = 1834.621 ; gain = 360.984 ; free physical = 244461 ; free virtual = 312359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1838.527 ; gain = 364.891 ; free physical = 246472 ; free virtual = 314371
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:54 . Memory (MB): peak = 1838.527 ; gain = 364.891 ; free physical = 246473 ; free virtual = 314369
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1913.789 ; gain = 0.000 ; free physical = 246237 ; free virtual = 314133
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
234 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:58 . Memory (MB): peak = 1913.789 ; gain = 440.250 ; free physical = 246285 ; free virtual = 314181
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 2460.441 ; gain = 546.652 ; free physical = 245055 ; free virtual = 313012
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2460.441 ; gain = 0.000 ; free physical = 245055 ; free virtual = 313012
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2484.453 ; gain = 0.000 ; free physical = 245017 ; free virtual = 312986
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/post_synth.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2484.461 ; gain = 24.020 ; free physical = 244981 ; free virtual = 312932
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2611.723 ; gain = 0.004 ; free physical = 244807 ; free virtual = 312705

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: ab005861

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244803 ; free virtual = 312702

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 40c2bb14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244773 ; free virtual = 312672
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 48 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 40c2bb14

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244772 ; free virtual = 312671
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: ab9c45b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244728 ; free virtual = 312627
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: ab9c45b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244722 ; free virtual = 312621
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c3355eff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244443 ; free virtual = 312341
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c3355eff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244421 ; free virtual = 312319
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              48  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244406 ; free virtual = 312305
Ending Logic Optimization Task | Checksum: c3355eff

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244420 ; free virtual = 312318

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c3355eff

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244415 ; free virtual = 312315

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c3355eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244425 ; free virtual = 312325

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244424 ; free virtual = 312324
Ending Netlist Obfuscation Task | Checksum: c3355eff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2611.723 ; gain = 0.000 ; free physical = 244425 ; free virtual = 312326
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2611.723 ; gain = 0.004 ; free physical = 244454 ; free virtual = 312354
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: c3355eff
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module output_activation_18_10_48_1 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2646.707 ; gain = 2.988 ; free physical = 244457 ; free virtual = 312356
INFO: [Pwropt 34-9] Applying IDT optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=6.411 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.91 . Memory (MB): peak = 2671.715 ; gain = 27.996 ; free physical = 244434 ; free virtual = 312333
Running Vector-less Activity Propagation...
IDT: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2853.887 ; gain = 207.180 ; free physical = 244359 ; free virtual = 312257
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.910 ; gain = 26.023 ; free physical = 244390 ; free virtual = 312289
Power optimization passes: Time (s): cpu = 00:00:08 ; elapsed = 00:00:02 . Memory (MB): peak = 2879.910 ; gain = 236.191 ; free physical = 244390 ; free virtual = 312289

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244473 ; free virtual = 312372


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design output_activation_18_10_48_1 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 7642
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: c3355eff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244478 ; free virtual = 312377
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: c3355eff
Power optimization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 2879.910 ; gain = 268.188 ; free physical = 244492 ; free virtual = 312391
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 20398360 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c3355eff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312436
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: c3355eff

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244536 ; free virtual = 312435
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: c3355eff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244536 ; free virtual = 312435
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: c3355eff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244538 ; free virtual = 312436
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: c3355eff

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244539 ; free virtual = 312437

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244539 ; free virtual = 312437
Ending Netlist Obfuscation Task | Checksum: c3355eff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244539 ; free virtual = 312437
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
power_opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2879.910 ; gain = 268.188 ; free physical = 244539 ; free virtual = 312437
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312181
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 2e56ce3a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244221 ; free virtual = 312181
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244211 ; free virtual = 312172

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 44b427d2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244066 ; free virtual = 312027

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 118a03c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244102 ; free virtual = 312063

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 118a03c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244101 ; free virtual = 312063
Phase 1 Placer Initialization | Checksum: 118a03c41

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244103 ; free virtual = 312064

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ed752bc7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:04 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244096 ; free virtual = 312057

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244471 ; free virtual = 312370

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13a3610dc

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244470 ; free virtual = 312369
Phase 2 Global Placement | Checksum: 1ededead5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244470 ; free virtual = 312369

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ededead5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244469 ; free virtual = 312368

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11cf51147

Time (s): cpu = 00:00:29 ; elapsed = 00:00:13 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244438 ; free virtual = 312337

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 124550d92

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244434 ; free virtual = 312333

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 7e8a1c2d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:13 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244430 ; free virtual = 312329

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1952457fb

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244379 ; free virtual = 312278

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 17ef465e4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244360 ; free virtual = 312258

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1697083dc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244340 ; free virtual = 312239
Phase 3 Detail Placement | Checksum: 1697083dc

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244328 ; free virtual = 312227

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e312ea0a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e312ea0a

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244301 ; free virtual = 312200
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.777. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b9dc5a4e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244293 ; free virtual = 312192
Phase 4.1 Post Commit Optimization | Checksum: 1b9dc5a4e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244296 ; free virtual = 312195

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b9dc5a4e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244288 ; free virtual = 312187

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b9dc5a4e

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244291 ; free virtual = 312190

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244292 ; free virtual = 312191
Phase 4.4 Final Placement Cleanup | Checksum: 178dc98d9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244287 ; free virtual = 312186
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 178dc98d9

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244287 ; free virtual = 312186
Ending Placer Task | Checksum: c8360ebe

Time (s): cpu = 00:00:37 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244307 ; free virtual = 312206
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244306 ; free virtual = 312205
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244267 ; free virtual = 312166
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244230 ; free virtual = 312133
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244229 ; free virtual = 312145
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/post_place.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 244223 ; free virtual = 312122
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c481a861 ConstDB: 0 ShapeSum: 3b4665d RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "i_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "i_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "reset" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "reset". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_14[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_14[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_45[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_45[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_45[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_45[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_2[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_2[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_2[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_2[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_43[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_43[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_17[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_17[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_17[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_17[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "bias_13[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "bias_13[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "stage1_result_13[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "stage1_result_13[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 17e9b101a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 246140 ; free virtual = 313976
Post Restoration Checksum: NetGraph: ced5260b NumContArr: afc5ea0f Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17e9b101a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 246138 ; free virtual = 313974

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17e9b101a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 246117 ; free virtual = 313952

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17e9b101a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 246115 ; free virtual = 313951
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 934b3f28

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245906 ; free virtual = 313742
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.799  | TNS=0.000  | WHS=0.068  | THS=0.000  |

Phase 2 Router Initialization | Checksum: ee18a50b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 246026 ; free virtual = 313861

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f412162d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:20 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 246013 ; free virtual = 313849

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 478
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.351  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1975be7d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245928 ; free virtual = 313763
Phase 4 Rip-up And Reroute | Checksum: 1975be7d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245926 ; free virtual = 313762

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1975be7d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245922 ; free virtual = 313758

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1975be7d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245919 ; free virtual = 313754
Phase 5 Delay and Skew Optimization | Checksum: 1975be7d7

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245918 ; free virtual = 313753

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: eb004906

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245919 ; free virtual = 313754
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.351  | TNS=0.000  | WHS=0.094  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eb004906

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245914 ; free virtual = 313749
Phase 6 Post Hold Fix | Checksum: eb004906

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245911 ; free virtual = 313747

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.686756 %
  Global Horizontal Routing Utilization  = 1.43239 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 174d4d530

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245901 ; free virtual = 313736

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 174d4d530

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245897 ; free virtual = 313733

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1714ae40d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245865 ; free virtual = 313701

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.351  | TNS=0.000  | WHS=0.094  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1714ae40d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245857 ; free virtual = 313693
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:34 ; elapsed = 00:00:22 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313728

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245893 ; free virtual = 313728
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245907 ; free virtual = 313742
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245868 ; free virtual = 313709
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.79 . Memory (MB): peak = 2879.910 ; gain = 0.000 ; free physical = 245819 ; free virtual = 313674
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/clstm_like.large_submodules/output_activation_18_10_48_1/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2972.984 ; gain = 0.000 ; free physical = 244875 ; free virtual = 312756
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 23:06:32 2022...
