/*#*********************************************************************************************************************/
/*# Software       : TSMC MEMORY COMPILER tsn28hpcpd127spsram_2012.02.00.d.180a						*/
/*# Technology     : TSMC 28nm CMOS LOGIC High Performance Compact Mobile Computing Plus 1P10M HKMG CU_ELK 0.9V				*/
/*#  Memory Type    : TSMC 28nm High Performance Compact Mobile Computing Plus Single Port SRAM with d127 bit cell HVT periphery */
/*# Library Name   : ts1n28hpcphvtb32768x9m16sso (user specify : TS1N28HPCPHVTB32768X9M16SSO)				*/
/*# Library Version: 180a												*/
/*# Generated Time : 2024/05/10, 14:04:29										*/
/*#*********************************************************************************************************************/
/*#															*/
/*# STATEMENT OF USE													*/
/*#															*/
/*# This information contains confidential and proprietary information of TSMC.					*/
/*# No part of this information may be reproduced, transmitted, transcribed,						*/
/*# stored in a retrieval system, or translated into any human or computer						*/
/*# language, in any form or by any means, electronic, mechanical, magnetic,						*/
/*# optical, chemical, manual, or otherwise, without the prior written permission					*/
/*# of TSMC. This information was prepared for informational purpose and is for					*/
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the					*/
/*# information at any time and without notice.									*/
/*#															*/
/*#*********************************************************************************************************************/
/* Template Version : S_03_52101                                               */
/****************************************************************************** */

library (  ts1n28hpcphvtb32768x9m16sso_tt0p9v25c ) {
    technology ( cmos) ;
    delay_model : table_lookup ;
    date : "2011 " ;
    comment : "Copyright TSMC" ;
    revision : v1.0 ;
    simulation : true ;
    voltage_map ( VDD, 0.900000 ) ;
    voltage_map ( VSS, 0.0) ;
    nom_process : 1 ;
    nom_temperature : 25.000000 ;
    nom_voltage : 0.900000 ;
    operating_conditions ( "tt0p9v25c" ) {
        process : 1 ;
        temperature : 25 ;
        voltage : 0.900000 ;
        tree_type : "balanced_tree" ;
    }
    default_operating_conditions : tt0p9v25c ;
    default_max_transition : 0.363000 ;
    capacitive_load_unit ( 1, pf)  ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;   
    pulling_resistance_unit : "1kohm" ;
    library_features ( report_delay_calculation) ;
    library_features ( report_power_calculation) ;    
    define_cell_area ( pad_drivers,pad_driver_sites) ;
    define_cell_area ( bond_pads,pad_slots) ;
 
    default_max_fanout : 20.0 ;
    default_fanout_load : 1.0 ;
    default_inout_pin_cap : 0.0 ;
    default_input_pin_cap : 0.0 ;
    default_output_pin_cap : 0.0 ;
  
    slew_lower_threshold_pct_rise : 10.00 ;
    slew_upper_threshold_pct_rise : 90.00 ;
    slew_derate_from_library : 1.00 ;
    input_threshold_pct_fall : 50.00 ;
    output_threshold_pct_fall : 50.00 ;
    input_threshold_pct_rise : 50.00 ;
    output_threshold_pct_rise : 50.00 ;
    slew_lower_threshold_pct_fall : 10.00 ;
    slew_upper_threshold_pct_fall : 90.00 ;
    default_cell_leakage_power : 0.000000 ;
    default_leakage_power_density : 0.000000 ;
    k_volt_cell_leakage_power : 0.000000 ;
    k_temp_cell_leakage_power : 0.000000 ;
    k_process_cell_leakage_power : 0.000000 ;
    k_volt_internal_power : 0.000000 ;
    k_temp_internal_power : 0.000000 ;
    k_process_internal_power : 0.000000 ;

    lu_table_template ( clktran_constraint_template ) {
        variable_1 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }    
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
         index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sig2sram_delay_template ) {
        variable_1 : input_net_transition ;
        variable_2 : total_output_net_capacitance ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.002000, 0.019000, 0.042000, 0.132000, 0.358000" ) ;
    }
    lu_table_template ( sram_load_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    }
    lu_table_template ( sig2sram_constraint_template ) {
        variable_1 : related_pin_transition ;
        variable_2 : constrained_pin_transition ;
        index_1 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
        index_2 ( "0.006000, 0.029000, 0.058000, 0.118000, 0.363000" ) ;
    }
    power_lut_template ( sram_power_template ) {
        variable_1 : total_output_net_capacitance ;
        index_1 ("0.002000, 0.019000, 0.042000, 0.132000, 0.358000");
    } 
type ( A_bus_14_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 15 ;
    bit_from : 14 ;
    bit_to : 0 ;
    downto : true ;
}
type ( Q_bus_8_to_0 ) {
    base_type : array ;
    data_type : bit ;
    bit_width : 9 ;
    bit_from : 8 ;
    bit_to : 0 ;
    downto : true ;
}
cell ( TS1N28HPCPHVTB32768X9M16SSO ) {
    memory () {
        type : ram ;
        address_width : 15 ;
        word_width : 9 ;
    }
    area : 67339.494750 ;
    interface_timing : TRUE ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;
    is_macro_cell : TRUE ;
    switch_cell_type : fine_grain;
    pg_pin ( VDD ) {
        voltage_name : VDD ;
        direction : input;
        pg_type : primary_power ;
    }    
    pg_pin ( VDD_i ) {
        voltage_name : VDD ;
        direction : internal;
        switch_function : "SD | SLP";
        pg_type : internal_power;
        pg_function : "VDD";
    }
    pg_pin ( VSS ) {
        voltage_name : VSS ;
        direction : input;
        pg_type : primary_ground ;
    }


    pin ( SD ) {
        direction : input ;
        always_on : true;
        switch_pin : true;        
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.002660 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "1.955655" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "67.057920" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "9.341665, 9.338965, 9.355965, 9.358665, 9.388165" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.790487, 0.790711, 0.792225, 0.798597, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "9.341665, 9.338965, 9.355965, 9.358665, 9.388165" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( SLP ) {
        direction : input ;
        always_on : true;
        switch_pin : true;
        related_power_pin : VDD;
        related_ground_pin : VSS ;
        capacitance : 0.000924 ;

        internal_power () {
            related_pg_pin : VDD_i ;
            rise_power ( "scalar" ) {
                values ( "0.853723" ) ;
            }
            fall_power ( "scalar" ) {
                  values ( "7.329384" ) ;
            }
        }
        timing () {
            timing_type : setup_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.058688, 1.064688, 1.071988, 1.083988, 1.119088" ) ;
            }
        }
        timing () {
            timing_type : hold_rising ;
            related_pin : "CLK" ;
            when : "!CEB" ;
            sdf_cond : "check_noidle" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }

        timing () {
            timing_type : non_seq_hold_rising ;
            related_pin : "CEB" ;
            rise_constraint ( asyntran_constraint_template ) {
                values ( "0.790487, 0.790711, 0.792225, 0.798597, 1.134375" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_rising ;
            related_pin : "CEB" ;
            rise_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            timing_type : non_seq_setup_falling ;
            related_pin : "CEB" ;
            fall_constraint ( asyntran_constraint_template ) {
                values ( "1.058688, 1.064688, 1.071988, 1.083988, 1.119088" ) ;
            }
        }
        timing () {
            timing_type : non_seq_hold_falling ;
            related_pin : "CEB" ;
            fall_constraint ( scalar ) {
                values ( "0.000000" ) ;
            }
        }
    }


    bus ( Q ) {
        bus_type : Q_bus_8_to_0 ;
        direction : output ;
        max_capacitance : 0.358 ;
        memory_read () {
            address : A ;
        }
        pin ( Q[8:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            power_down_function : "!VDD  + VSS" ;
            related_power_pin : VDD ;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.008190, 0.008190, 0.008190, 0.008190, 0.008190" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.005850, 0.005850, 0.005850, 0.005850, 0.005850" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
                fall_power (sram_power_template ) {
                    values ( "0.000000, 0.000000, 0.000000, 0.000000, 0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SD" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.807329, 4.838629, 4.882029, 5.051729, 5.477929",\
              "4.813329, 4.844629, 4.888029, 5.057729, 5.483929",\
              "4.821229, 4.852529, 4.895929, 5.065629, 5.491829",\
              "4.835429, 4.866729, 4.910129, 5.079829, 5.506029",\
              "4.873929, 4.905229, 4.948629, 5.118329, 5.544529"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.013400, 0.026800, 0.040800, 0.111300, 0.284500" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SD" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : positive_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( scalar ) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( scalar ) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000") ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : negative_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "SLP" ;
            timing_type : combinational_fall ;
            timing_sense : negative_unate ;
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall ( asig2sram_delay_template ) {
                values ( \
              "4.215495, 4.246795, 4.290195, 4.459895, 4.886095",\
              "4.221495, 4.252795, 4.296195, 4.465895, 4.892095",\
              "4.229395, 4.260695, 4.304095, 4.473795, 4.899995",\
              "4.243595, 4.274895, 4.318295, 4.487995, 4.914195",\
              "4.282095, 4.313395, 4.356795, 4.526495, 4.952695"\
               ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.014000, 0.026400, 0.040400, 0.110600, 0.282100" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            } 
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            related_pin   : "SLP" ;
            timing_type   : combinational_rise ;
            timing_sense  : positive_unate ;
            
            cell_rise(scalar) {
                values ( "0.000000" ) ;
            }
            cell_fall(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_rise(scalar) {
                values ( "0.000000" ) ;
            }
            retaining_fall(scalar) {
                values ( "0.000000" ) ;
            }
            rise_transition(scalar) {
                values ( "0.000000" ) ;
            }
            fall_transition(scalar) {
                values ( "0.000000" ) ;
            }
            retain_rise_slew(scalar) {
                values ( "0.000000" ) ;
            }
            retain_fall_slew(scalar) {
                values ( "0.000000" ) ;
            } 
        }
        timing () {
            related_pin : "CLK" ;
            timing_type : rising_edge ;
            timing_sense : non_unate ;
                when : "!SD & !SLP & !CEB & WEB" ;
                sdf_cond : "!SD & !SLP & !CEB & WEB" ;
            retaining_fall ( sig2sram_delay_template ) {
                values ( \
              "0.518992, 0.530153, 0.544732, 0.593512, 0.721943",\
              "0.524842, 0.536003, 0.550582, 0.599363, 0.727792",\
              "0.529072, 0.540233, 0.554813, 0.603592, 0.732023",\
              "0.534203, 0.545362, 0.559943, 0.608723, 0.737152",\
              "0.540502, 0.551662, 0.566242, 0.615023, 0.743452"\
               ) ;
            }
            retaining_rise ( sig2sram_delay_template ) {
                values ( \
              "0.518992, 0.530153, 0.544732, 0.593512, 0.721943",\
              "0.524842, 0.536003, 0.550582, 0.599363, 0.727792",\
              "0.529072, 0.540233, 0.554813, 0.603592, 0.732023",\
              "0.534203, 0.545362, 0.559943, 0.608723, 0.737152",\
              "0.540502, 0.551662, 0.566242, 0.615023, 0.743452"\
               ) ;
            }      
            retain_rise_slew ( sram_load_template ) {
                values ( "0.010400, 0.031800, 0.060300, 0.176200, 0.464900" ) ;
            }
            retain_fall_slew ( sram_load_template ) {
                values ( "0.010400, 0.031800, 0.060300, 0.176200, 0.464900" ) ;
            }
            cell_rise ( sig2sram_delay_template ) {
                values ( \
              "0.781857, 0.799137, 0.827217, 0.935541, 1.207701",\
              "0.788337, 0.805617, 0.833697, 0.942021, 1.214181",\
              "0.792225, 0.809505, 0.837585, 0.945909, 1.218069",\
              "0.798597, 0.815877, 0.843957, 0.952281, 1.224441",\
              "0.806697, 0.823977, 0.852057, 0.960381, 1.232541"\
               ) ;
            }
            rise_transition ( sram_load_template ) {
                values ( "0.014300, 0.053300, 0.107200, 0.318300, 0.838700" ) ;
            }
            cell_fall ( sig2sram_delay_template ) {
                values ( \
              "0.781857, 0.799137, 0.827217, 0.935541, 1.207701",\
              "0.788337, 0.805617, 0.833697, 0.942021, 1.214181",\
              "0.792225, 0.809505, 0.837585, 0.945909, 1.218069",\
              "0.798597, 0.815877, 0.843957, 0.952281, 1.224441",\
              "0.806697, 0.823977, 0.852057, 0.960381, 1.232541"\
               ) ;
            }
            fall_transition ( sram_load_template ) {
                values ( "0.014300, 0.053300, 0.107200, 0.318300, 0.838700" ) ;
            }
        }
    }
    pin ( CLK ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        max_transition : 0.363000 ;
        capacitance : 0.046939 ;
        clock : true ;
        pin_func_type : active_rising ;

        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.139225, 0.145609, 0.150201, 0.157145, 0.453750" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.168162, 0.175666, 0.184402, 0.198514, 0.453750" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.790487, 0.790711, 0.792225, 0.798597, 1.134375" ) ;
            }
            
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.790487, 0.790711, 0.792225, 0.798597, 1.134375" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & WEB" ;
            rise_power ( "scalar" ) {
                values ( "6.166467" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &!CEB & !WEB" ;
            rise_power ( "scalar" ) {
                values ( "6.489594" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.070650" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD & CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP &CEB" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
    }
    pin ( CEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.000858 ;
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.038700" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.043200" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "SD" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
        when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
            values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134034, 0.141489, 0.150834, 0.165849, 0.201129",\
              "0.134034, 0.141489, 0.150834, 0.165849, 0.201129",\
              "0.134244, 0.141699, 0.151044, 0.166059, 0.201339",\
              "0.134349, 0.141804, 0.151149, 0.166164, 0.201444",\
              "0.134349, 0.141804, 0.151149, 0.166164, 0.201444"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.134034, 0.141489, 0.150834, 0.165849, 0.201129",\
              "0.134034, 0.141489, 0.150834, 0.165849, 0.201129",\
              "0.134244, 0.141699, 0.151044, 0.166059, 0.201339",\
              "0.134349, 0.141804, 0.151149, 0.166164, 0.201444",\
              "0.134349, 0.141804, 0.151149, 0.166164, 0.201444"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP" ;
            sdf_cond : "check_nopd" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090041, 0.082561, 0.074751, 0.063531, 0.039111",\
              "0.096091, 0.088611, 0.080801, 0.069581, 0.045161",\
              "0.101591, 0.094111, 0.086301, 0.075081, 0.050661",\
              "0.108191, 0.100711, 0.092901, 0.081681, 0.057261",\
              "0.116111, 0.108631, 0.100821, 0.089601, 0.065181"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.090041, 0.082561, 0.074751, 0.063531, 0.039111",\
              "0.096091, 0.088611, 0.080801, 0.069581, 0.045161",\
              "0.101591, 0.094111, 0.086301, 0.075081, 0.050661",\
              "0.108191, 0.100711, 0.092901, 0.081681, 0.057261",\
              "0.116111, 0.108631, 0.100821, 0.089601, 0.065181"\
               ) ;
            }
        }
    }
    pin ( WEB ) {
        direction : input ;
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
        related_power_pin : VDD_i;
        related_ground_pin : VSS ;
        capacitance : 0.001070 ;
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & !SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.019260" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.020790" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "SD" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        internal_power () {
            related_pg_pin : VDD_i ;
            when : "!SD & SLP" ;
            rise_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
            fall_power ( "scalar" ) {
                values ( "0.000000" ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074383, 0.081732, 0.089502, 0.101053, 0.134653"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074277, 0.081628, 0.089398, 0.100947, 0.134547",\
              "0.074383, 0.081732, 0.089502, 0.101053, 0.134653"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB" ;
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093121, 0.086191, 0.080141, 0.071891, 0.055611",\
              "0.099061, 0.092131, 0.086081, 0.077831, 0.061551",\
              "0.104671, 0.097741, 0.091691, 0.083441, 0.067161",\
              "0.111161, 0.104231, 0.098181, 0.089931, 0.073651",\
              "0.119191, 0.112261, 0.106211, 0.097961, 0.081681"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.093121, 0.086191, 0.080141, 0.071891, 0.055611",\
              "0.099061, 0.092131, 0.086081, 0.077831, 0.061551",\
              "0.104671, 0.097741, 0.091691, 0.083441, 0.067161",\
              "0.111161, 0.104231, 0.098181, 0.089931, 0.073651",\
              "0.119191, 0.112261, 0.106211, 0.097961, 0.081681"\
               ) ;
            }
        }
    }
    bus ( A ) {
        bus_type : A_bus_14_to_0 ;
        direction : input ;
        capacitance : 0.000791 ;
        pin ( A[14:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & !SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.008100" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009360" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "SD" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
                when : "!SD & SLP" ;
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101172, 0.108837, 0.116922, 0.129732, 0.163542",\
              "0.101172, 0.108837, 0.116922, 0.129732, 0.163542",\
              "0.101067, 0.108732, 0.116817, 0.129627, 0.163437",\
              "0.101172, 0.108837, 0.116922, 0.129732, 0.163542",\
              "0.101067, 0.108732, 0.116817, 0.129627, 0.163437"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.101172, 0.108837, 0.116922, 0.129732, 0.163542",\
              "0.101172, 0.108837, 0.116922, 0.129732, 0.163542",\
              "0.101067, 0.108732, 0.116817, 0.129627, 0.163437",\
              "0.101172, 0.108837, 0.116922, 0.129732, 0.163542",\
              "0.101067, 0.108732, 0.116817, 0.129627, 0.163437"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB";
            sdf_cond : "check_noidle" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094771, 0.089161, 0.084871, 0.080251, 0.072881",\
              "0.100711, 0.095101, 0.090811, 0.086191, 0.078821",\
              "0.106211, 0.100601, 0.096311, 0.091691, 0.084321",\
              "0.112811, 0.107201, 0.102911, 0.098291, 0.090921",\
              "0.120731, 0.115121, 0.110831, 0.106211, 0.098841"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.094771, 0.089161, 0.084871, 0.080251, 0.072881",\
              "0.100711, 0.095101, 0.090811, 0.086191, 0.078821",\
              "0.106211, 0.100601, 0.096311, 0.091691, 0.084321",\
              "0.112811, 0.107201, 0.102911, 0.098291, 0.090921",\
              "0.120731, 0.115121, 0.110831, 0.106211, 0.098841"\
               ) ;
            }
        }
    }
    bus ( D ) {
        bus_type : Q_bus_8_to_0 ;
        direction : input ;
        capacitance : 0.000888 ;
        memory_write() {
            address : A ;
            clocked_on : CLK ;
        }
        pin ( D[8:0] ) {
        is_isolated : true;
        isolation_enable_condition : "SD | SLP";  
            related_power_pin : VDD_i;
            related_ground_pin : VSS ;
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & !SLP";
                rise_power ( "scalar" ) {
                    values ( "0.009000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.009990" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "SD";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
            internal_power () {
                related_pg_pin : VDD_i ;
            when : "!SD & SLP";
                rise_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
                fall_power ( "scalar" ) {
                    values ( "0.000000" ) ;
                }
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : setup_rising ;
            rise_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074957, 0.083007, 0.090942, 0.104282, 0.139932",\
              "0.067827, 0.075877, 0.083812, 0.097152, 0.132802",\
              "0.058857, 0.066907, 0.074842, 0.088182, 0.123832",\
              "0.041032, 0.049082, 0.057017, 0.070357, 0.106007",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.063917"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.074957, 0.083007, 0.090942, 0.104282, 0.139932",\
              "0.067827, 0.075877, 0.083812, 0.097152, 0.132802",\
              "0.058857, 0.066907, 0.074842, 0.088182, 0.123832",\
              "0.041032, 0.049082, 0.057017, 0.070357, 0.106007",\
              "0.031500, 0.031500, 0.031500, 0.031500, 0.063917"\
               ) ;
            }
        }
        timing () {
            related_pin : "CLK" ;
            when : "!SD & !SLP & !CEB & !WEB";
            sdf_cond : "check_write" ;
            timing_type : hold_rising ;
            rise_constraint ( sig2sram_constraint_template ) { 
                values ( \
              "0.082985, 0.075625, 0.068150, 0.057570, 0.033075",\
              "0.090575, 0.083215, 0.075740, 0.065160, 0.040665",\
              "0.099775, 0.092415, 0.084940, 0.074360, 0.049865",\
              "0.118635, 0.111275, 0.103800, 0.093220, 0.068725",\
              "0.162680, 0.155320, 0.147845, 0.137265, 0.112770"\
               ) ;
            }
            fall_constraint ( sig2sram_constraint_template ) {
                values ( \
              "0.082985, 0.075625, 0.068150, 0.057570, 0.033075",\
              "0.090575, 0.083215, 0.075740, 0.065160, 0.040665",\
              "0.099775, 0.092415, 0.084940, 0.074360, 0.049865",\
              "0.118635, 0.111275, 0.103800, 0.093220, 0.068725",\
              "0.162680, 0.155320, 0.147845, 0.137265, 0.112770"\
               ) ;
            }
        }
   }

    leakage_power () {
        related_pg_pin : VDD ;
        when : "SD";
        value : 8.668539 ;
    }
    leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & SLP";
        value : 37.971720 ;
    }
   leakage_power () {
        related_pg_pin : VDD ;
        when : "!SD & !SLP";
        value : 41.230710 ;
    }
}
}
