<profile>

<section name = "Vitis HLS Report for 'upsamp5'" level="0">
<item name = "Date">Wed Jan 31 18:23:53 2024
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">LSI_decoder</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010i-clg225-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.888 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2057, 2057, 20.570 us, 20.570 us, 2057, 2057, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- UHeight_UWidth">2055, 2055, 16, 8, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 140, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">3, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 357, -</column>
<column name="Register">-, -, 1130, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">2, 0, 3, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="upsam_buf5_U">upsamp5_upsam_buf5_RAM_AUTO_1R1W, 3, 0, 0, 0, 64, 40, 1, 2560</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln76_2_fu_292_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln76_fu_266_p2">+, 0, 0, 14, 9, 1</column>
<column name="add_ln84_fu_401_p2">+, 0, 0, 14, 6, 6</column>
<column name="cona_col_2_fu_420_p2">+, 0, 0, 13, 5, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage2_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage3_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5_pp0_stage4_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage5_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state7_pp0_stage6_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state8_pp0_stage7_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_378">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_735">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_739">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op106_read_state9">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln76_fu_260_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="icmp_ln77_fu_278_p2">icmp, 0, 0, 14, 5, 6</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage4_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage5_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage6_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage7_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state9_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="empty_fu_334_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln76_2_fu_298_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln76_fu_284_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln84_fu_371_p2">xor, 0, 0, 5, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i571115212735_reg_172">9, 2, 40, 80</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_181016202834_reg_182">9, 2, 40, 80</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_21214222636_reg_192">9, 2, 40, 80</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933_reg_202">9, 2, 40, 80</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_4232537_reg_212">9, 2, 40, 80</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032_reg_222">9, 2, 40, 80</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_638_reg_232">9, 2, 40, 80</column>
<column name="ap_sig_allocacmp_cona_col_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_cona_row_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 9, 18</column>
<column name="cona_col_fu_68">9, 2, 5, 10</column>
<column name="cona_row_fu_72">9, 2, 5, 10</column>
<column name="conv5_out_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_76">9, 2, 9, 18</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="upsam_buf5_address0">42, 8, 6, 48</column>
<column name="upsam_buf5_address1">48, 9, 6, 54</column>
<column name="upsamp5_out_blk_n">9, 2, 1, 2</column>
<column name="upsamp5_out_din">48, 9, 40, 360</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln76_reg_479">9, 0, 9, 0</column>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i571115212735_reg_172">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_181016202834_reg_182">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_21214222636_reg_192">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_317192933_reg_202">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_4232537_reg_212">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_53032_reg_222">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter0_arrayidx18_0_0_0_load_i_638_reg_232">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i571115212735_reg_172">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_181016202834_reg_182">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_21214222636_reg_192">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_317192933_reg_202">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_4232537_reg_212">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_53032_reg_222">40, 0, 40, 0</column>
<column name="ap_phi_reg_pp0_iter1_arrayidx18_0_0_0_load_i_638_reg_232">40, 0, 40, 0</column>
<column name="cona_col_fu_68">5, 0, 5, 0</column>
<column name="cona_row_fu_72">5, 0, 5, 0</column>
<column name="conv5_out_read_1_reg_537">40, 0, 40, 0</column>
<column name="conv5_out_read_2_reg_563">40, 0, 40, 0</column>
<column name="conv5_out_read_3_reg_590">40, 0, 40, 0</column>
<column name="conv5_out_read_4_reg_605">40, 0, 40, 0</column>
<column name="conv5_out_read_5_reg_620">40, 0, 40, 0</column>
<column name="conv5_out_read_reg_517">40, 0, 40, 0</column>
<column name="div15_i_udiv_cast_cast_reg_503">3, 0, 3, 0</column>
<column name="div15_i_udiv_reg_494">4, 0, 4, 0</column>
<column name="empty_reg_508">1, 0, 1, 0</column>
<column name="icmp_ln76_reg_475">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_76">9, 0, 9, 0</column>
<column name="select_ln76_2_reg_489">5, 0, 5, 0</column>
<column name="select_ln76_reg_484">5, 0, 5, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="upsam_buf_addr_18_reg_532">4, 0, 6, 2</column>
<column name="upsam_buf_addr_19_reg_553">5, 0, 6, 1</column>
<column name="upsam_buf_addr_20_reg_558">4, 0, 6, 2</column>
<column name="upsam_buf_addr_21_reg_578">6, 0, 6, 0</column>
<column name="upsam_buf_addr_22_reg_584">4, 0, 6, 2</column>
<column name="upsam_buf_load_16_reg_568">40, 0, 40, 0</column>
<column name="upsam_buf_load_17_reg_573">40, 0, 40, 0</column>
<column name="upsam_buf_load_18_reg_595">40, 0, 40, 0</column>
<column name="upsam_buf_load_19_reg_600">40, 0, 40, 0</column>
<column name="upsam_buf_load_22_reg_635">40, 0, 40, 0</column>
<column name="upsam_buf_load_reg_542">40, 0, 40, 0</column>
<column name="xor_ln84_reg_547">4, 0, 4, 0</column>
<column name="zext_ln84_17_cast_reg_527">4, 0, 5, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, upsamp5, return value</column>
<column name="conv5_out_dout">in, 40, ap_fifo, conv5_out, pointer</column>
<column name="conv5_out_num_data_valid">in, 2, ap_fifo, conv5_out, pointer</column>
<column name="conv5_out_fifo_cap">in, 2, ap_fifo, conv5_out, pointer</column>
<column name="conv5_out_empty_n">in, 1, ap_fifo, conv5_out, pointer</column>
<column name="conv5_out_read">out, 1, ap_fifo, conv5_out, pointer</column>
<column name="upsamp5_out_din">out, 40, ap_fifo, upsamp5_out, pointer</column>
<column name="upsamp5_out_num_data_valid">in, 2, ap_fifo, upsamp5_out, pointer</column>
<column name="upsamp5_out_fifo_cap">in, 2, ap_fifo, upsamp5_out, pointer</column>
<column name="upsamp5_out_full_n">in, 1, ap_fifo, upsamp5_out, pointer</column>
<column name="upsamp5_out_write">out, 1, ap_fifo, upsamp5_out, pointer</column>
</table>
</item>
</section>
</profile>
