// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vsimu_top.h for the primary calling header

#include "verilated.h"
#include "verilated_dpi.h"

#include "Vsimu_top__Syms.h"
#include "Vsimu_top___024root.h"

void Vsimu_top___024root___ctor_var_reset(Vsimu_top___024root* vlSelf);

Vsimu_top___024root::Vsimu_top___024root(Vsimu_top__Syms* symsp, const char* name)
    : VerilatedModule{name}
    , vlSymsp{symsp}
 {
    // Reset structure values
    Vsimu_top___024root___ctor_var_reset(this);
}

void Vsimu_top___024root::__Vconfigure(bool first) {
    if (false && first) {}  // Prevent unused
}

Vsimu_top___024root::~Vsimu_top___024root() {
}

// Savable
void Vsimu_top___024root::__Vserialize(VerilatedSerialize& os) {
    uint64_t __Vcheckval = 0x9d279997176081caULL;
    os << __Vcheckval;
    os << vlSymsp->_vm_contextp__;
    os<<pclk;
    os<<aclk;
    os<<nand_type;
    os<<prst_;
    os<<psel;
    os<<penable;
    os<<pwrite;
    os<<NAND_CE_o;
    os<<NAND_REQ;
    os<<NAND_I;
    os<<NAND_O;
    os<<NAND_EN_;
    os<<NAND_ALE;
    os<<NAND_CLE;
    os<<NAND_WR_;
    os<<NAND_RD_;
    os<<NAND_IORDY_i;
    os<<nand_int;
    os<<aresetn;
    os<<enable_delay;
    os<<ram_ren;
    os<<ram_wen;
    os<<debug0_wb_rf_wen;
    os<<debug0_wb_rf_wnum;
    os<<open_trace;
    os<<num_monitor;
    os<<confreg_uart_data;
    os<<write_uart_valid;
    os<<uart_rx;
    os<<uart_tx;
    os<<led_rg0;
    os<<led_rg1;
    os<<num_csn;
    os<<num_a_g;
    os<<__SYM__switch;
    os<<btn_key_col;
    os<<btn_key_row;
    os<<btn_step;
    os<<NAND_top__DOT__NAND_STATE;
    os<<NAND_top__DOT__nand_clr_ack;
    os<<NAND_top__DOT__NAND_DONE;
    os<<NAND_top__DOT__NAND_CE_;
    os<<NAND_top__DOT__NANDtag;
    os<<NAND_top__DOT__NAND_IORDY;
    os<<NAND_top__DOT__HIT0;
    os<<NAND_top__DOT__HIT1;
    os<<NAND_top__DOT__HIT2;
    os<<NAND_top__DOT__HIT3;
    os<<NAND_top__DOT__HIT6;
    os<<NAND_top__DOT__HIT7;
    os<<NAND_top__DOT__HIT8;
    os<<NAND_top__DOT__HIT9;
    os<<NAND_top__DOT__HIT10;
    os<<NAND_top__DOT__HIT11;
    os<<NAND_top__DOT__NAND_HIT;
    os<<NAND_top__DOT__NAND_DMA_REQ;
    os<<NAND_top__DOT__nand_cmd_valid;
    os<<NAND_top__DOT__status;
    os<<NAND_top__DOT__nand_number;
    os<<NAND_top__DOT__NAND_CE_pre_o;
    os<<NAND_top__DOT__NAND_IORDY_post_i;
    os<<NAND_top__DOT__ADDR_pointer;
    os<<NAND_top__DOT__NAND_ADDR_COUNT;
    os<<NAND_top__DOT__WAIT_NUM;
    os<<NAND_top__DOT__HOLD_NUM;
    os<<NAND_top__DOT__COMMAND;
    os<<NAND_top__DOT__PRE_STATE;
    os<<NAND_top__DOT__READ_ID_NUM;
    os<<NAND_top__DOT__NAND_GO;
    os<<NAND_top__DOT__NAND_ACK;
    os<<NAND_top__DOT__DMA_OP_DONE;
    os<<NAND_top__DOT__ERASE_SERIAL;
    os<<NAND_top__DOT__now_up_half;
    os<<NAND_top__DOT__now_oob;
    os<<simu_top__DOT__soc__DOT__cpu_awsize;
    os<<simu_top__DOT__soc__DOT__cpu_awvalid;
    os<<simu_top__DOT__soc__DOT__cpu_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu_wlast;
    os<<simu_top__DOT__soc__DOT__cpu_wvalid;
    os<<simu_top__DOT__soc__DOT__cpu_bvalid;
    os<<simu_top__DOT__soc__DOT__cpu_bready;
    os<<simu_top__DOT__soc__DOT__cpu_arid;
    os<<simu_top__DOT__soc__DOT__cpu_arsize;
    os<<simu_top__DOT__soc__DOT__cpu_arvalid;
    os<<simu_top__DOT__soc__DOT__cpu_arready;
    os<<simu_top__DOT__soc__DOT__cpu_rvalid;
    os<<simu_top__DOT__soc__DOT__cpu_rready;
    os<<simu_top__DOT__soc__DOT__m0_awvalid;
    os<<simu_top__DOT__soc__DOT__m0_awready;
    os<<simu_top__DOT__soc__DOT__m0_wvalid;
    os<<simu_top__DOT__soc__DOT__m0_wready;
    os<<simu_top__DOT__soc__DOT__m0_bid;
    os<<simu_top__DOT__soc__DOT__m0_bresp;
    os<<simu_top__DOT__soc__DOT__m0_bvalid;
    os<<simu_top__DOT__soc__DOT__m0_bready;
    os<<simu_top__DOT__soc__DOT__m0_arvalid;
    os<<simu_top__DOT__soc__DOT__m0_arready;
    os<<simu_top__DOT__soc__DOT__m0_rid;
    os<<simu_top__DOT__soc__DOT__m0_rresp;
    os<<simu_top__DOT__soc__DOT__m0_rlast;
    os<<simu_top__DOT__soc__DOT__m0_rvalid;
    os<<simu_top__DOT__soc__DOT__m0_rready;
    os<<simu_top__DOT__soc__DOT__s0_wready;
    os<<simu_top__DOT__soc__DOT__conf_s_wready;
    os<<simu_top__DOT__soc__DOT__apb_s_awready;
    os<<simu_top__DOT__soc__DOT__apb_s_wready;
    os<<simu_top__DOT__soc__DOT__apb_s_bvalid;
    os<<simu_top__DOT__soc__DOT__apb_s_arready;
    os<<simu_top__DOT__soc__DOT__apb_s_rlast;
    os<<simu_top__DOT__soc__DOT__apb_s_rvalid;
    os<<simu_top__DOT__soc__DOT__conf_s_ram_wen;
    os<<simu_top__DOT__soc__DOT__UART_RI;
    os<<simu_top__DOT__soc__DOT__uart0_int;
    os<<simu_top__DOT__soc__DOT__uart0_txd_oe;
    os<<simu_top__DOT__soc__DOT____Vcellout__cpu__awlen;
    os<<simu_top__DOT__soc__DOT____Vcellout__cpu__arlen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__id_allowin;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__exe_allowin;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__mem_allowin;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__if_to_id_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__id_to_exe_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__exe_to_mem_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__mem_to_wb_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_addr_ok;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_data_ok;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_sram_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_sram_wr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_sram_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_sram_addr_ok;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__has_int;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__icache_tlb_excp_cancel_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cur_plv;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__icacop_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__dcacop_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__dcache_tlb_excp_cancel_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_type;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_ret_last;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_ret_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_rd_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_ret_last;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_ret_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_wr_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_wr_type;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_cnt_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst_ld_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst_st_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_rstat_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_wen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_wdest;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_excp_flush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_ertn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_ecode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_tlbfill_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_rand_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__trap;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__trap_code;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_allowin;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__preIF_to_IF_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__preIF_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__br_taken;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__excp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__ertn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__tlb_excp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__refetch;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__idle;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__crmd_da;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__crmd_pg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ADEF_EXCP;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_tlbr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ppi;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_pif;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_reflush;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__TLBR;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__PPI;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__PIF;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__has_acqDataPC;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__inst_sram_rdata_r_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__id_to_if_bus_r_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__bd_done;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__excp_reg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__idle_lock;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__dmw_select;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__tlbr_ertn_stall;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_taken;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel_r;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel_r_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_21_20_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvl;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvh;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_add;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sub;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slt;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltu;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_nor;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_and;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_or;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xor;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_orn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sll;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srl;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sra;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mul;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulh;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulhu;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_div;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mod;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_divu;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_modu;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_break;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_syscall;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slli;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srli;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srai;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slti;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltui;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_addi;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andi;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ori;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xori;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrrd;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrwr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrxchg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_cacop;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbsrch;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbrd;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbwr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbfill;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ertn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_idle;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_invtlb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_pcaddu12i;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_lu12i;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__need_rj;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__need_rkd;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regAddrA;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regAddrB;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_stall;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__rj_eq_rd;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__rj_lt_rd;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ine;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__SYS_EXCP;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__BRK_EXCP;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__INE_EXCP;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__IPE_EXCP;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_excp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_memW;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT____Vcellinp__u_mul__resetn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__div_finish_ready_i;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__cacop_load;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__ALE_EXCP;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__TLBR;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PIL;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PIS;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PPI;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PME;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_regW;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_excp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__dmw_select;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_cin;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellinp__las__y;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__negx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__neg2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT___2x;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__div_start_handshaked;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__fsm_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__fsm_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_lzc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_lzc_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_lzc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_lzc_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__lzc_diff_fast;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__pre_r_shift_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_num_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_num_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_extend_msb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_sign;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_sign;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__no_iter_needed_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_too_small_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__quot_sign_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sign_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__need_corr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__pre_cmp_res;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_neg_1_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_neg_0_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_pos_1_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_pos_2_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__special_divisor_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__prev_quot_digit_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__quot_digit_iter_end;
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__para_m_neg_0_trunc_3_4;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__para_m_pos_1_trunc_3_4;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__divisor_for_sd_trunc_3_4;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__divisor_for_sd_trunc_2_5;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__u_sign_coder__DOT__sign;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__data_index_diff;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__data_offset_diff;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_ready_go;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__flush_excp_ertn;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__byteReadData;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__tlbr_wen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__code;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__refetch;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_valid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__crmd_wen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__tcfg_wen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__timer_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__llbit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__wr_req;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv_addra;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__wirteBuffer_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__write_state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_op;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_uncache;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_mode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__loadForward;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__replace_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__replace_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__missBuffer_replaceWay;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__missBuffer_retNum;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__refill_write_way0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__refill_write_way1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__rd_req_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank2;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank3;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank2;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank3;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_cacop_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_cacop_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_cacop_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__lfsr__DOT__r_lfsr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv_addra;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv_addra;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3_ena;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3_wea;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__wirteBuffer_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__write_state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__idle2lookup_able;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_op;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_uncache;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_index;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_offset;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_wstrb;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_dcacop_en;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_dcacop_mode;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_hit_r;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_hit_r;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_hit_r;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_hit;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__lookup2lookup_able;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__loadForward;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__replace_way;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__replace_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__replace_v;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__missBuffer_replaceWay;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__missBuffer_retNum;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__refill_write_way0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__refill_write_way1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__rd_req_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank2;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank3;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank2;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank3;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__lfsr__DOT__r_lfsr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__read_requst_state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__read_respond_state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_requst_state;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__rd_requst_can_receive;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__data_real_rd_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__inst_real_rd_size;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_buffer_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_buffer_last;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_ar;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_ar_disable;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_aw;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_aw_disable;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_no_delay;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_short_delay;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_w;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_w_disable;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rlast;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rresp;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rlast;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_s_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_s_hit;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rlast;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arvalid;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rready;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_0;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_empty;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_full;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_empty;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_full;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_dir_ins;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_dir;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_dir;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_pre_sel;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_prog;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel_reg;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_dir_ins;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_dir;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_pre_sel;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_h61abb7ff__1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_h02122bf1__1;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__wr_ptr;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__rd_ptr;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__wr_ptr;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__rd_ptr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_rw_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_grant;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_ack_i;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datai_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datao_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_word_trans_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_cpu;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_clk_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_reset_n_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_enab;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_psel;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_req;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_ack;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_rw;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_enab;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_psel;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_ready;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_rd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_wr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm_nxt;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_w_id;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_r_id;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_s_wstrb;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__rd_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_rd_size;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_wr_size;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_rw;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_psel;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_enab;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_datai;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__we;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__re;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__rx_en;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__tx2rx_en;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__isomode;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__enable;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__srx_pad;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ier;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fcr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mcr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__infrared;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_pol;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lcr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__start_dlc;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msi_reset;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__trigger_level;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_reset;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tx_reset;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_en_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mode_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fi_di_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__repeat_reg;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7r;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_push;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_cnt;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_value;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_in;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_overrun;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_push_pulse;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT____Vcellinp__receiver__enable;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_condition;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fifo_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__delayed_modem_signals;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_toggle;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_d;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__d1_fifo_read;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__stx_o_tmp;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_pop;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_overrun;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_bak;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top_plus_1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__i_uart_sync_flops__DOT__flop_0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_counter;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_error;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rframing_error;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_in;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push_q;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_7;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_0;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_minus_1;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__data8_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__bottom;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top_plus_1;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arburst;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen_last;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arsize;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_en;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rcur;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rlast;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rvalid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awburst;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awlen;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awsize;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_allow_out;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_data;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_datas;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_pop;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_push;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_valid;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_en;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_go;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wlast;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wstrb;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wvalid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arburst;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen_last;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arsize;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_en;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rcur;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rlast;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rvalid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awburst;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awlen;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awsize;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_allow_out;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_data;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_datas;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_pop;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_push;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_valid;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_en;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_go;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wlast;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wstrb;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wvalid;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_valid;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__virtual_uart_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__open_trace;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__num_monitor;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r3;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_timer;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__write_uart_valid;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__state;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__next_state;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__key_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_step0_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_step1_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step0_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step1_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__scan_data;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r_valid;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__timer_en;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_state;
    os<<__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_state;
    os<<__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_requst_state;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os<<__Vdlyvdim0__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os<<__Vdlyvval__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os<<__Vdlyvset__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os<<__Vclklast__TOP__aclk;
    os<<__Vclklast__TOP__pclk;
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_hit;
    os<<ADDR;
    os<<led;
    os<<NAND_top__DOT__nand_addr_c;
    os<<NAND_top__DOT__nand_timing;
    os<<NAND_top__DOT__WRITE_MAX_COUNT;
    os<<NAND_top__DOT__READ_MAX_COUNT;
    os<<NAND_top__DOT__data_count;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_25_22_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__alu_op;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__excp_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__excp_num;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__halfReadData;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_data_out;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__counter_t;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_cnt;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_next;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_data_in;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__toc_value;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_key_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__btn_key_tmp;
    os<<__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os<<DAT_I;
    os<<DAT_O;
    os<<random_seed;
    os<<ram_raddr;
    os<<ram_rdata;
    os<<ram_waddr;
    os<<ram_wdata;
    os<<debug0_wb_pc;
    os<<debug0_wb_rf_wdata;
    os<<num_data;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<uart_ctr_bus[__Vi0];
    }
    os<<NAND_top__DOT__REG_DAT_T;
    os<<NAND_top__DOT__nand_addr_r;
    os<<NAND_top__DOT__nand_op_num;
    os<<NAND_top__DOT__nand_parameter;
    os<<NAND_top__DOT__nand_ce_map0;
    os<<NAND_top__DOT__nand_ce_map1;
    os<<NAND_top__DOT__nand_rdy_map0;
    os<<NAND_top__DOT__nand_rdy_map1;
    os<<NAND_top__DOT__nand_command;
    os<<NAND_top__DOT__NAND_OP_NUM;
    os<<NAND_top__DOT__NAND_DAT_O_RD;
    os<<NAND_top__DOT__NAND_DAT_I_WR;
    os<<simu_top__DOT__soc__DOT__cpu_awaddr;
    os<<simu_top__DOT__soc__DOT__cpu_wdata;
    os<<simu_top__DOT__soc__DOT__cpu_araddr;
    os<<simu_top__DOT__soc__DOT__m0_rdata;
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__if_to_id_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__exe_to_mem_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__mem_to_wb_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__mem_to_id_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__mem_to_csr_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<7; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__csr_to_mem_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__csr_to_if_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__tlb_to_mem_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__mem_to_tlb_bus[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__if_to_tlb_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_rdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_sram_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_sram_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_sram_rdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__csrRData;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_addr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__data_rd_addr;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__data_wr_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_ld_paddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_ld_vaddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_paddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_vaddr;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_data;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_data;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_pc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__nextpc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_pc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__inst_sram_rdata_r;
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_target_buf;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__i26;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_19_15_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__imm;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regDataA;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regDataB;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__forwardDataA;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__forwardDataB;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_target;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_aluResult;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_finalResult;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__slt_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__or_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_b;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_result;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__p;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_data_in;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s2;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s3;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s4;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_minus_1_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_minus_1_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__sel_nodes;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__in_tmp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__sel_nodes;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__in_tmp;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__data_tag_diff;
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_regWData;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_prmd;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_euen;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_ecfg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_estat;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_era;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_badv;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_eentry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbidx;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbehi;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbelo0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbelo1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_asid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_pgdl;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_pgdh;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_cpuid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save2;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save3;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tid;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tcfg;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tval;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_cntc;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_llbctl;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbrentry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_brk;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_disable_cache;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item1;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_D[__Vi0];
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_D[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_tag;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_tag;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_data[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__hitData;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__bank_dina;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__output_buffer;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_D[__Vi0];
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_D[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_wdata;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_tag;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_wdata;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_data[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__hitData;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__bank_dina;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__output_buffer;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__output_buffer;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_buffer_data[__Vi0];
    }
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_random;
    os<<simu_top__DOT__soc__DOT__delay__DOT__mask_random_next;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rdata;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rdata;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__w_addr_dir_int;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit_int;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir_int;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__i;
    os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__i;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_addr_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_wdata_dma;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_high_24b_wr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_addr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_datai;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_datao;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_req_addr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datai_32;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_addr;
    os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dl;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr_next;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr_wrap;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr_wrap;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wdata;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr_next;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr_wrap;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr_wrap;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wdata;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr0;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr3;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr4;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr5;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr6;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__cr7;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__led_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__led_rg0_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__led_rg1_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__num_data;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__timer_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__simu_flag;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__io_simu;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_rdata_reg;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r2;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__timer_r1;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__timer;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os<<simu_top__DOT__soc__DOT__confreg__DOT__count;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd;
    os<<__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tval;
    os<<__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os<<__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__count;
    os<<__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__timer;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__mem_to_csr_bus[__Vi0];
    }
    os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__sel_nodes;
    os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__sel_nodes;
    os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item0;
    os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item1;
    os<<NAND_top__DOT__addr_in_die;
    os<<NAND_top__DOT__ID_INFORM;
    os<<NAND_top__DOT__NAND_ADDR;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__id_to_if_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__exe_to_id_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__mem_to_if_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__csr_to_exe_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__exe_to_tlb_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__tlb_to_if_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__tlb_to_exe_bus;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cmt_timer_64;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__cycleCnt;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__instrCnt;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__id_to_if_bus_r;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_mulResult;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__las__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__COut;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__SOut;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir1__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir1__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir2__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir2__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir3__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir3__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir4__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir4__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir5__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir5__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec1__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec1__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec2__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec2__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec3__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec3__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec4__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec4__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi1__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi1__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi2__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi2__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for1__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for1__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for2__S;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for2__Carry;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fifSig;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fifC;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__2__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__4__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__6__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__8__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__10__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__12__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__14__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__16__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__18__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__20__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__22__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__24__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__26__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__28__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__30__KET____DOT__ai__OutX;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vlvbound_hda9f4e12__0;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__pre_shifted_rem;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_abs_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_abs_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_abs_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_abs_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sum_normal_init_value;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sum_d;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sum_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_carry_q;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_carry_iter_end;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__csa_3_2_x3;
    os<<simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__timer_64;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_datas;
    os<<simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_datas;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_datas;
    os<<simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_datas;
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__regs[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[__Vi0];
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__SecStageBoothRes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__firSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__firC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__secSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__secC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__thiSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__thiC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__forSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__forC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__inverter_in[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__inverter_res[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_e[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_vppn[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_ps[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_asid[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_g[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__ppn0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__plv0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__mat0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__d0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__v0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__ppn1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__plv1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__mat1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__d1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__v1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bid[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rid[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rdata[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__BASE_ADDR[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__fifo[__Vi0];
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        os<<simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os<<__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os<<__Vm_traceActivity[__Vi0];
    }
}
void Vsimu_top___024root::__Vdeserialize(VerilatedDeserialize& os) {
    uint64_t __Vcheckval = 0x9d279997176081caULL;
    os.readAssert(__Vcheckval);
    os >> vlSymsp->_vm_contextp__;
    os>>pclk;
    os>>aclk;
    os>>nand_type;
    os>>prst_;
    os>>psel;
    os>>penable;
    os>>pwrite;
    os>>NAND_CE_o;
    os>>NAND_REQ;
    os>>NAND_I;
    os>>NAND_O;
    os>>NAND_EN_;
    os>>NAND_ALE;
    os>>NAND_CLE;
    os>>NAND_WR_;
    os>>NAND_RD_;
    os>>NAND_IORDY_i;
    os>>nand_int;
    os>>aresetn;
    os>>enable_delay;
    os>>ram_ren;
    os>>ram_wen;
    os>>debug0_wb_rf_wen;
    os>>debug0_wb_rf_wnum;
    os>>open_trace;
    os>>num_monitor;
    os>>confreg_uart_data;
    os>>write_uart_valid;
    os>>uart_rx;
    os>>uart_tx;
    os>>led_rg0;
    os>>led_rg1;
    os>>num_csn;
    os>>num_a_g;
    os>>__SYM__switch;
    os>>btn_key_col;
    os>>btn_key_row;
    os>>btn_step;
    os>>NAND_top__DOT__NAND_STATE;
    os>>NAND_top__DOT__nand_clr_ack;
    os>>NAND_top__DOT__NAND_DONE;
    os>>NAND_top__DOT__NAND_CE_;
    os>>NAND_top__DOT__NANDtag;
    os>>NAND_top__DOT__NAND_IORDY;
    os>>NAND_top__DOT__HIT0;
    os>>NAND_top__DOT__HIT1;
    os>>NAND_top__DOT__HIT2;
    os>>NAND_top__DOT__HIT3;
    os>>NAND_top__DOT__HIT6;
    os>>NAND_top__DOT__HIT7;
    os>>NAND_top__DOT__HIT8;
    os>>NAND_top__DOT__HIT9;
    os>>NAND_top__DOT__HIT10;
    os>>NAND_top__DOT__HIT11;
    os>>NAND_top__DOT__NAND_HIT;
    os>>NAND_top__DOT__NAND_DMA_REQ;
    os>>NAND_top__DOT__nand_cmd_valid;
    os>>NAND_top__DOT__status;
    os>>NAND_top__DOT__nand_number;
    os>>NAND_top__DOT__NAND_CE_pre_o;
    os>>NAND_top__DOT__NAND_IORDY_post_i;
    os>>NAND_top__DOT__ADDR_pointer;
    os>>NAND_top__DOT__NAND_ADDR_COUNT;
    os>>NAND_top__DOT__WAIT_NUM;
    os>>NAND_top__DOT__HOLD_NUM;
    os>>NAND_top__DOT__COMMAND;
    os>>NAND_top__DOT__PRE_STATE;
    os>>NAND_top__DOT__READ_ID_NUM;
    os>>NAND_top__DOT__NAND_GO;
    os>>NAND_top__DOT__NAND_ACK;
    os>>NAND_top__DOT__DMA_OP_DONE;
    os>>NAND_top__DOT__ERASE_SERIAL;
    os>>NAND_top__DOT__now_up_half;
    os>>NAND_top__DOT__now_oob;
    os>>simu_top__DOT__soc__DOT__cpu_awsize;
    os>>simu_top__DOT__soc__DOT__cpu_awvalid;
    os>>simu_top__DOT__soc__DOT__cpu_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu_wlast;
    os>>simu_top__DOT__soc__DOT__cpu_wvalid;
    os>>simu_top__DOT__soc__DOT__cpu_bvalid;
    os>>simu_top__DOT__soc__DOT__cpu_bready;
    os>>simu_top__DOT__soc__DOT__cpu_arid;
    os>>simu_top__DOT__soc__DOT__cpu_arsize;
    os>>simu_top__DOT__soc__DOT__cpu_arvalid;
    os>>simu_top__DOT__soc__DOT__cpu_arready;
    os>>simu_top__DOT__soc__DOT__cpu_rvalid;
    os>>simu_top__DOT__soc__DOT__cpu_rready;
    os>>simu_top__DOT__soc__DOT__m0_awvalid;
    os>>simu_top__DOT__soc__DOT__m0_awready;
    os>>simu_top__DOT__soc__DOT__m0_wvalid;
    os>>simu_top__DOT__soc__DOT__m0_wready;
    os>>simu_top__DOT__soc__DOT__m0_bid;
    os>>simu_top__DOT__soc__DOT__m0_bresp;
    os>>simu_top__DOT__soc__DOT__m0_bvalid;
    os>>simu_top__DOT__soc__DOT__m0_bready;
    os>>simu_top__DOT__soc__DOT__m0_arvalid;
    os>>simu_top__DOT__soc__DOT__m0_arready;
    os>>simu_top__DOT__soc__DOT__m0_rid;
    os>>simu_top__DOT__soc__DOT__m0_rresp;
    os>>simu_top__DOT__soc__DOT__m0_rlast;
    os>>simu_top__DOT__soc__DOT__m0_rvalid;
    os>>simu_top__DOT__soc__DOT__m0_rready;
    os>>simu_top__DOT__soc__DOT__s0_wready;
    os>>simu_top__DOT__soc__DOT__conf_s_wready;
    os>>simu_top__DOT__soc__DOT__apb_s_awready;
    os>>simu_top__DOT__soc__DOT__apb_s_wready;
    os>>simu_top__DOT__soc__DOT__apb_s_bvalid;
    os>>simu_top__DOT__soc__DOT__apb_s_arready;
    os>>simu_top__DOT__soc__DOT__apb_s_rlast;
    os>>simu_top__DOT__soc__DOT__apb_s_rvalid;
    os>>simu_top__DOT__soc__DOT__conf_s_ram_wen;
    os>>simu_top__DOT__soc__DOT__UART_RI;
    os>>simu_top__DOT__soc__DOT__uart0_int;
    os>>simu_top__DOT__soc__DOT__uart0_txd_oe;
    os>>simu_top__DOT__soc__DOT____Vcellout__cpu__awlen;
    os>>simu_top__DOT__soc__DOT____Vcellout__cpu__arlen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__id_allowin;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__exe_allowin;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__mem_allowin;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__if_to_id_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__id_to_exe_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__exe_to_mem_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__mem_to_wb_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_addr_ok;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_data_ok;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_sram_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_sram_wr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_sram_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_sram_addr_ok;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__has_int;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__icache_tlb_excp_cancel_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cur_plv;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__icacop_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__dcacop_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__dcache_tlb_excp_cancel_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_type;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_ret_last;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_ret_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_rd_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_ret_last;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_ret_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_wr_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_wr_type;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_cnt_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst_ld_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst_st_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_rstat_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_wen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_wdest;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_excp_flush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_ertn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_ecode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_tlbfill_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_rand_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__trap;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__trap_code;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_allowin;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__preIF_to_IF_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__preIF_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__br_taken;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__excp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__ertn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__tlb_excp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__refetch;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__idle;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__crmd_da;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__crmd_pg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ADEF_EXCP;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_tlbr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_ppi;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_pif;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_reflush;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__TLBR;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__PPI;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__PIF;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__has_acqDataPC;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__inst_sram_rdata_r_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__id_to_if_bus_r_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__bd_done;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__excp_reg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__idle_lock;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__dmw_select;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__tlbr_ertn_stall;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_taken;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel_r;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_cancel_r_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_21_20_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvl;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_rdcntvh;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_add;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sub;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slt;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltu;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_nor;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_and;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_or;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xor;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_orn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sll;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srl;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sra;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mul;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulh;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mulhu;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_div;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_mod;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_divu;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_modu;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_break;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_syscall;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slli;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srli;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_srai;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_slti;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sltui;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_addi;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_andi;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ori;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_xori;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrrd;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrwr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_csrxchg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_cacop;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbsrch;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbrd;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbwr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_tlbfill;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ertn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_idle;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_invtlb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_pcaddu12i;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ll;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_sc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_b;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_h;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_w;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_b;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_h;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_st_w;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_bu;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ld_hu;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_lu12i;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__need_rj;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__need_rkd;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regAddrA;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regAddrB;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_stall;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__rj_eq_rd;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__rj_lt_rd;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__inst_ine;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__SYS_EXCP;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__BRK_EXCP;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__INE_EXCP;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__IPE_EXCP;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_excp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_memW;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT____Vcellinp__u_mul__resetn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__div_finish_ready_i;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__cacop_load;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__ALE_EXCP;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__TLBR;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PIL;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PIS;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PPI;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__PME;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_regW;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_excp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__dmw_select;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_cin;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellinp__las__y;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__negx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__neg2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT___2x;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__div_start_handshaked;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__fsm_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__fsm_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_lzc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_lzc_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_lzc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_lzc_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__lzc_diff_fast;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__pre_r_shift_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_num_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_num_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_extend_msb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_sign;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_sign;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__no_iter_needed_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_too_small_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__quot_sign_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sign_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__need_corr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__pre_cmp_res;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_neg_1_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_neg_0_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_pos_1_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__qds_para_pos_2_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__special_divisor_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__prev_quot_digit_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__quot_digit_iter_end;
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__para_m_neg_0_trunc_3_4;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__para_m_pos_1_trunc_3_4;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__divisor_for_sd_trunc_3_4;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__divisor_for_sd_trunc_2_5;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_qds__DOT__u_sign_coder__DOT__sign;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__data_index_diff;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__data_offset_diff;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_ready_go;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__flush_excp_ertn;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__byteReadData;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__tlbr_wen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__code;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__refetch;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_valid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__crmd_wen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__tcfg_wen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__timer_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__llbit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__wr_req;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv_addra;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__wirteBuffer_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__write_state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_op;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_uncache;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_mode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__loadForward;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__replace_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__replace_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__missBuffer_replaceWay;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__missBuffer_retNum;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__refill_write_way0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__refill_write_way1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__rd_req_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank2;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way0_bank3;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank2;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__match_way1_bank3;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_cacop_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_cacop_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_cacop_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__lfsr__DOT__r_lfsr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv_addra;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv_addra;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3_ena;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3_wea;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__wirteBuffer_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__write_state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__idle2lookup_able;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_op;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_uncache;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_index;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_offset;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_wstrb;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_dcacop_en;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_dcacop_mode;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_hit_r;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_hit_r;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_hit_r;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_hit;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__lookup2lookup_able;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__loadForward;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__replace_way;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__replace_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__replace_v;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__missBuffer_replaceWay;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__missBuffer_retNum;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__refill_write_way0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__refill_write_way1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__rd_req_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank2;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way0_bank3;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank2;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__match_way1_bank3;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__lfsr__DOT__r_lfsr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__read_requst_state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__read_respond_state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_requst_state;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__rd_requst_can_receive;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__data_real_rd_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__inst_real_rd_size;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_buffer_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_buffer_last;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_ar;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_ar_disable;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_aw;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_aw_disable;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_no_delay;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_short_delay;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_w;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_w_disable;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_bresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rlast;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_bresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rresp;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rlast;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_s_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_s_hit;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rlast;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_awvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_wvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_arvalid;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rready;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_sel_group_1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_0;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_sel_group_1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_empty;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo_full;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_empty;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo_full;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_dir_ins;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_data_dir;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_dir;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_pre_sel;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_prog;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel_reg;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_resp_sel;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_dir_ins;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_dir;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_data_pre_sel;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_h61abb7ff__1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT____Vlvbound_h02122bf1__1;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__wr_ptr;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__rd_ptr;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__wr_ptr;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__rd_ptr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_rw_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_grant;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__dma_ack_i;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_psel_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_enab_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datai_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_datao_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_word_trans_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_valid_cpu;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_clk_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_reset_n_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_enab;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_uart0_psel;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_req;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_ack;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_rw;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_enab;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_psel;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_ready;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_rd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_sel_wr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__csr_rw_sm_nxt;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_w_id;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_r_id;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_rstrb;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_s_wstrb;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__rd_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_rd_size;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__apb_wr_size;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_rw;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_psel;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_enab;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_datai;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__we;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__re;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__rx_en;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__tx2rx_en;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__isomode;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__enable;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__srx_pad;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ier;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fcr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mcr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__infrared;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_pol;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lcr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__start_dlc;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msi_reset;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__trigger_level;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rx_reset;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tx_reset;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_en_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__mode_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fi_di_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__sclk_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__repeat_reg;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7r;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_push;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_cnt;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__block_value;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__serial_in;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_overrun;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_push_pulse;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT____Vcellinp__receiver__enable;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr_mask_condition;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__iir_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__msr_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__fifo_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__delayed_modem_signals;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr0_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr1_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr2_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr3_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr4_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr5_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr6_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__lsr7_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_toggle;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_d;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__d1_fifo_read;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__stx_o_tmp;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_pop;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_overrun;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tf_data_bak;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__top_plus_1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__i_uart_sync_flops__DOT__flop_0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_counter;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_error;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rframing_error;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rbit_in;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push_q;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_push;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_7;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_eq_0;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rcounter16_minus_1;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__data8_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__bottom;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__top_plus_1;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arburst;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arlen_last;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_arsize;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_en;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rcur;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rlast;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_rvalid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awburst;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awlen;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awsize;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_allow_out;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_data;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_datas;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_pop;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_push;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_queue_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_b_valid;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_en;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_go;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wlast;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wstrb;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wvalid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arburst;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arlen_last;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_arsize;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_en;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rcur;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rlast;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_rvalid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awburst;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awlen;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awsize;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_allow_out;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_data;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_datas;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_pop;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_push;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_queue_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_b_valid;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_en;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_go;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wlast;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wstrb;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wvalid;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__confreg_uart_valid;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__virtual_uart_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__open_trace;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__num_monitor;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_begin_r3;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_timer;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__write_uart_valid;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__state;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__next_state;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__key_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_step0_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_step1_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step0_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step1_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__scan_data;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r_valid;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__timer_en;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__cache_state;
    os>>__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__cache_state;
    os>>__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvdim0__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvset__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_requst_state;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_pop;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rls_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rda_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__thre_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ms_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__ti_int_pnd;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tstate;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__error_time;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__counter;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__tx_error;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_counter;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__parity_xor;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__shift_out;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__bit_out;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__bottom;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__tf_count;
    os>>__Vdlyvdim0__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os>>__Vdlyvval__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os>>__Vdlyvset__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram__v0;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rstate;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rparity_xor;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rshift;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__counter_b;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__write_timer_end_r1;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__state_count;
    os>>__Vclklast__TOP__aclk;
    os>>__Vclklast__TOP__pclk;
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__index_nodes[__Vi0];
    }
    os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_addr_hit;
    os>>ADDR;
    os>>led;
    os>>NAND_top__DOT__nand_addr_c;
    os>>NAND_top__DOT__nand_timing;
    os>>NAND_top__DOT__WRITE_MAX_COUNT;
    os>>NAND_top__DOT__READ_MAX_COUNT;
    os>>NAND_top__DOT__data_count;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_25_22_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__alu_op;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__excp_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__excp_num;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__halfReadData;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__rf_data_out;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__counter_t;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_cnt;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__M_next;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__rf_data_in;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__toc_value;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_key_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__btn_key_tmp;
    os>>__Vdly__simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dlc;
    os>>DAT_I;
    os>>DAT_O;
    os>>random_seed;
    os>>ram_raddr;
    os>>ram_rdata;
    os>>ram_waddr;
    os>>ram_wdata;
    os>>debug0_wb_pc;
    os>>debug0_wb_rf_wdata;
    os>>num_data;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>uart_ctr_bus[__Vi0];
    }
    os>>NAND_top__DOT__REG_DAT_T;
    os>>NAND_top__DOT__nand_addr_r;
    os>>NAND_top__DOT__nand_op_num;
    os>>NAND_top__DOT__nand_parameter;
    os>>NAND_top__DOT__nand_ce_map0;
    os>>NAND_top__DOT__nand_ce_map1;
    os>>NAND_top__DOT__nand_rdy_map0;
    os>>NAND_top__DOT__nand_rdy_map1;
    os>>NAND_top__DOT__nand_command;
    os>>NAND_top__DOT__NAND_OP_NUM;
    os>>NAND_top__DOT__NAND_DAT_O_RD;
    os>>NAND_top__DOT__NAND_DAT_I_WR;
    os>>simu_top__DOT__soc__DOT__cpu_awaddr;
    os>>simu_top__DOT__soc__DOT__cpu_wdata;
    os>>simu_top__DOT__soc__DOT__cpu_araddr;
    os>>simu_top__DOT__soc__DOT__m0_rdata;
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__if_to_id_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__exe_to_mem_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__mem_to_wb_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__wb_to_id_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__mem_to_id_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__mem_to_csr_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<7; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__csr_to_mem_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__csr_to_if_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__tlb_to_mem_bus[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__mem_to_tlb_bus[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__if_to_tlb_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_sram_rdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_sram_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_sram_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_sram_rdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__csrRData;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__inst_rd_addr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__data_rd_addr;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__data_wr_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_ld_paddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_ld_vaddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_paddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_vaddr;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_st_data;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_csr_data;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_pc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_inst;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__nextpc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__if_pc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__inst_sram_rdata_r;
    for (int __Vi0=0; __Vi0<3; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__id_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_target_buf;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__i26;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_19_15_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__imm;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regDataA;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__regDataB;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__forwardDataA;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__forwardDataB;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__br_target;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_aluResult;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_finalResult;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__slt_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__or_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_b;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_alu__DOT__adder_result;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__p;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_data_in;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s2;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s3;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__post_r_shift_res_s4;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_minus_1_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__iter_quot_minus_1_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__sel_nodes;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__in_tmp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__sel_nodes;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__in_tmp;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__data_tag_diff;
    for (int __Vi0=0; __Vi0<10; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_mem_stage__DOT__mem_regWData;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_wb_stage__DOT__wb_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_prmd;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_euen;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_ecfg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_estat;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_era;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_badv;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_eentry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbidx;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbehi;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbelo0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbelo1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_asid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_pgdl;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_pgdh;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_cpuid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save2;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_save3;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tid;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tcfg;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tval;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_cntc;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_llbctl;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tlbrentry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_dmw1;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_brk;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_disable_cache;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item1;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_D[__Vi0];
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_D[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__writeBuffer_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_tag;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__requestBuffer_icacop_tag;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_data[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__hitData;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__bank_dina;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__output_buffer;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_D[__Vi0];
    }
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_D[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__writeBuffer_wdata;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_tag;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__requestBuffer_wdata;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_data[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__hitData;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__bank_dina;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__output_buffer;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__output_buffer;
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_axi_bridge__DOT__write_buffer_data[__Vi0];
    }
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_random;
    os>>simu_top__DOT__soc__DOT__delay__DOT__mask_random_next;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s1_rdata;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s4_rdata;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__w_addr_dir_int;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_hit_int;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_addr_dir_int;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__i;
    os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__i;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_addr_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_wdata_dma;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_high_24b_wr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_addr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_datai;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__apb_nand_datao;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__axi_s_req_addr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datai_32;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_axi2apb_bridge_cpu__DOT__reg_datao_32;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__AA_apb_mux16__DOT__apb_addr;
    os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__dl;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr_next;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_data_araddr_wrap;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_data_awaddr_wrap;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_wdata;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr_next;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_data_araddr_wrap;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr_next;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_data_awaddr_wrap;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_wdata;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr0;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr3;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr4;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr5;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr6;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__cr7;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__led_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__led_rg0_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__led_rg1_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__num_data;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__timer_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__simu_flag;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__io_simu;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_rdata_reg;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__conf_wdata_r2;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__timer_r1;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__timer;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os>>simu_top__DOT__soc__DOT__confreg__DOT__count;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_crmd;
    os>>__Vdly__simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__csr_tval;
    os>>__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg__v0;
    os>>__Vdlyvval__simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg__v0;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__key_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step0_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__step1_count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__count;
    os>>__Vdly__simu_top__DOT__soc__DOT__confreg__DOT__timer;
    for (int __Vi0=0; __Vi0<8; ++__Vi0) {
        os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__mem_to_csr_bus[__Vi0];
    }
    os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_dividend__DOT__gen_lzc__DOT__sel_nodes;
    os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__u_lzc_divisor__DOT__gen_lzc__DOT__sel_nodes;
    os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item0;
    os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__match_item1;
    os>>NAND_top__DOT__addr_in_die;
    os>>NAND_top__DOT__ID_INFORM;
    os>>NAND_top__DOT__NAND_ADDR;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__id_to_if_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__exe_to_id_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__mem_to_if_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__csr_to_exe_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__exe_to_tlb_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__tlb_to_if_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__tlb_to_exe_bus;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cmt_timer_64;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__cycleCnt;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__instrCnt;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__mem_to_if_bus_r;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_if_stage__DOT__id_to_if_bus_r;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__op_31_26_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__exe_mulResult;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__CalY;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__las__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__COut;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__SOut;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir1__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir1__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir2__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir2__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir3__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir3__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir4__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir4__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir5__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__fir5__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec1__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec1__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec2__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec2__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec3__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec3__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec4__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__sec4__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi1__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi1__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi2__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__thi2__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for1__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for1__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for2__S;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__for2__Carry;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fifSig;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fifC;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__2__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__4__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__6__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__8__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__10__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__12__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__14__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__16__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__18__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__20__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__22__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__24__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__26__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__28__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vcellout__boothfor__BRA__30__KET____DOT__ai__OutX;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT____Vlvbound_hda9f4e12__0;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__pre_shifted_rem;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_abs_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__dividend_abs_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_abs_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__divisor_abs_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sum_normal_init_value;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sum_d;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_sum_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_carry_q;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__rem_carry_iter_end;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__csa_3_2_x3;
    os>>simu_top__DOT__soc__DOT__cpu__DOT__u_csr__DOT__timer_64;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_r_a_queue_datas;
    os>>simu_top__DOT__soc__DOT__conf_axi_ram__DOT__ram_w_a_queue_datas;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_r_a_queue_datas;
    os>>simu_top__DOT__soc__DOT__sram_axi_ram__DOT__ram_w_a_queue_datas;
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__regs[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT____Vcellout__u_id_stage__rf_to_diff[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT____Vcellout__u_regfile__rf_o[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_id_stage__DOT__u_regfile__DOT__rf[__Vi0];
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__BoothRes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<17; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__SecStageBoothRes[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__firSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__firC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__secSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__secC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__thiSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__thiC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__forSig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__forC[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__fir__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__las__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__2__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__4__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__6__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__8__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__10__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__12__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__14__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__16__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__18__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__20__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__22__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__24__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__26__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__28__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<65; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_mul__DOT__boothfor__BRA__30__KET____DOT__ai__DOT__CarrySig[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__inverter_in[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_exe_stage__DOT__u_int_div_radix_4_v1__DOT__inverter_res[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_e[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_vppn[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_ps[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_asid[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__tlb_g[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__ppn0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__plv0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__mat0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__d0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__v0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__ppn1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__plv1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__mat1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__d1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__v1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way0_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__i_cache__DOT__way1_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank0__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank1__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank2__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_bank3__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way0_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<256; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__cpu__DOT__d_cache__DOT__way1_tagv__DOT__mem_reg[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bid[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_bresp[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rid[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rdata[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__s_rresp[__Vi0];
    }
    for (int __Vi0=0; __Vi0<5; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__BASE_ADDR[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__wr_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<2; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__AXI_SLAVE_MUX__DOT__rd_fifo__DOT__fifo_ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__transmitter__DOT__fifo_tx__DOT__tfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__fifo[__Vi0];
    }
    for (int __Vi0=0; __Vi0<16; ++__Vi0) {
        os>>simu_top__DOT__soc__DOT__APB_DEV__DOT__uart0__DOT__regs__DOT__receiver__DOT__fifo_rx__DOT__rfifo__DOT__ram[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp0[__Vi0];
    }
    for (int __Vi0=0; __Vi0<32; ++__Vi0) {
        os>>__Vchglast__TOP__simu_top__DOT__soc__DOT__cpu__DOT__u_tlb__DOT__res_temp1[__Vi0];
    }
    for (int __Vi0=0; __Vi0<4; ++__Vi0) {
        os>>__Vm_traceActivity[__Vi0];
    }
}
