// Seed: 590326848
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wor id_2;
  inout wire id_1;
  always disable id_6;
  assign id_2 = -1;
  wire id_7, id_8;
  assign id_6 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd42,
    parameter id_2  = 32'd80
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19
);
  inout wire id_19;
  output tri id_18;
  input wire _id_17;
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  inout wire id_6;
  module_0 modCall_1 (
      id_6,
      id_15,
      id_3,
      id_13,
      id_4
  );
  inout logic [7:0] id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output logic [7:0] id_1;
  logic id_20 = (1);
  assign id_1[id_17] = id_5[id_2];
  assign id_18 = 1 * -1;
  always disable id_21;
  wire [1 : -1] id_22;
  always_comb @(1 or posedge 1);
  wire [-1 'h0 : -1] id_23;
endmodule
