pc = 0
clock = 0
registers = 0 0 0 0 0 0 0 0 0 0
----------
pc = 1
clock = 10
instruction = li reg0, 0
registers = 0 0 0 0 0 0 0 0 0 0
----------
pc = 2
clock = 20
instruction = ld reg1, mem(reg0), 0
registers = 0 10 0 0 0 0 0 0 0 0
----------
pc = 3
clock = 30
instruction = li reg2, 1
registers = 0 10 1 0 0 0 0 0 0 0
----------
pc = 4
clock = 40
instruction = li reg8, 0
registers = 0 10 1 0 0 0 0 0 0 0
----------
pc = 5
clock = 50
instruction = ld reg3, mem(reg2), 0
registers = 0 10 1 2 0 0 0 0 0 0
----------
pc = 6
clock = 60
instruction = ld reg4, mem(reg2), 1
registers = 0 10 1 2 3 0 0 0 0 0
----------
pc = 7
clock = 61
instruction = slt reg5, reg3, reg4
registers = 0 10 1 2 3 1 0 0 0 0
----------
pc = 11
clock = 66
instruction = bne reg5, reg0, 11
registers = 0 10 1 2 3 1 0 0 0 0
----------
pc = 12
clock = 67
instruction = addi reg2, reg2, 1
registers = 0 10 2 2 3 1 0 0 0 0
----------
pc = 13
clock = 68
instruction = slt reg5, reg2, reg1
registers = 0 10 2 2 3 1 0 0 0 0
----------
pc = 4
clock = 73
instruction = bne reg5, reg0, 4
registers = 0 10 2 2 3 1 0 0 0 0
----------
pc = 5
clock = 83
instruction = ld reg3, mem(reg2), 0
registers = 0 10 2 3 3 1 0 0 0 0
----------
pc = 6
clock = 93
instruction = ld reg4, mem(reg2), 1
registers = 0 10 2 3 10 1 0 0 0 0
----------
pc = 7
clock = 94
instruction = slt reg5, reg3, reg4
registers = 0 10 2 3 10 1 0 0 0 0
----------
pc = 11
clock = 99
instruction = bne reg5, reg0, 11
registers = 0 10 2 3 10 1 0 0 0 0
----------
pc = 12
clock = 100
instruction = addi reg2, reg2, 1
registers = 0 10 3 3 10 1 0 0 0 0
----------
pc = 13
clock = 101
instruction = slt reg5, reg2, reg1
registers = 0 10 3 3 10 1 0 0 0 0
----------
pc = 4
clock = 106
instruction = bne reg5, reg0, 4
registers = 0 10 3 3 10 1 0 0 0 0
----------
pc = 5
clock = 116
instruction = ld reg3, mem(reg2), 0
registers = 0 10 3 10 10 1 0 0 0 0
----------
pc = 6
clock = 126
instruction = ld reg4, mem(reg2), 1
registers = 0 10 3 10 22 1 0 0 0 0
----------
pc = 7
clock = 127
instruction = slt reg5, reg3, reg4
registers = 0 10 3 10 22 1 0 0 0 0
----------
pc = 11
clock = 132
instruction = bne reg5, reg0, 11
registers = 0 10 3 10 22 1 0 0 0 0
----------
pc = 12
clock = 133
instruction = addi reg2, reg2, 1
registers = 0 10 4 10 22 1 0 0 0 0
----------
pc = 13
clock = 134
instruction = slt reg5, reg2, reg1
registers = 0 10 4 10 22 1 0 0 0 0
----------
pc = 4
clock = 139
instruction = bne reg5, reg0, 4
registers = 0 10 4 10 22 1 0 0 0 0
----------
pc = 5
clock = 149
instruction = ld reg3, mem(reg2), 0
registers = 0 10 4 22 22 1 0 0 0 0
----------
pc = 6
clock = 159
instruction = ld reg4, mem(reg2), 1
registers = 0 10 4 22 23 1 0 0 0 0
----------
pc = 7
clock = 160
instruction = slt reg5, reg3, reg4
registers = 0 10 4 22 23 1 0 0 0 0
----------
pc = 11
clock = 165
instruction = bne reg5, reg0, 11
registers = 0 10 4 22 23 1 0 0 0 0
----------
pc = 12
clock = 166
instruction = addi reg2, reg2, 1
registers = 0 10 5 22 23 1 0 0 0 0
----------
pc = 13
clock = 167
instruction = slt reg5, reg2, reg1
registers = 0 10 5 22 23 1 0 0 0 0
----------
pc = 4
clock = 172
instruction = bne reg5, reg0, 4
registers = 0 10 5 22 23 1 0 0 0 0
----------
pc = 5
clock = 182
instruction = ld reg3, mem(reg2), 0
registers = 0 10 5 23 23 1 0 0 0 0
----------
pc = 6
clock = 192
instruction = ld reg4, mem(reg2), 1
registers = 0 10 5 23 32 1 0 0 0 0
----------
pc = 7
clock = 193
instruction = slt reg5, reg3, reg4
registers = 0 10 5 23 32 1 0 0 0 0
----------
pc = 11
clock = 198
instruction = bne reg5, reg0, 11
registers = 0 10 5 23 32 1 0 0 0 0
----------
pc = 12
clock = 199
instruction = addi reg2, reg2, 1
registers = 0 10 6 23 32 1 0 0 0 0
----------
pc = 13
clock = 200
instruction = slt reg5, reg2, reg1
registers = 0 10 6 23 32 1 0 0 0 0
----------
pc = 4
clock = 205
instruction = bne reg5, reg0, 4
registers = 0 10 6 23 32 1 0 0 0 0
----------
pc = 5
clock = 215
instruction = ld reg3, mem(reg2), 0
registers = 0 10 6 32 32 1 0 0 0 0
----------
pc = 6
clock = 225
instruction = ld reg4, mem(reg2), 1
registers = 0 10 6 32 44 1 0 0 0 0
----------
pc = 7
clock = 226
instruction = slt reg5, reg3, reg4
registers = 0 10 6 32 44 1 0 0 0 0
----------
pc = 11
clock = 231
instruction = bne reg5, reg0, 11
registers = 0 10 6 32 44 1 0 0 0 0
----------
pc = 12
clock = 232
instruction = addi reg2, reg2, 1
registers = 0 10 7 32 44 1 0 0 0 0
----------
pc = 13
clock = 233
instruction = slt reg5, reg2, reg1
registers = 0 10 7 32 44 1 0 0 0 0
----------
pc = 4
clock = 238
instruction = bne reg5, reg0, 4
registers = 0 10 7 32 44 1 0 0 0 0
----------
pc = 5
clock = 248
instruction = ld reg3, mem(reg2), 0
registers = 0 10 7 44 44 1 0 0 0 0
----------
pc = 6
clock = 258
instruction = ld reg4, mem(reg2), 1
registers = 0 10 7 44 45 1 0 0 0 0
----------
pc = 7
clock = 259
instruction = slt reg5, reg3, reg4
registers = 0 10 7 44 45 1 0 0 0 0
----------
pc = 11
clock = 264
instruction = bne reg5, reg0, 11
registers = 0 10 7 44 45 1 0 0 0 0
----------
pc = 12
clock = 265
instruction = addi reg2, reg2, 1
registers = 0 10 8 44 45 1 0 0 0 0
----------
pc = 13
clock = 266
instruction = slt reg5, reg2, reg1
registers = 0 10 8 44 45 1 0 0 0 0
----------
pc = 4
clock = 271
instruction = bne reg5, reg0, 4
registers = 0 10 8 44 45 1 0 0 0 0
----------
pc = 5
clock = 281
instruction = ld reg3, mem(reg2), 0
registers = 0 10 8 45 45 1 0 0 0 0
----------
pc = 6
clock = 291
instruction = ld reg4, mem(reg2), 1
registers = 0 10 8 45 55 1 0 0 0 0
----------
pc = 7
clock = 292
instruction = slt reg5, reg3, reg4
registers = 0 10 8 45 55 1 0 0 0 0
----------
pc = 11
clock = 297
instruction = bne reg5, reg0, 11
registers = 0 10 8 45 55 1 0 0 0 0
----------
pc = 12
clock = 298
instruction = addi reg2, reg2, 1
registers = 0 10 9 45 55 1 0 0 0 0
----------
pc = 13
clock = 299
instruction = slt reg5, reg2, reg1
registers = 0 10 9 45 55 1 0 0 0 0
----------
pc = 4
clock = 304
instruction = bne reg5, reg0, 4
registers = 0 10 9 45 55 1 0 0 0 0
----------
pc = 5
clock = 314
instruction = ld reg3, mem(reg2), 0
registers = 0 10 9 55 55 1 0 0 0 0
----------
pc = 6
clock = 324
instruction = ld reg4, mem(reg2), 1
registers = 0 10 9 55 332 1 0 0 0 0
----------
pc = 7
clock = 325
instruction = slt reg5, reg3, reg4
registers = 0 10 9 55 332 1 0 0 0 0
----------
pc = 11
clock = 330
instruction = bne reg5, reg0, 11
registers = 0 10 9 55 332 1 0 0 0 0
----------
pc = 12
clock = 331
instruction = addi reg2, reg2, 1
registers = 0 10 10 55 332 1 0 0 0 0
----------
pc = 13
clock = 332
instruction = slt reg5, reg2, reg1
registers = 0 10 10 55 332 0 0 0 0 0
----------
pc = 14
clock = 337
instruction = bne reg5, reg0, 4
registers = 0 10 10 55 332 0 0 0 0 0
----------
pc = 15
clock = 342
instruction = bne reg8, reg0, 2
registers = 0 10 10 55 332 0 0 0 0 0
----------
