# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../test.srcs/sources_1/new/And8.vhd" \
"../../../../test.srcs/sources_1/new/DD.vhd" \
"../../../../test.srcs/sources_1/new/DestinationDecoder.vhd" \
"../../../../test.srcs/sources_1/new/FlipFlop.vhd" \
"../../../../test.srcs/sources_1/new/MUX.vhd" \
"../../../../test.srcs/sources_1/new/RF.vhd" \
"../../../../test.srcs/sources_1/new/RL.vhd" \
"../../../../test.srcs/sources_1/new/RegisterCell.vhd" \
"../../../../test.srcs/sources_1/new/SubDecoder.vhd" \
"../../../../test.srcs/sources_1/new/SubMUX.vhd" \
"../../../../test.srcs/sim_1/new/RF_tb.vhd" \

# Do not sort compile order
nosort
