0.7
2020.2
Oct 14 2022
05:20:55
D:/projects/mephi/cache-memory/src/modules/cache/CPUInterface.v,1687789360,verilog,,D:/projects/mephi/cache-memory/src/modules/cache/CacheMemory.v,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,CPUInterface,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/cache/CacheMemory.v,1687722298,verilog,,D:/projects/mephi/cache-memory/src/modules/cache/ControlUnit.v,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,CacheMemory,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,1687746980,verilog,,,,,,,,,,,,
D:/projects/mephi/cache-memory/src/modules/cache/ControlUnit.v,1684342492,verilog,,D:/projects/mephi/cache-memory/src/modules/std/Encoder8to3.v,,CacheControlUnit,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/cache/InputDataSelectScheme.v,1685457906,verilog,,D:/projects/mephi/cache-memory/src/modules/cache/MemoryInterface.v,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,InputDataSelectScheme,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/cache/MemoryInterface.v,1687771164,verilog,,D:/projects/mephi/cache-memory/src/modules/std/Mux2.v,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,MemoryInterface,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/cache/OutputDataSelectScheme.v,1684681412,verilog,,D:/projects/mephi/cache-memory/src/modules/cache/TagMemory.v,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,OutputDataSelectScheme,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/cache/TagMemory.v,1683824474,verilog,,D:/projects/mephi/cache-memory/src/tests/integration/test_Cache_With_MI_CPUI.v,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,CacheTagMemory;CacheTagMemoryChannel,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/std/Encoder8to3.v,1681401526,verilog,,D:/projects/mephi/cache-memory/src/modules/cache/InputDataSelectScheme.v,,Encoder8to3,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/std/Mux2.v,1681401496,verilog,,D:/projects/mephi/cache-memory/src/modules/std/Mux8.v,,Mux2,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/std/Mux8.v,1683757598,verilog,,D:/projects/mephi/cache-memory/src/modules/std/ORN.v,,Mux8,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/modules/std/ORN.v,1681931270,verilog,,D:/projects/mephi/cache-memory/src/modules/cache/OutputDataSelectScheme.v,,ORN,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/tests/integration/test_Cache_With_MI.v,1687772468,verilog,,,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,TestCacheWithMemoryInterface,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/src/tests/integration/test_Cache_With_MI_CPUI.v,1687790292,verilog,,,D:/projects/mephi/cache-memory/src/modules/cache/Constants.vh,TestCacheWithMemoryInterfaceCPUInterface,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/vivado-project/cache-memory.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_sim_netlist.v,1687736640,verilog,,D:/projects/mephi/cache-memory/src/modules/cache/CPUInterface.v,,fifo_generator_0;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_v8_4_5;fifo_generator_0_blk_mem_gen_v8_4_5_synth;fifo_generator_0_clk_x_pntrs;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_v13_2_7;fifo_generator_0_fifo_generator_v13_2_7_synth;fifo_generator_0_memory;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_logic;fifo_generator_0_rd_status_flags_as;fifo_generator_0_reset_blk_ramfifo;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_logic;fifo_generator_0_wr_status_flags_as;fifo_generator_0_xpm_cdc_gray;fifo_generator_0_xpm_cdc_gray__2,,,../../../../../src/modules/cache,,,,,
D:/projects/mephi/cache-memory/vivado-project/cache-memory.sim/integration/behav/xsim/glbl.v,1665704904,verilog,,,,glbl,,,,,,,,
