
*** Running vivado
    with args -log top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2015.1 (64-bit)
  **** SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
  **** IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint {C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.runs/impl_1/top.dcp}
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.1
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.runs/impl_1/.Xil/Vivado-4868-Arkady/dcp/top.xdc]
Finished Parsing XDC File [C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.runs/impl_1/.Xil/Vivado-4868-Arkady/dcp/top.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-484] Checkpoint was created with build 1215546
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 604.375 ; gain = 414.754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in -443 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 608.012 ; gain = 1.250
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 128507b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1178.953 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 128507b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1178.953 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 128507b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1178.953 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1178.953 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 128507b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1178.953 ; gain = 0.000
Implement Debug Cores | Checksum: 128507b9f
Logic Optimization | Checksum: 128507b9f

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 3.13 ns.
Ending Power Optimization Task | Checksum: 128507b9f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1178.953 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1178.953 ; gain = 574.578
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.runs/impl_1/top_drc_opted.rpt.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in -443 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: d25c280c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1234.641 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.641 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1234.641 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.416 . Memory (MB): peak = 1234.641 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 5bfc5eb1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 152feb34f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design
Phase 2.2.1 Place Init Design | Checksum: 19ae7917f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 2.2 Build Placer Netlist Model | Checksum: 19ae7917f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: 19ae7917f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 2.3 Constrain Clocks/Macros | Checksum: 19ae7917f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 2 Placer Initialization | Checksum: 19ae7917f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 1be56d82a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 1be56d82a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 19e4a98d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 21bbe100a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 4.4 Small Shape Detail Placement

Phase 4.4.1 Commit Small Macros & Core Logic

Phase 4.4.1.1 Commit Slice Clusters
Phase 4.4.1.1 Commit Slice Clusters | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 4.4.1 Commit Small Macros & Core Logic | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 4.4.2 Clock Restriction Legalization for Leaf Columns
Phase 4.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 4.4 Small Shape Detail Placement | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 4.5 Re-assign LUT pins
Phase 4.5 Re-assign LUT pins | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 4 Detail Placement | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 5.2 Post Commit Optimization
Phase 5.2 Post Commit Optimization | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 5.5 Placer Reporting
Phase 5.5 Placer Reporting | Checksum: 1c12bb425

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 13e2ea4f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 13e2ea4f7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930
Ending Placer Task | Checksum: ea6f1d43

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.570 ; gain = 49.930
INFO: [Common 17-83] Releasing license: Implementation
34 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1284.570 ; gain = 51.836
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.134 . Memory (MB): peak = 1284.570 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1284.570 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.269 . Memory (MB): peak = 1284.570 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1284.570 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t'
INFO: [Common 17-1223] The version limit for your license is '2015.10' and will expire in -443 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14e40db0d

Time (s): cpu = 00:03:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1525.016 ; gain = 240.445

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 14e40db0d

Time (s): cpu = 00:03:41 ; elapsed = 00:03:15 . Memory (MB): peak = 1532.551 ; gain = 247.980
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 14041c2eb

Time (s): cpu = 00:03:43 ; elapsed = 00:03:17 . Memory (MB): peak = 1620.344 ; gain = 335.773

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 304ffea1

Time (s): cpu = 00:03:44 ; elapsed = 00:03:17 . Memory (MB): peak = 1620.344 ; gain = 335.773

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 12b73969a

Time (s): cpu = 00:03:44 ; elapsed = 00:03:17 . Memory (MB): peak = 1620.344 ; gain = 335.773
Phase 4 Rip-up And Reroute | Checksum: 12b73969a

Time (s): cpu = 00:03:44 ; elapsed = 00:03:18 . Memory (MB): peak = 1620.344 ; gain = 335.773

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 12b73969a

Time (s): cpu = 00:03:44 ; elapsed = 00:03:18 . Memory (MB): peak = 1620.344 ; gain = 335.773

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 12b73969a

Time (s): cpu = 00:03:44 ; elapsed = 00:03:18 . Memory (MB): peak = 1620.344 ; gain = 335.773

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000967069 %
  Global Horizontal Routing Utilization  = 0.000484657 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 7.20721%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 13.5135%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.
Phase 7 Route finalize | Checksum: 12b73969a

Time (s): cpu = 00:03:45 ; elapsed = 00:03:18 . Memory (MB): peak = 1620.344 ; gain = 335.773

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 12b73969a

Time (s): cpu = 00:03:45 ; elapsed = 00:03:18 . Memory (MB): peak = 1620.344 ; gain = 335.773

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aed956f4

Time (s): cpu = 00:03:45 ; elapsed = 00:03:18 . Memory (MB): peak = 1620.344 ; gain = 335.773
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:45 ; elapsed = 00:03:18 . Memory (MB): peak = 1620.344 ; gain = 335.773

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:46 ; elapsed = 00:03:20 . Memory (MB): peak = 1620.344 ; gain = 335.773
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1620.344 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Arkadiusz/Documents/Vivado Projects/TDC_VernierOsc/TDC_VernierOsc.runs/impl_1/top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Mon Jan 16 09:15:34 2017...
