SIM:= iverilog
EG_NAME:= adder
TB_BSV:= adder_tree_testbench
TB_BSV_TOP:= mk_adder_tree_testbench
