ARM GAS  /tmp/ccKVpnYu.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_timebase_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_timebase_tim.c"
  18              		.section	.text.HAL_InitTick,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_InitTick
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_InitTick:
  26              	.LVL0:
  27              	.LFB65:
   1:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
   3:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @file    stm32f1xx_hal_timebase_tim.c
   5:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief   HAL time base based on the hardware TIM.
   6:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
   7:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @attention
   8:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
   9:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * All rights reserved.
  11:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  12:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * in the root directory of this software component.
  14:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *
  16:Core/Src/stm32f1xx_hal_timebase_tim.c ****   ******************************************************************************
  17:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  18:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* USER CODE END Header */
  19:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  20:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal.h"
  22:Core/Src/stm32f1xx_hal_timebase_tim.c **** #include "stm32f1xx_hal_tim.h"
  23:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  24:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private typedef -----------------------------------------------------------*/
  25:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private define ------------------------------------------------------------*/
  26:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private macro -------------------------------------------------------------*/
  27:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private variables ---------------------------------------------------------*/
  28:Core/Src/stm32f1xx_hal_timebase_tim.c **** TIM_HandleTypeDef        htim2;
  29:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private function prototypes -----------------------------------------------*/
  30:Core/Src/stm32f1xx_hal_timebase_tim.c **** void TIM2_IRQHandler(void);
  31:Core/Src/stm32f1xx_hal_timebase_tim.c **** /* Private functions ---------------------------------------------------------*/
ARM GAS  /tmp/ccKVpnYu.s 			page 2


  32:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  33:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
  34:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  This function configures the TIM2 as a time base source.
  35:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         The time source is configured  to have 1ms time base with a dedicated
  36:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         Tick interrupt priority.
  37:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   This function is called  automatically at the beginning of program after
  38:Core/Src/stm32f1xx_hal_timebase_tim.c ****   *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  39:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  TickPriority: Tick interrupt priority.
  40:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval HAL status
  41:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  42:Core/Src/stm32f1xx_hal_timebase_tim.c **** HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
  43:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
  28              		.loc 1 43 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		.loc 1 43 1 is_stmt 0 view .LVU1
  33 0000 30B5     		push	{r4, r5, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 12
  36              		.cfi_offset 4, -12
  37              		.cfi_offset 5, -8
  38              		.cfi_offset 14, -4
  39 0002 89B0     		sub	sp, sp, #36
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 48
  42 0004 0446     		mov	r4, r0
  44:Core/Src/stm32f1xx_hal_timebase_tim.c ****   RCC_ClkInitTypeDef    clkconfig;
  43              		.loc 1 44 3 is_stmt 1 view .LVU2
  45:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
  44              		.loc 1 45 3 view .LVU3
  45              	.LVL1:
  46:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  47:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              uwPrescalerValue = 0U;
  46              		.loc 1 47 3 view .LVU4
  48:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uint32_t              pFLatency;
  47              		.loc 1 48 3 view .LVU5
  49:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_StatusTypeDef     status = HAL_OK;
  48              		.loc 1 49 3 view .LVU6
  50:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  51:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM2 clock */
  52:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_RCC_TIM2_CLK_ENABLE();
  49              		.loc 1 52 3 view .LVU7
  50              	.LBB2:
  51              		.loc 1 52 3 view .LVU8
  52              		.loc 1 52 3 view .LVU9
  53 0006 224B     		ldr	r3, .L9
  54 0008 DA69     		ldr	r2, [r3, #28]
  55 000a 42F00102 		orr	r2, r2, #1
  56 000e DA61     		str	r2, [r3, #28]
  57              		.loc 1 52 3 view .LVU10
  58 0010 DB69     		ldr	r3, [r3, #28]
  59 0012 03F00103 		and	r3, r3, #1
  60 0016 0193     		str	r3, [sp, #4]
  61              		.loc 1 52 3 view .LVU11
  62 0018 019B     		ldr	r3, [sp, #4]
  63              	.LBE2:
ARM GAS  /tmp/ccKVpnYu.s 			page 3


  64              		.loc 1 52 3 view .LVU12
  53:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  54:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get clock configuration */
  55:Core/Src/stm32f1xx_hal_timebase_tim.c ****   HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
  65              		.loc 1 55 3 view .LVU13
  66 001a 02A9     		add	r1, sp, #8
  67 001c 03A8     		add	r0, sp, #12
  68              	.LVL2:
  69              		.loc 1 55 3 is_stmt 0 view .LVU14
  70 001e FFF7FEFF 		bl	HAL_RCC_GetClockConfig
  71              	.LVL3:
  56:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  57:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Get APB1 prescaler */
  58:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwAPB1Prescaler = clkconfig.APB1CLKDivider;
  72              		.loc 1 58 3 is_stmt 1 view .LVU15
  73              		.loc 1 58 19 is_stmt 0 view .LVU16
  74 0022 069B     		ldr	r3, [sp, #24]
  75              	.LVL4:
  59:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute TIM2 clock */
  60:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if (uwAPB1Prescaler == RCC_HCLK_DIV1)
  76              		.loc 1 60 3 is_stmt 1 view .LVU17
  77              		.loc 1 60 6 is_stmt 0 view .LVU18
  78 0024 D3B9     		cbnz	r3, .L2
  61:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  62:Core/Src/stm32f1xx_hal_timebase_tim.c ****     uwTimclock = HAL_RCC_GetPCLK1Freq();
  79              		.loc 1 62 5 is_stmt 1 view .LVU19
  80              		.loc 1 62 18 is_stmt 0 view .LVU20
  81 0026 FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
  82              	.LVL5:
  83              		.loc 1 62 18 view .LVU21
  84 002a 0346     		mov	r3, r0
  85              	.LVL6:
  86              	.L3:
  63:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  64:Core/Src/stm32f1xx_hal_timebase_tim.c ****   else
  65:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  66:Core/Src/stm32f1xx_hal_timebase_tim.c ****     uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
  67:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
  68:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  69:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  70:Core/Src/stm32f1xx_hal_timebase_tim.c ****   uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
  87              		.loc 1 70 3 is_stmt 1 view .LVU22
  88              		.loc 1 70 46 is_stmt 0 view .LVU23
  89 002c 194A     		ldr	r2, .L9+4
  90 002e A2FB0323 		umull	r2, r3, r2, r3
  91              	.LVL7:
  92              		.loc 1 70 46 view .LVU24
  93 0032 9B0C     		lsrs	r3, r3, #18
  94              		.loc 1 70 20 view .LVU25
  95 0034 013B     		subs	r3, r3, #1
  96              	.LVL8:
  71:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  72:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIM2 */
  73:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Instance = TIM2;
  97              		.loc 1 73 3 is_stmt 1 view .LVU26
  98              		.loc 1 73 18 is_stmt 0 view .LVU27
  99 0036 1848     		ldr	r0, .L9+8
ARM GAS  /tmp/ccKVpnYu.s 			page 4


 100 0038 4FF08042 		mov	r2, #1073741824
 101 003c 0260     		str	r2, [r0]
  74:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  75:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Initialize TIMx peripheral as follow:
  76:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  77:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  78:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  79:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + ClockDivision = 0
  80:Core/Src/stm32f1xx_hal_timebase_tim.c ****   + Counter direction = Up
  81:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
  82:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.Period = (1000000U / 1000U) - 1U;
 102              		.loc 1 82 3 is_stmt 1 view .LVU28
 103              		.loc 1 82 21 is_stmt 0 view .LVU29
 104 003e 40F2E732 		movw	r2, #999
 105 0042 C260     		str	r2, [r0, #12]
  83:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.Prescaler = uwPrescalerValue;
 106              		.loc 1 83 3 is_stmt 1 view .LVU30
 107              		.loc 1 83 24 is_stmt 0 view .LVU31
 108 0044 4360     		str	r3, [r0, #4]
  84:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.ClockDivision = 0;
 109              		.loc 1 84 3 is_stmt 1 view .LVU32
 110              		.loc 1 84 28 is_stmt 0 view .LVU33
 111 0046 0023     		movs	r3, #0
 112              	.LVL9:
 113              		.loc 1 84 28 view .LVU34
 114 0048 0361     		str	r3, [r0, #16]
  85:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 115              		.loc 1 85 3 is_stmt 1 view .LVU35
 116              		.loc 1 85 26 is_stmt 0 view .LVU36
 117 004a 8360     		str	r3, [r0, #8]
  86:Core/Src/stm32f1xx_hal_timebase_tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 118              		.loc 1 86 3 is_stmt 1 view .LVU37
 119              		.loc 1 86 32 is_stmt 0 view .LVU38
 120 004c 8361     		str	r3, [r0, #24]
  87:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
  88:Core/Src/stm32f1xx_hal_timebase_tim.c ****   status = HAL_TIM_Base_Init(&htim2);
 121              		.loc 1 88 3 is_stmt 1 view .LVU39
 122              		.loc 1 88 12 is_stmt 0 view .LVU40
 123 004e FFF7FEFF 		bl	HAL_TIM_Base_Init
 124              	.LVL10:
  89:Core/Src/stm32f1xx_hal_timebase_tim.c ****   if (status == HAL_OK)
 125              		.loc 1 89 3 is_stmt 1 view .LVU41
 126              		.loc 1 89 6 is_stmt 0 view .LVU42
 127 0052 0546     		mov	r5, r0
 128 0054 30B1     		cbz	r0, .L7
 129              	.LVL11:
 130              	.L4:
  90:Core/Src/stm32f1xx_hal_timebase_tim.c ****   {
  91:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Start the TIM time Base generation in interrupt mode */
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****     status = HAL_TIM_Base_Start_IT(&htim2);
  93:Core/Src/stm32f1xx_hal_timebase_tim.c ****     if (status == HAL_OK)
  94:Core/Src/stm32f1xx_hal_timebase_tim.c ****     {
  95:Core/Src/stm32f1xx_hal_timebase_tim.c ****     /* Enable the TIM2 global Interrupt */
  96:Core/Src/stm32f1xx_hal_timebase_tim.c ****         HAL_NVIC_EnableIRQ(TIM2_IRQn);
  97:Core/Src/stm32f1xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
  98:Core/Src/stm32f1xx_hal_timebase_tim.c ****       if (TickPriority < (1UL << __NVIC_PRIO_BITS))
  99:Core/Src/stm32f1xx_hal_timebase_tim.c ****       {
ARM GAS  /tmp/ccKVpnYu.s 			page 5


 100:Core/Src/stm32f1xx_hal_timebase_tim.c ****         /* Configure the TIM IRQ priority */
 101:Core/Src/stm32f1xx_hal_timebase_tim.c ****         HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 102:Core/Src/stm32f1xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 103:Core/Src/stm32f1xx_hal_timebase_tim.c ****       }
 104:Core/Src/stm32f1xx_hal_timebase_tim.c ****       else
 105:Core/Src/stm32f1xx_hal_timebase_tim.c ****       {
 106:Core/Src/stm32f1xx_hal_timebase_tim.c ****         status = HAL_ERROR;
 107:Core/Src/stm32f1xx_hal_timebase_tim.c ****       }
 108:Core/Src/stm32f1xx_hal_timebase_tim.c ****     }
 109:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 110:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 111:Core/Src/stm32f1xx_hal_timebase_tim.c ****  /* Return function status */
 112:Core/Src/stm32f1xx_hal_timebase_tim.c ****   return status;
 131              		.loc 1 112 3 is_stmt 1 view .LVU43
 113:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 132              		.loc 1 113 1 is_stmt 0 view .LVU44
 133 0056 2846     		mov	r0, r5
 134 0058 09B0     		add	sp, sp, #36
 135              	.LCFI2:
 136              		.cfi_remember_state
 137              		.cfi_def_cfa_offset 12
 138              		@ sp needed
 139 005a 30BD     		pop	{r4, r5, pc}
 140              	.LVL12:
 141              	.L2:
 142              	.LCFI3:
 143              		.cfi_restore_state
  66:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 144              		.loc 1 66 5 is_stmt 1 view .LVU45
  66:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 145              		.loc 1 66 24 is_stmt 0 view .LVU46
 146 005c FFF7FEFF 		bl	HAL_RCC_GetPCLK1Freq
 147              	.LVL13:
  66:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 148              		.loc 1 66 16 discriminator 1 view .LVU47
 149 0060 4300     		lsls	r3, r0, #1
 150              	.LVL14:
  66:Core/Src/stm32f1xx_hal_timebase_tim.c ****   }
 151              		.loc 1 66 16 discriminator 1 view .LVU48
 152 0062 E3E7     		b	.L3
 153              	.LVL15:
 154              	.L7:
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 155              		.loc 1 92 5 is_stmt 1 view .LVU49
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 156              		.loc 1 92 14 is_stmt 0 view .LVU50
 157 0064 0C48     		ldr	r0, .L9+8
 158              	.LVL16:
  92:Core/Src/stm32f1xx_hal_timebase_tim.c ****     if (status == HAL_OK)
 159              		.loc 1 92 14 view .LVU51
 160 0066 FFF7FEFF 		bl	HAL_TIM_Base_Start_IT
 161              	.LVL17:
  93:Core/Src/stm32f1xx_hal_timebase_tim.c ****     {
 162              		.loc 1 93 5 is_stmt 1 view .LVU52
  93:Core/Src/stm32f1xx_hal_timebase_tim.c ****     {
 163              		.loc 1 93 8 is_stmt 0 view .LVU53
 164 006a 0546     		mov	r5, r0
ARM GAS  /tmp/ccKVpnYu.s 			page 6


 165 006c 0028     		cmp	r0, #0
 166 006e F2D1     		bne	.L4
  96:Core/Src/stm32f1xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 167              		.loc 1 96 9 is_stmt 1 view .LVU54
 168 0070 1C20     		movs	r0, #28
 169              	.LVL18:
  96:Core/Src/stm32f1xx_hal_timebase_tim.c ****       /* Configure the SysTick IRQ priority */
 170              		.loc 1 96 9 is_stmt 0 view .LVU55
 171 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 172              	.LVL19:
  98:Core/Src/stm32f1xx_hal_timebase_tim.c ****       {
 173              		.loc 1 98 7 is_stmt 1 view .LVU56
  98:Core/Src/stm32f1xx_hal_timebase_tim.c ****       {
 174              		.loc 1 98 10 is_stmt 0 view .LVU57
 175 0076 0F2C     		cmp	r4, #15
 176 0078 01D9     		bls	.L8
 106:Core/Src/stm32f1xx_hal_timebase_tim.c ****       }
 177              		.loc 1 106 16 view .LVU58
 178 007a 0125     		movs	r5, #1
 179              	.LVL20:
 106:Core/Src/stm32f1xx_hal_timebase_tim.c ****       }
 180              		.loc 1 106 16 view .LVU59
 181 007c EBE7     		b	.L4
 182              	.LVL21:
 183              	.L8:
 101:Core/Src/stm32f1xx_hal_timebase_tim.c ****         uwTickPrio = TickPriority;
 184              		.loc 1 101 9 is_stmt 1 view .LVU60
 185 007e 0022     		movs	r2, #0
 186 0080 2146     		mov	r1, r4
 187 0082 1C20     		movs	r0, #28
 188 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 189              	.LVL22:
 102:Core/Src/stm32f1xx_hal_timebase_tim.c ****       }
 190              		.loc 1 102 9 view .LVU61
 102:Core/Src/stm32f1xx_hal_timebase_tim.c ****       }
 191              		.loc 1 102 20 is_stmt 0 view .LVU62
 192 0088 044B     		ldr	r3, .L9+12
 193 008a 1C60     		str	r4, [r3]
 194 008c E3E7     		b	.L4
 195              	.L10:
 196 008e 00BF     		.align	2
 197              	.L9:
 198 0090 00100240 		.word	1073876992
 199 0094 83DE1B43 		.word	1125899907
 200 0098 00000000 		.word	htim2
 201 009c 00000000 		.word	uwTickPrio
 202              		.cfi_endproc
 203              	.LFE65:
 205              		.section	.text.HAL_SuspendTick,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_SuspendTick
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_SuspendTick:
 213              	.LFB66:
 114:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
ARM GAS  /tmp/ccKVpnYu.s 			page 7


 115:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
 116:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Suspend Tick increment.
 117:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Disable the tick increment by disabling TIM2 update interrupt.
 118:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 119:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 120:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 121:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_SuspendTick(void)
 122:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 214              		.loc 1 122 1 is_stmt 1 view -0
 215              		.cfi_startproc
 216              		@ args = 0, pretend = 0, frame = 0
 217              		@ frame_needed = 0, uses_anonymous_args = 0
 218              		@ link register save eliminated.
 123:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Disable TIM2 update Interrupt */
 124:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_DISABLE_IT(&htim2, TIM_IT_UPDATE);
 219              		.loc 1 124 3 view .LVU64
 220 0000 034B     		ldr	r3, .L12
 221 0002 1A68     		ldr	r2, [r3]
 222 0004 D368     		ldr	r3, [r2, #12]
 223 0006 23F00103 		bic	r3, r3, #1
 224 000a D360     		str	r3, [r2, #12]
 125:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 225              		.loc 1 125 1 is_stmt 0 view .LVU65
 226 000c 7047     		bx	lr
 227              	.L13:
 228 000e 00BF     		.align	2
 229              	.L12:
 230 0010 00000000 		.word	htim2
 231              		.cfi_endproc
 232              	.LFE66:
 234              		.section	.text.HAL_ResumeTick,"ax",%progbits
 235              		.align	1
 236              		.global	HAL_ResumeTick
 237              		.syntax unified
 238              		.thumb
 239              		.thumb_func
 241              	HAL_ResumeTick:
 242              	.LFB67:
 126:Core/Src/stm32f1xx_hal_timebase_tim.c **** 
 127:Core/Src/stm32f1xx_hal_timebase_tim.c **** /**
 128:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @brief  Resume Tick increment.
 129:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @note   Enable the tick increment by Enabling TIM2 update interrupt.
 130:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @param  None
 131:Core/Src/stm32f1xx_hal_timebase_tim.c ****   * @retval None
 132:Core/Src/stm32f1xx_hal_timebase_tim.c ****   */
 133:Core/Src/stm32f1xx_hal_timebase_tim.c **** void HAL_ResumeTick(void)
 134:Core/Src/stm32f1xx_hal_timebase_tim.c **** {
 243              		.loc 1 134 1 is_stmt 1 view -0
 244              		.cfi_startproc
 245              		@ args = 0, pretend = 0, frame = 0
 246              		@ frame_needed = 0, uses_anonymous_args = 0
 247              		@ link register save eliminated.
 135:Core/Src/stm32f1xx_hal_timebase_tim.c ****   /* Enable TIM2 Update interrupt */
 136:Core/Src/stm32f1xx_hal_timebase_tim.c ****   __HAL_TIM_ENABLE_IT(&htim2, TIM_IT_UPDATE);
 248              		.loc 1 136 3 view .LVU67
 249 0000 034B     		ldr	r3, .L15
 250 0002 1A68     		ldr	r2, [r3]
ARM GAS  /tmp/ccKVpnYu.s 			page 8


 251 0004 D368     		ldr	r3, [r2, #12]
 252 0006 43F00103 		orr	r3, r3, #1
 253 000a D360     		str	r3, [r2, #12]
 137:Core/Src/stm32f1xx_hal_timebase_tim.c **** }
 254              		.loc 1 137 1 is_stmt 0 view .LVU68
 255 000c 7047     		bx	lr
 256              	.L16:
 257 000e 00BF     		.align	2
 258              	.L15:
 259 0010 00000000 		.word	htim2
 260              		.cfi_endproc
 261              	.LFE67:
 263              		.global	htim2
 264              		.section	.bss.htim2,"aw",%nobits
 265              		.align	2
 268              	htim2:
 269 0000 00000000 		.space	72
 269      00000000 
 269      00000000 
 269      00000000 
 269      00000000 
 270              		.text
 271              	.Letext0:
 272              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 273              		.file 3 "/usr/lib/gcc/arm-none-eabi/13.2.1/include/stdint.h"
 274              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 275              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 276              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 277              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 278              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 279              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
ARM GAS  /tmp/ccKVpnYu.s 			page 9


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f1xx_hal_timebase_tim.c
     /tmp/ccKVpnYu.s:19     .text.HAL_InitTick:00000000 $t
     /tmp/ccKVpnYu.s:25     .text.HAL_InitTick:00000000 HAL_InitTick
     /tmp/ccKVpnYu.s:198    .text.HAL_InitTick:00000090 $d
     /tmp/ccKVpnYu.s:268    .bss.htim2:00000000 htim2
     /tmp/ccKVpnYu.s:206    .text.HAL_SuspendTick:00000000 $t
     /tmp/ccKVpnYu.s:212    .text.HAL_SuspendTick:00000000 HAL_SuspendTick
     /tmp/ccKVpnYu.s:230    .text.HAL_SuspendTick:00000010 $d
     /tmp/ccKVpnYu.s:235    .text.HAL_ResumeTick:00000000 $t
     /tmp/ccKVpnYu.s:241    .text.HAL_ResumeTick:00000000 HAL_ResumeTick
     /tmp/ccKVpnYu.s:259    .text.HAL_ResumeTick:00000010 $d
     /tmp/ccKVpnYu.s:265    .bss.htim2:00000000 $d

UNDEFINED SYMBOLS
HAL_RCC_GetClockConfig
HAL_RCC_GetPCLK1Freq
HAL_TIM_Base_Init
HAL_TIM_Base_Start_IT
HAL_NVIC_EnableIRQ
HAL_NVIC_SetPriority
uwTickPrio
