{
  "module_name": "clk-si5351.h",
  "hash_id": "75173287acb4e71a5cc70620770b8777c796975d78108bd03316d8342153c836",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/clk-si5351.h",
  "human_readable_source": " \n \n\n#ifndef _CLK_SI5351_H_\n#define _CLK_SI5351_H_\n\n#define SI5351_BUS_BASE_ADDR\t\t\t0x60\n\n#define SI5351_PLL_VCO_MIN\t\t\t600000000\n#define SI5351_PLL_VCO_MAX\t\t\t900000000\n#define SI5351_MULTISYNTH_MIN_FREQ\t\t1000000\n#define SI5351_MULTISYNTH_DIVBY4_FREQ\t\t150000000\n#define SI5351_MULTISYNTH_MAX_FREQ\t\t160000000\n#define SI5351_MULTISYNTH67_MAX_FREQ\t\tSI5351_MULTISYNTH_DIVBY4_FREQ\n#define SI5351_CLKOUT_MIN_FREQ\t\t\t8000\n#define SI5351_CLKOUT_MAX_FREQ\t\t\tSI5351_MULTISYNTH_MAX_FREQ\n#define SI5351_CLKOUT67_MAX_FREQ\t\tSI5351_MULTISYNTH67_MAX_FREQ\n\n#define SI5351_PLL_A_MIN\t\t\t15\n#define SI5351_PLL_A_MAX\t\t\t90\n#define SI5351_PLL_B_MAX\t\t\t(SI5351_PLL_C_MAX-1)\n#define SI5351_PLL_C_MAX\t\t\t1048575\n#define SI5351_MULTISYNTH_A_MIN\t\t\t6\n#define SI5351_MULTISYNTH_A_MAX\t\t\t1800\n#define SI5351_MULTISYNTH67_A_MAX\t\t254\n#define SI5351_MULTISYNTH_B_MAX\t\t\t(SI5351_MULTISYNTH_C_MAX-1)\n#define SI5351_MULTISYNTH_C_MAX\t\t\t1048575\n#define SI5351_MULTISYNTH_P1_MAX\t\t((1<<18)-1)\n#define SI5351_MULTISYNTH_P2_MAX\t\t((1<<20)-1)\n#define SI5351_MULTISYNTH_P3_MAX\t\t((1<<20)-1)\n\n#define SI5351_DEVICE_STATUS\t\t\t0\n#define SI5351_INTERRUPT_STATUS\t\t\t1\n#define SI5351_INTERRUPT_MASK\t\t\t2\n#define  SI5351_STATUS_SYS_INIT\t\t\t(1<<7)\n#define  SI5351_STATUS_LOL_B\t\t\t(1<<6)\n#define  SI5351_STATUS_LOL_A\t\t\t(1<<5)\n#define  SI5351_STATUS_LOS\t\t\t(1<<4)\n#define SI5351_OUTPUT_ENABLE_CTRL\t\t3\n#define SI5351_OEB_PIN_ENABLE_CTRL\t\t9\n#define SI5351_PLL_INPUT_SOURCE\t\t\t15\n#define  SI5351_CLKIN_DIV_MASK\t\t\t(3<<6)\n#define  SI5351_CLKIN_DIV_1\t\t\t(0<<6)\n#define  SI5351_CLKIN_DIV_2\t\t\t(1<<6)\n#define  SI5351_CLKIN_DIV_4\t\t\t(2<<6)\n#define  SI5351_CLKIN_DIV_8\t\t\t(3<<6)\n#define  SI5351_PLLB_SOURCE\t\t\t(1<<3)\n#define  SI5351_PLLA_SOURCE\t\t\t(1<<2)\n\n#define SI5351_CLK0_CTRL\t\t\t16\n#define SI5351_CLK1_CTRL\t\t\t17\n#define SI5351_CLK2_CTRL\t\t\t18\n#define SI5351_CLK3_CTRL\t\t\t19\n#define SI5351_CLK4_CTRL\t\t\t20\n#define SI5351_CLK5_CTRL\t\t\t21\n#define SI5351_CLK6_CTRL\t\t\t22\n#define SI5351_CLK7_CTRL\t\t\t23\n#define  SI5351_CLK_POWERDOWN\t\t\t(1<<7)\n#define  SI5351_CLK_INTEGER_MODE\t\t(1<<6)\n#define  SI5351_CLK_PLL_SELECT\t\t\t(1<<5)\n#define  SI5351_CLK_INVERT\t\t\t(1<<4)\n#define  SI5351_CLK_INPUT_MASK\t\t\t(3<<2)\n#define  SI5351_CLK_INPUT_XTAL\t\t\t(0<<2)\n#define  SI5351_CLK_INPUT_CLKIN\t\t\t(1<<2)\n#define  SI5351_CLK_INPUT_MULTISYNTH_0_4\t(2<<2)\n#define  SI5351_CLK_INPUT_MULTISYNTH_N\t\t(3<<2)\n#define  SI5351_CLK_DRIVE_STRENGTH_MASK\t\t(3<<0)\n#define  SI5351_CLK_DRIVE_STRENGTH_2MA\t\t(0<<0)\n#define  SI5351_CLK_DRIVE_STRENGTH_4MA\t\t(1<<0)\n#define  SI5351_CLK_DRIVE_STRENGTH_6MA\t\t(2<<0)\n#define  SI5351_CLK_DRIVE_STRENGTH_8MA\t\t(3<<0)\n\n#define SI5351_CLK3_0_DISABLE_STATE\t\t24\n#define SI5351_CLK7_4_DISABLE_STATE\t\t25\n#define  SI5351_CLK_DISABLE_STATE_MASK\t\t3\n#define  SI5351_CLK_DISABLE_STATE_LOW\t\t0\n#define  SI5351_CLK_DISABLE_STATE_HIGH\t\t1\n#define  SI5351_CLK_DISABLE_STATE_FLOAT\t\t2\n#define  SI5351_CLK_DISABLE_STATE_NEVER\t\t3\n\n#define SI5351_PARAMETERS_LENGTH\t\t8\n#define SI5351_PLLA_PARAMETERS\t\t\t26\n#define SI5351_PLLB_PARAMETERS\t\t\t34\n#define SI5351_CLK0_PARAMETERS\t\t\t42\n#define SI5351_CLK1_PARAMETERS\t\t\t50\n#define SI5351_CLK2_PARAMETERS\t\t\t58\n#define SI5351_CLK3_PARAMETERS\t\t\t66\n#define SI5351_CLK4_PARAMETERS\t\t\t74\n#define SI5351_CLK5_PARAMETERS\t\t\t82\n#define SI5351_CLK6_PARAMETERS\t\t\t90\n#define SI5351_CLK7_PARAMETERS\t\t\t91\n#define SI5351_CLK6_7_OUTPUT_DIVIDER\t\t92\n#define  SI5351_OUTPUT_CLK_DIV_MASK\t\t(7 << 4)\n#define  SI5351_OUTPUT_CLK6_DIV_MASK\t\t(7 << 0)\n#define  SI5351_OUTPUT_CLK_DIV_SHIFT\t\t4\n#define  SI5351_OUTPUT_CLK_DIV6_SHIFT\t\t0\n#define  SI5351_OUTPUT_CLK_DIV_1\t\t0\n#define  SI5351_OUTPUT_CLK_DIV_2\t\t1\n#define  SI5351_OUTPUT_CLK_DIV_4\t\t2\n#define  SI5351_OUTPUT_CLK_DIV_8\t\t3\n#define  SI5351_OUTPUT_CLK_DIV_16\t\t4\n#define  SI5351_OUTPUT_CLK_DIV_32\t\t5\n#define  SI5351_OUTPUT_CLK_DIV_64\t\t6\n#define  SI5351_OUTPUT_CLK_DIV_128\t\t7\n#define  SI5351_OUTPUT_CLK_DIVBY4\t\t(3<<2)\n\n#define SI5351_SSC_PARAM0\t\t\t149\n#define SI5351_SSC_PARAM1\t\t\t150\n#define SI5351_SSC_PARAM2\t\t\t151\n#define SI5351_SSC_PARAM3\t\t\t152\n#define SI5351_SSC_PARAM4\t\t\t153\n#define SI5351_SSC_PARAM5\t\t\t154\n#define SI5351_SSC_PARAM6\t\t\t155\n#define SI5351_SSC_PARAM7\t\t\t156\n#define SI5351_SSC_PARAM8\t\t\t157\n#define SI5351_SSC_PARAM9\t\t\t158\n#define SI5351_SSC_PARAM10\t\t\t159\n#define SI5351_SSC_PARAM11\t\t\t160\n#define SI5351_SSC_PARAM12\t\t\t161\n\n#define SI5351_VXCO_PARAMETERS_LOW\t\t162\n#define SI5351_VXCO_PARAMETERS_MID\t\t163\n#define SI5351_VXCO_PARAMETERS_HIGH\t\t164\n\n#define SI5351_CLK0_PHASE_OFFSET\t\t165\n#define SI5351_CLK1_PHASE_OFFSET\t\t166\n#define SI5351_CLK2_PHASE_OFFSET\t\t167\n#define SI5351_CLK3_PHASE_OFFSET\t\t168\n#define SI5351_CLK4_PHASE_OFFSET\t\t169\n#define SI5351_CLK5_PHASE_OFFSET\t\t170\n\n#define SI5351_PLL_RESET\t\t\t177\n#define  SI5351_PLL_RESET_B\t\t\t(1<<7)\n#define  SI5351_PLL_RESET_A\t\t\t(1<<5)\n\n#define SI5351_CRYSTAL_LOAD\t\t\t183\n#define  SI5351_CRYSTAL_LOAD_MASK\t\t(3<<6)\n#define  SI5351_CRYSTAL_LOAD_6PF\t\t(1<<6)\n#define  SI5351_CRYSTAL_LOAD_8PF\t\t(2<<6)\n#define  SI5351_CRYSTAL_LOAD_10PF\t\t(3<<6)\n\n#define SI5351_FANOUT_ENABLE\t\t\t187\n#define  SI5351_CLKIN_ENABLE\t\t\t(1<<7)\n#define  SI5351_XTAL_ENABLE\t\t\t(1<<6)\n#define  SI5351_MULTISYNTH_ENABLE\t\t(1<<4)\n\n \nenum si5351_variant {\n\tSI5351_VARIANT_A = 1,\n\tSI5351_VARIANT_A3 = 2,\n\tSI5351_VARIANT_B = 3,\n\tSI5351_VARIANT_C = 4,\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}