Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Apr  8 16:23:26 2025
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file mani_readout_wrapper_timing_summary_routed.rpt -pb mani_readout_wrapper_timing_summary_routed.pb -rpx mani_readout_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : mani_readout_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.782        0.000                      0                 2747        0.034        0.000                      0                 2747        4.020        0.000                       0                  1352  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.782        0.000                      0                 2747        0.034        0.000                      0                 2747        4.020        0.000                       0                  1352  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 3.301ns (46.588%)  route 3.784ns (53.412%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          1.189     9.872    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y86         LUT3 (Prop_lut3_I1_O)        0.152    10.024 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    10.024    mani_readout_i/LTC2324_read_0/inst/clk_counter[0]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.472    12.651    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y86         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]/C
                         clock pessimism              0.263    12.914    
                         clock uncertainty           -0.154    12.760    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.047    12.807    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.807    
                         arrival time                         -10.024    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             3.014ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.855ns  (logic 3.273ns (47.746%)  route 3.582ns (52.254%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.986     9.670    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.794 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.794    mani_readout_i/LTC2324_read_0/inst/clk_counter[5]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.473    12.652    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.081    12.808    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  3.014    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.848ns  (logic 3.266ns (47.692%)  route 3.582ns (52.308%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.986     9.670    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.117     9.787 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     9.787    mani_readout_i/LTC2324_read_0/inst/clk_counter[6]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.473    12.652    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[6]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.118    12.845    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -9.787    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.068ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.806ns  (logic 3.273ns (48.087%)  route 3.533ns (51.913%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.938     9.621    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.745 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     9.745    mani_readout_i/LTC2324_read_0/inst/clk_counter[1]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.472    12.651    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]/C
                         clock pessimism              0.288    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.029    12.814    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.814    
                         arrival time                          -9.745    
  -------------------------------------------------------------------
                         slack                                  3.068    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 3.273ns (48.603%)  route 3.461ns (51.397%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.865     9.549    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.673 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.673    mani_readout_i/LTC2324_read_0/inst/clk_counter[19]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474    12.653    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[19]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)        0.029    12.791    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         12.791    
                         arrival time                          -9.673    
  -------------------------------------------------------------------
                         slack                                  3.118    

Slack (MET) :             3.120ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 3.267ns (48.041%)  route 3.533ns (51.959%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.938     9.621    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X48Y85         LUT3 (Prop_lut3_I1_O)        0.118     9.739 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.739    mani_readout_i/LTC2324_read_0/inst/clk_counter[2]_i_1_n_0
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.472    12.651    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                         clock pessimism              0.288    12.939    
                         clock uncertainty           -0.154    12.785    
    SLICE_X48Y85         FDRE (Setup_fdre_C_D)        0.075    12.860    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.860    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  3.120    

Slack (MET) :             3.125ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.742ns  (logic 3.273ns (48.550%)  route 3.469ns (51.450%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.873     9.557    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.681 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.681    mani_readout_i/LTC2324_read_0/inst/clk_counter[7]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.473    12.652    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.079    12.806    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.806    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  3.125    

Slack (MET) :             3.135ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.771ns  (logic 3.302ns (48.770%)  route 3.469ns (51.230%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.873     9.557    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.153     9.710 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.710    mani_readout_i/LTC2324_read_0/inst/clk_counter[8]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.473    12.652    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.118    12.845    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         12.845    
                         arrival time                          -9.710    
  -------------------------------------------------------------------
                         slack                                  3.135    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.760ns  (logic 3.299ns (48.801%)  route 3.461ns (51.199%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 12.653 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.865     9.549    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X49Y88         LUT3 (Prop_lut3_I1_O)        0.150     9.699 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.699    mani_readout_i/LTC2324_read_0/inst/clk_counter[20]_i_1_n_0
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474    12.653    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y88         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[20]/C
                         clock pessimism              0.263    12.916    
                         clock uncertainty           -0.154    12.762    
    SLICE_X49Y88         FDRE (Setup_fdre_C_D)        0.075    12.837    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         12.837    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.692ns  (logic 3.273ns (48.906%)  route 3.419ns (51.094%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.645     2.939    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y85         FDRE (Prop_fdre_C_Q)         0.419     3.358 r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.639     3.997    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg_n_0_[2]
    SLICE_X47Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     4.846 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.846    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry_n_0
    SLICE_X47Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.960 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.960    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__0_n_0
    SLICE_X47Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.074 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.074    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__1_n_0
    SLICE_X47Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.188 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.188    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__2_n_0
    SLICE_X47Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.302 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.302    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__3_n_0
    SLICE_X47Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.416 r  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.416    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__4_n_0
    SLICE_X47Y90         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.750 f  mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5/O[1]
                         net (fo=5, routed)           0.877     6.627    mani_readout_i/LTC2324_read_0/inst/clk_counter2_carry__5_n_6
    SLICE_X45Y89         LUT2 (Prop_lut2_I0_O)        0.303     6.930 r  mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7/O
                         net (fo=1, routed)           0.000     6.930    mani_readout_i/LTC2324_read_0/inst/i__carry__2_i_7_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.480 f  mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2/CO[3]
                         net (fo=5, routed)           1.080     8.560    mani_readout_i/LTC2324_read_0/inst/clk_counter1_inferred__0/i__carry__2_n_0
    SLICE_X48Y90         LUT5 (Prop_lut5_I2_O)        0.124     8.684 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3/O
                         net (fo=32, routed)          0.824     9.507    mani_readout_i/LTC2324_read_0/inst/clk_counter[31]_i_3_n_0
    SLICE_X46Y85         LUT3 (Prop_lut3_I1_O)        0.124     9.631 r  mani_readout_i/LTC2324_read_0/inst/clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.631    mani_readout_i/LTC2324_read_0/inst/clk_counter[3]_i_1_n_0
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.473    12.652    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X46Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]/C
                         clock pessimism              0.229    12.881    
                         clock uncertainty           -0.154    12.727    
    SLICE_X46Y85         FDRE (Setup_fdre_C_D)        0.077    12.804    mani_readout_i/LTC2324_read_0/inst/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.804    
                         arrival time                          -9.631    
  -------------------------------------------------------------------
                         slack                                  3.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.284%)  route 0.170ns (54.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.656     0.992    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.170     1.303    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X26Y97         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.844     1.210    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.656     0.992    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.844     1.210    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.637%)  route 0.234ns (62.363%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.656     0.992    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.234     1.367    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.844     1.210    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.128ns (39.115%)  route 0.199ns (60.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.656     0.992    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.199     1.319    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.844     1.210    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.231    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.231    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.557     0.893    mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y91         FDRE                                         r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mani_readout_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.166     1.199    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y92         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.288%)  route 0.225ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.656     0.992    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[8]/Q
                         net (fo=1, routed)           0.225     1.345    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[12]
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.844     1.210    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.049     1.224    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.084    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[11]
    SLICE_X45Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.819     1.185    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.888    
    SLICE_X45Y85         FDRE (Hold_fdre_C_D)         0.075     0.963    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.084    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[13]
    SLICE_X45Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.818     1.184    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.296     0.888    
    SLICE_X45Y84         FDRE (Hold_fdre_C_D)         0.075     0.963    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.084    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[14]
    SLICE_X39Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.819     1.185    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.297     0.888    
    SLICE_X39Y85         FDRE (Hold_fdre_C_D)         0.075     0.963    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.963    
                         arrival time                           1.084    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.554     0.890    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.056     1.086    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[3]
    SLICE_X39Y88         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.822     1.188    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.298     0.890    
    SLICE_X39Y88         FDRE (Hold_fdre_C_D)         0.075     0.965    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y87    mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[3]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    mani_readout_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.784ns  (logic 0.124ns (6.952%)  route 1.660ns (93.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.660     1.660    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y108        LUT1 (Prop_lut1_I0_O)        0.124     1.784 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.784    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.832    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.722ns  (logic 0.045ns (6.236%)  route 0.677ns (93.764%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.677     0.677    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y108        LUT1 (Prop_lut1_I0_O)        0.045     0.722 r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.722    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.910     1.276    mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y108        FDRE                                         r  mani_readout_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.062ns  (logic 0.608ns (29.492%)  route 1.454ns (70.508%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.648     2.942    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[2]/Q
                         net (fo=7, routed)           1.017     4.415    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[2]
    SLICE_X49Y89         LUT2 (Prop_lut2_I0_O)        0.152     4.567 r  mani_readout_i/LTC2324_read_0/inst/state[0]_INST_0/O
                         net (fo=1, routed)           0.437     5.004    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X49Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.472     2.651    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X49Y86         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.991ns  (logic 0.580ns (29.131%)  route 1.411ns (70.869%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.648     2.942    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X48Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y90         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[4]/Q
                         net (fo=10, routed)          0.916     4.314    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg_n_0_[4]
    SLICE_X49Y90         LUT2 (Prop_lut2_I1_O)        0.124     4.438 r  mani_readout_i/LTC2324_read_0/inst/state[1]_INST_0/O
                         net (fo=2, routed)           0.495     4.933    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X48Y91         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.476     2.655    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y91         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.764ns  (logic 0.456ns (25.853%)  route 1.308ns (74.147%))
  Logic Levels:           0  
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.649     2.943    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/Q
                         net (fo=38, routed)          1.308     4.707    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X48Y82         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.469     2.648    mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X48Y82         FDRE                                         r  mani_readout_i/state/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.235ns  (logic 0.456ns (36.927%)  route 0.779ns (63.073%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y87         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  mani_readout_i/LTC2324_read_0/inst/data_reg[2]/Q
                         net (fo=2, routed)           0.779     4.176    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X38Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.202ns  (logic 0.456ns (37.944%)  route 0.746ns (62.056%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y87         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  mani_readout_i/LTC2324_read_0/inst/data_reg[6]/Q
                         net (fo=2, routed)           0.746     4.143    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X42Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.065ns  (logic 0.456ns (42.813%)  route 0.609ns (57.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.646     2.940    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y86         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mani_readout_i/LTC2324_read_0/inst/data_reg[1]/Q
                         net (fo=2, routed)           0.609     4.005    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X42Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.315%)  route 0.597ns (56.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.647     2.941    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y87         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  mani_readout_i/LTC2324_read_0/inst/data_reg[7]/Q
                         net (fo=2, routed)           0.597     3.994    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X44Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474     2.653    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y87         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.047ns  (logic 0.456ns (43.545%)  route 0.591ns (56.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    2.936ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.642     2.936    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y82         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y82         FDRE (Prop_fdre_C_Q)         0.456     3.392 r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/Q
                         net (fo=2, routed)           0.591     3.983    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X44Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.472     2.651    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.670%)  route 0.588ns (56.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.643     2.937    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X39Y82         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y82         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  mani_readout_i/LTC2324_read_0/inst/data_reg[15]/Q
                         net (fo=1, routed)           0.588     3.981    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X38Y82         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.471     2.650    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y82         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.972ns  (logic 0.456ns (46.928%)  route 0.516ns (53.072%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.646     2.940    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X41Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.456     3.396 r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/Q
                         net (fo=2, routed)           0.516     3.912    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X39Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.474     2.653    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.785%)  route 0.107ns (43.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[11]/Q
                         net (fo=2, routed)           0.107     1.136    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X45Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.819     1.185    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.319%)  route 0.134ns (48.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y86         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[8]/Q
                         net (fo=2, routed)           0.134     1.162    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[8]
    SLICE_X44Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.818     1.184    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X44Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.469%)  route 0.162ns (53.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y84         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[13]/Q
                         net (fo=2, routed)           0.162     1.191    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[13]
    SLICE_X45Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.818     1.184    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X45Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[13].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.279%)  route 0.170ns (54.721%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[10]/Q
                         net (fo=2, routed)           0.170     1.199    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[10]
    SLICE_X42Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.819     1.185    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.267%)  route 0.178ns (55.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X47Y84         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y84         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[12]/Q
                         net (fo=2, routed)           0.178     1.206    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[12]
    SLICE_X46Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.818     1.184    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X46Y84         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[12].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.175%)  route 0.178ns (55.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y87         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mani_readout_i/LTC2324_read_0/inst/data_reg[3]/Q
                         net (fo=2, routed)           0.178     1.208    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X39Y88         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.822     1.188    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.169%)  route 0.178ns (55.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.555     0.891    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  mani_readout_i/LTC2324_read_0/inst/data_reg[4]/Q
                         net (fo=2, routed)           0.178     1.210    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X39Y90         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.823     1.189    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.692%)  route 0.182ns (56.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X41Y85         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[14]/Q
                         net (fo=2, routed)           0.182     1.210    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X39Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.819     1.185    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y85         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.628%)  route 0.182ns (56.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.552     0.888    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X44Y86         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  mani_readout_i/LTC2324_read_0/inst/data_reg[9]/Q
                         net (fo=2, routed)           0.182     1.211    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[9]
    SLICE_X42Y86         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.819     1.185    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.724%)  route 0.181ns (56.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.555     0.891    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X40Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  mani_readout_i/LTC2324_read_0/inst/data_reg[5]/Q
                         net (fo=2, routed)           0.181     1.213    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X39Y89         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.822     1.188    mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  mani_readout_i/data/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.879ns  (logic 4.202ns (47.324%)  route 4.677ns (52.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.648     2.942    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.478     3.420 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           4.677     8.097    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         3.724    11.821 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000    11.821    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/cnv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.189ns  (logic 4.029ns (49.207%)  route 4.159ns (50.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.648     2.942    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/cnv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  mani_readout_i/LTC2324_read_0/inst/cnv_reg/Q
                         net (fo=2, routed)           4.159     7.557    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.573    11.131 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000    11.131    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.839ns  (logic 4.054ns (51.713%)  route 3.785ns (48.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.653     2.947    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           3.785     7.188    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598    10.786 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000    10.786    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.723ns  (logic 4.080ns (52.831%)  route 3.643ns (47.169%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.648     2.942    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           3.643     7.041    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         3.624    10.665 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000    10.665    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/sck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sck
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.803ns  (logic 1.465ns (52.269%)  route 1.338ns (47.731%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/sck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mani_readout_i/LTC2324_read_0/inst/sck_reg/Q
                         net (fo=2, routed)           1.338     2.367    sck_OBUF
    Y16                  OBUF (Prop_obuf_I_O)         1.324     3.691 r  sck_OBUF_inst/O
                         net (fo=0)                   0.000     3.691    sck
    Y16                                                               r  sck (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_clkout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.439ns (50.845%)  route 1.391ns (49.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.557     0.893    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/Q
                         net (fo=1, routed)           1.391     2.425    dummy_clkout_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.298     3.723 r  dummy_clkout_OBUF_inst/O
                         net (fo=0)                   0.000     3.723    dummy_clkout
    T10                                                               r  dummy_clkout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_read_0/inst/cnv_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnv
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.017ns  (logic 1.415ns (46.893%)  route 1.602ns (53.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.553     0.889    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X49Y89         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/cnv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  mani_readout_i/LTC2324_read_0/inst/cnv_reg/Q
                         net (fo=2, routed)           1.602     2.632    cnv_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.274     3.906 r  cnv_OBUF_inst/O
                         net (fo=0)                   0.000     3.906    cnv
    Y19                                                               r  cnv (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dummy_sdo
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.257ns  (logic 1.455ns (44.666%)  route 1.802ns (55.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.555     0.891    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X34Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y87         FDRE (Prop_fdre_C_Q)         0.148     1.039 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_reg/Q
                         net (fo=1, routed)           1.802     2.841    dummy_sdo_OBUF
    V16                  OBUF (Prop_obuf_I_O)         1.307     4.148 r  dummy_sdo_OBUF_inst/O
                         net (fo=0)                   0.000     4.148    dummy_sdo
    V16                                                               r  dummy_sdo (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            59 Endpoints
Min Delay            59 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[10]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[11]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[12]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[13]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[14]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[7]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[8]/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.945ns  (logic 1.743ns (25.093%)  route 5.203ns (74.907%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 f  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         1.589     1.589 f  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           4.094     5.683    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         LUT5 (Prop_lut5_I4_O)        0.154     5.837 r  mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1/O
                         net (fo=16, routed)          1.109     6.945    mani_readout_i/LTC2324_dummy_0/inst/sdo_i_1_n_0
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.475     2.654    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X32Y87         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/ADC_reg_reg[9]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.773ns (25.766%)  route 5.107ns (74.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=1, routed)           3.416     4.941    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X47Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.065 r  mani_readout_i/LTC2324_read_0/inst/last_trigger_i_1/O
                         net (fo=2, routed)           1.206     6.271    mani_readout_i/LTC2324_read_0/inst/trigger
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.395 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.485     6.880    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.476     2.655    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 ext_trigger
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.880ns  (logic 1.773ns (25.766%)  route 5.107ns (74.234%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        2.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  ext_trigger (IN)
                         net (fo=0)                   0.000     0.000    ext_trigger
    Y18                  IBUF (Prop_ibuf_I_O)         1.525     1.525 r  ext_trigger_IBUF_inst/O
                         net (fo=1, routed)           3.416     4.941    mani_readout_i/LTC2324_read_0/inst/ext_trigger
    SLICE_X47Y79         LUT2 (Prop_lut2_I1_O)        0.124     5.065 r  mani_readout_i/LTC2324_read_0/inst/last_trigger_i_1/O
                         net (fo=2, routed)           1.206     6.271    mani_readout_i/LTC2324_read_0/inst/trigger
    SLICE_X48Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.395 r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1/O
                         net (fo=5, routed)           0.485     6.880    mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state[0]_i_1_n_0
    SLICE_X45Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        1.476     2.655    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y90         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/FSM_onehot_state_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sdo
                            (input port)
  Destination:            mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.266ns (15.529%)  route 1.447ns (84.471%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sdo (IN)
                         net (fo=0)                   0.000     0.000    sdo
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sdo_IBUF_inst/O
                         net (fo=1, routed)           1.447     1.713    mani_readout_i/LTC2324_read_0/inst/sdo
    SLICE_X45Y82         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.816     1.182    mani_readout_i/LTC2324_read_0/inst/clk
    SLICE_X45Y82         FDRE                                         r  mani_readout_i/LTC2324_read_0/inst/data_reg[0]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.842ns  (logic 0.317ns (17.204%)  route 1.525ns (82.796%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.525     1.842    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_sck_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.362ns (18.288%)  route 1.617ns (81.712%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.617     1.934    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.979 r  mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1/O
                         net (fo=1, routed)           0.000     1.979    mani_readout_i/LTC2324_dummy_0/inst/clkout_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/clkout_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.979ns  (logic 0.362ns (18.288%)  route 1.617ns (81.712%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 r  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 r  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.617     1.934    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         LUT6 (Prop_lut6_I0_O)        0.045     1.979 r  mani_readout_i/LTC2324_dummy_0/inst/state_i_1/O
                         net (fo=1, routed)           0.000     1.979    mani_readout_i/LTC2324_dummy_0/inst/state_i_1_n_0
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/state_reg/C

Slack:                    inf
  Source:                 dummy_cnv
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.045ns  (logic 0.356ns (17.381%)  route 1.690ns (82.619%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y14                                               0.000     0.000 r  dummy_cnv (IN)
                         net (fo=0)                   0.000     0.000    dummy_cnv
    Y14                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  dummy_cnv_IBUF_inst/O
                         net (fo=3, routed)           1.690     2.045    mani_readout_i/LTC2324_dummy_0/inst/cnv
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X39Y97         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/last_cnv_reg/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.362ns (17.648%)  route 1.689ns (82.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.567     1.884    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          0.122     2.051    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[28]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.362ns (17.648%)  route 1.689ns (82.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.567     1.884    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          0.122     2.051    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[29]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.362ns (17.648%)  route 1.689ns (82.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.567     1.884    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          0.122     2.051    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[30]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.051ns  (logic 0.362ns (17.648%)  route 1.689ns (82.352%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.567     1.884    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          0.122     2.051    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.825     1.191    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y98         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[31]/C

Slack:                    inf
  Source:                 dummy_sck
                            (input port)
  Destination:            mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.136ns  (logic 0.362ns (16.941%)  route 1.774ns (83.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T11                                               0.000     0.000 f  dummy_sck (IN)
                         net (fo=0)                   0.000     0.000    dummy_sck
    T11                  IBUF (Prop_ibuf_I_O)         0.317     0.317 f  dummy_sck_IBUF_inst/O
                         net (fo=5, routed)           1.567     1.884    mani_readout_i/LTC2324_dummy_0/inst/sck
    SLICE_X39Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.929 r  mani_readout_i/LTC2324_dummy_0/inst/nwrite[0]_i_2/O
                         net (fo=32, routed)          0.207     2.136    mani_readout_i/LTC2324_dummy_0/inst/nwrite0
    SLICE_X38Y95         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  mani_readout_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    mani_readout_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  mani_readout_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1352, routed)        0.824     1.190    mani_readout_i/LTC2324_dummy_0/inst/clk
    SLICE_X38Y95         FDRE                                         r  mani_readout_i/LTC2324_dummy_0/inst/nwrite_reg[16]/C





