# compile verilog/system verilog design source files
verilog xil_defaultlib "D:/CodeProjects/vivado project/Multicycle_CPU/Multicycle_CPU.srcs/sources_1/imports/new/defines.v" --include "../../../../Multicycle_CPU.srcs/sources_1/imports/new" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/ALU.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/ControlFSM.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/ControlUnit.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/DECODE_EXE.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/DFF32.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/DataRAM.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/EXE_MEM.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/EXT16T32.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/EXT5T32.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/IR.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/InstructionROM.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/MEM_WB.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/MUX2X32.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/MUX4X32.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/MUX4X5.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/MulticycleCPU.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/PC.v" \
"../../../../Multicycle_CPU.srcs/sources_1/imports/new/RegisterFile.v" \
"../../../../Multicycle_CPU.srcs/sim_1/new/CPU_sim_1.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
