
-- VHDL Instantiation Created from source file cy62128dv30l_70.vhd -- 09:12:19 12/18/2012
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT cy62128dv30l_70
	PORT(
		CE1_b : IN std_logic;
		CE2 : IN std_logic;
		WE_b : IN std_logic;
		OE_n : IN std_logic;
		A : IN std_logic_vector(16 downto 0);       
		IO : INOUT std_logic_vector(7 downto 0)
		);
	END COMPONENT;

	Inst_cy62128dv30l_70: cy62128dv30l_70 PORT MAP(
		CE1_b => ,
		CE2 => ,
		WE_b => ,
		OE_n => ,
		A => ,
		IO => 
	);


