
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/pwm_tutorial/work/planAhead/PWM/PWM.srcs/sources_1/imports/verilog/pwm_1.v" into library work
Parsing module <pwm_1>.
Analyzing Verilog file "C:/Users/nmbin/Desktop/ComStruc1DSound/pwm_tutorial/work/planAhead/PWM/PWM.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <pwm_1(CTR_LEN=3)>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/pwm_tutorial/work/planAhead/PWM/PWM.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 26
    Found 1-bit tristate buffer for signal <avr_rx> created at line 27
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 28
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 28
    Summary:
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <pwm_1>.
    Related source file is "C:/Users/nmbin/Desktop/ComStruc1DSound/pwm_tutorial/work/planAhead/PWM/PWM.srcs/sources_1/imports/verilog/pwm_1.v".
        CTR_LEN = 3
    Found 1-bit register for signal <pwm_q>.
    Found 3-bit register for signal <ctr_q>.
    Found 3-bit adder for signal <ctr_d> created at line 15.
    Found 3-bit comparator greater for signal <pwm_d> created at line 17
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pwm_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit adder                                           : 8
# Registers                                            : 16
 1-bit register                                        : 8
 3-bit register                                        : 8
# Comparators                                          : 8
 3-bit comparator greater                              : 8
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <pwm_1>.
The following registers are absorbed into counter <ctr_q>: 1 register on signal <ctr_q>.
Unit <pwm_1> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 8
 3-bit up counter                                      : 8
# Registers                                            : 8
 Flip-Flops                                            : 8
# Comparators                                          : 8
 3-bit comparator greater                              : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2146 - In block <mojo_top_0>, Counter <pwm_8/ctr_q> <pwm_7/ctr_q> <pwm_6/ctr_q> <pwm_5/ctr_q> <pwm_4/ctr_q> <pwm_3/ctr_q> <pwm_2/ctr_q> <pwm_1/ctr_q> are equivalent, XST will keep only <pwm_8/ctr_q>.
WARNING:Xst:1710 - FF/Latch <pwm_1/pwm_q> (without init value) has a constant value of 0 in block <mojo_top_0>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <mojo_top_0> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 10    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.478ns (Maximum Frequency: 403.551MHz)
   Minimum input arrival time before clock: 3.488ns
   Maximum output required time after clock: 4.118ns
   Maximum combinational path delay: No path found

=========================================================================
