01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
01000000|01000000|nop|nop |PASS
1B800000|1B800000||fble  10 <main+0x10>|PASS
1B800000|1B800000||fble  4 <main+0x4>|PASS
1B800000|1B800000||fble  8 <main+0x8>|PASS
1B800000|1B800000||fble  c <main+0xc>|PASS
1B800000|1B800000||fble  10 <main+0x10>|PASS
1B800000|1B800000||fble  4 <main+0x4>|PASS
1B800000|1B800000||fble  8 <main+0x8>|PASS
1B800000|1B800000||fble  c <main+0xc>|PASS
1B800000|1B800000||fble  10 <main+0x10>|PASS
1B800000|1B800000||fble  4 <main+0x4>|PASS
1B800000|1B800000||fble  8 <main+0x8>|PASS
1B800000|1B800000||fble  c <main+0xc>|PASS
1B800000|1B800000||fble  10 <main+0x10>|PASS
1B800000|1B800000||fble  4 <main+0x4>|PASS
1B800000|1B800000||fble  8 <main+0x8>|PASS
1B800000|1B800000||fble  c <main+0xc>|PASS
3B800000|3B800000||fble,a   14 <main+0x14>|PASS
3B800000|3B800000||fble,a   18 <main+0x18>|PASS
3B800000|3B800000||fble,a   1c <main+0x1c>|PASS
3B800000|3B800000||fble,a   20 <main+0x20>|PASS
3B800000|3B800000||fble,a   14 <main+0x14>|PASS
3B800000|3B800000||fble,a   18 <main+0x18>|PASS
3B800000|3B800000||fble,a   1c <main+0x1c>|PASS
3B800000|3B800000||fble,a   20 <main+0x20>|PASS
3B800000|3B800000||fble,a   14 <main+0x14>|PASS
3B800000|3B800000||fble,a   18 <main+0x18>|PASS
3B800000|3B800000||fble,a   1c <main+0x1c>|PASS
3B800000|3B800000||fble,a   20 <main+0x20>|PASS
3B800000|3B800000||fble,a   14 <main+0x14>|PASS
3B800000|3B800000||fble,a   18 <main+0x18>|PASS
3B800000|3B800000||fble,a   1c <main+0x1c>|PASS
3B800000|3B800000||fble,a   20 <main+0x20>|PASS
