

================================================================
== Vivado HLS Report for 'multi_counter'
================================================================
* Date:           Fri Apr 26 15:59:36 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multi_counter
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.00|      5.92|        0.38|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    3|    3| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     78|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     75|
|Register         |        -|      -|      22|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      22|    153|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |tmp_3_fu_133_p2  |     +    |      0|  0|  39|          32|           1|
    |tmp_5_fu_126_p2  |     +    |      0|  0|  39|          32|           2|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  78|          64|           3|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |CNT_address0  |  33|          6|    8|         48|
    |CNT_d0        |  21|          4|   32|        128|
    |ap_NS_fsm     |  21|          4|    1|          4|
    +--------------+----+-----------+-----+-----------+
    |Total         |  75|         14|   41|        180|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+---+----+-----+-----------+
    |        Name        | FF| LUT| Bits| Const Bits|
    +--------------------+---+----+-----+-----------+
    |CNT_addr_1_reg_149  |  8|   0|    8|          0|
    |CNT_addr_2_reg_144  |  8|   0|    8|          0|
    |ap_CS_fsm           |  3|   0|    3|          0|
    |cmd_read_reg_140    |  3|   0|    3|          0|
    +--------------------+---+----+-----+-----------+
    |Total               | 22|   0|   22|          0|
    +--------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | multi_counter | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | multi_counter | return value |
|ap_start          |  in |    1| ap_ctrl_hs | multi_counter | return value |
|ap_done           | out |    1| ap_ctrl_hs | multi_counter | return value |
|ap_idle           | out |    1| ap_ctrl_hs | multi_counter | return value |
|ap_ready          | out |    1| ap_ctrl_hs | multi_counter | return value |
|CNT_address0      | out |    8|  ap_memory |      CNT      |     array    |
|CNT_ce0           | out |    1|  ap_memory |      CNT      |     array    |
|CNT_we0           | out |    1|  ap_memory |      CNT      |     array    |
|CNT_d0            | out |   32|  ap_memory |      CNT      |     array    |
|CNT_q0            |  in |   32|  ap_memory |      CNT      |     array    |
|id                |  in |    8|   ap_none  |       id      |    scalar    |
|cmd               |  in |    3|   ap_none  |      cmd      |    scalar    |
|data              |  in |   32|   ap_none  |      data     |    scalar    |
|out_r             | out |   32|   ap_vld   |     out_r     |    pointer   |
|out_r_ap_vld      | out |    1|   ap_vld   |     out_r     |    pointer   |
|out_valid         | out |    1|   ap_vld   |   out_valid   |    pointer   |
|out_valid_ap_vld  | out |    1|   ap_vld   |   out_valid   |    pointer   |
+------------------+-----+-----+------------+---------------+--------------+

