m255
K3
13
cModel Technology
Z0 dF:\VerilogHDL\BOOK\Chapter10
vor1200_alu
Z1 !s100 7CP>I_liI]=?LHSk_@ODo2
Z2 IEAlQ@5G=?=ioH_C6QS>Q;0
Z3 VnJ9`cldMKi_SD@::;M^6@3
Z4 dF:\VerilogHDL\BOOK\Project\Chapter13\WriteThrough
Z5 w1345805969
Z6 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_alu.v
Z7 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_alu.v
L0 54
Z8 OV;L;6.6d;45
r1
31
Z9 !s102 -nocovercells
Z10 o-work min_or1200_sopc -nocovercells -O0
!s85 0
!s101 -O0
vor1200_cfgr
Z11 IQX<AJZ3ONfll;K4?7k?M=3
Z12 VWVajXcKaQlhKNAHf^IK0B0
R4
R5
Z13 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_cfgr.v
Z14 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_cfgr.v
L0 54
R8
r1
31
R9
R10
Z15 !s100 V>6_F;0=ln4V6kMW?05BG1
!s85 0
!s101 -O0
vor1200_cpu
Z16 !s100 c18h^dHW:XogJf3FzIH][2
Z17 IEGk5=3k]C0K]Y^kK3^KS92
Z18 VI^k7K[VG7NOKRJojQEMl^1
R4
R5
Z19 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_cpu.v
Z20 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_cpu.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ctrl
Z21 I:H217kQd1l@0jcHAj]I4k0
Z22 V[KUzShfHR[3@HhC;<e9VB2
R4
Z23 w1359086123
Z24 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ctrl.v
Z25 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ctrl.v
L0 55
R8
r1
31
R9
R10
Z26 !s100 e::^?SUY=manSS3ggzUGf2
!s85 0
!s101 -O0
vor1200_dc_fsm
Z27 IK83dQPDmjL;<KPY]3fZd`3
Z28 Vf<9Eh>PRRM:36ezNVjLRz1
R4
R5
Z29 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_fsm.v
Z30 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_fsm.v
L0 71
R8
r1
31
R9
R10
Z31 !s100 Q8T<WWFDI;jKgSICf>l642
!s85 0
!s101 -O0
vor1200_dc_ram
Z32 !s100 XdF=HKVo^eAWj8`HZn0kB3
Z33 I>Yj[L^fP_iIc9c8`MMZS92
Z34 Vm4N1JOZ;YVS09daG_1Wga2
R4
Z35 w1345805971
Z36 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_ram.v
Z37 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_ram.v
L0 56
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dc_tag
Z38 !s100 ?TXRV:c4EijU^gmT?KzmY1
Z39 IGAcmYDeZ;1:@U7f6P^F?L2
Z40 VzZkXBR;C4g1o]<6a5TDT91
R4
R35
Z41 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_tag.v
Z42 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_tag.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dc_top
Z43 Ib3GeOngT`6?WP0@_z0B480
Z44 VY7gzbEifO3Tcga0YD4I^d2
R4
R35
Z45 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_top.v
Z46 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dc_top.v
L0 60
R8
r1
31
R9
R10
Z47 !s100 ZmBnWVca@lQLF7^AQi^XU3
!s85 0
!s101 -O0
vor1200_dmmu_tlb
Z48 !s100 neTzE77em2@1RgnlIE_P]0
Z49 IPFdddaVV0a7:Z5ZQf@zdQ0
Z50 VcE2;eYL@J8GSnB1fIMVCY0
R4
Z51 w1345805970
Z52 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dmmu_tlb.v
Z53 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dmmu_tlb.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dmmu_top
Z54 !s100 h]gXL:Mg2aYM]RcXIZ?fP0
Z55 IDgbe=z^H9@Vh[5B`KjNKo0
Z56 V_[kjVEB^V]JMiEVIJ1do@2
R4
Z57 w1345805972
Z58 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dmmu_top.v
Z59 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dmmu_top.v
L0 59
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dpram
Z60 !s100 [4i[`DOmA<F?4PBaI77Zi1
Z61 InL[f:keV9B^MOKYg;zh`D0
Z62 VlVO7dOUd9?kY@>O0Pa0Fe1
R4
R57
Z63 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dpram.v
Z64 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dpram.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dpram_256x32
Z65 !s100 4@26hB:zghId`@CibXh[P1
Z66 I>@7Ob<_^kTlY@lNZnSC011
Z67 VkFPI9<Q?L]QzRiLin<:T^2
R4
R35
Z68 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dpram_256x32.v
Z69 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dpram_256x32.v
L0 70
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_dpram_32x32
Z70 !s100 2[JL_Ln?NnUSln<N@_1`P3
Z71 I]eL8OinhDGEz=dmTGeUPd2
Z72 VoZikRH_RLC05gGn^3ahhA0
R4
R5
Z73 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dpram_32x32.v
Z74 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_dpram_32x32.v
Z75 L0 134
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_du
Z76 !s100 CR=]^jfcXTOU1JAkWM[_T1
Z77 IW?DPaK5DTjG13<fgi2Akb2
Z78 VHejPiBhUEVaKTm`mb8zT>1
R4
R51
Z79 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_du.v
Z80 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_du.v
L0 59
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_except
Z81 !s100 ZCCdfBF:ZcX<BAALRRb=C1
Z82 I[5kLRX8R=[G`dFgLF=Ie>1
Z83 V1I[>3?hXDLTz[3oh@2_3R2
R4
R57
Z84 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_except.v
Z85 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_except.v
L0 67
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu
Z86 !s100 2SV3c;fbzYN3ibV]:[ia<2
Z87 I8F:_2j8jZS]6T:JM7F1am3
Z88 V5ZL`VQgzG4d5eBiS1[n7o1
R4
R5
Z89 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu.v
Z90 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu.v
L0 51
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_addsub
Z91 !s100 aglmPchcG6K2EkNL`HbAn3
Z92 IB?bJFQY>gmJ;o[bcJJRDd3
Z93 V5:2Ye7DeClo:G78m:d5;E1
R4
R57
Z94 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_addsub.v
Z95 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_addsub.v
L0 45
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_arith
Z96 !s100 bk]Phf>UcO:HPQ2jccVZg1
Z97 IOA4?2e]m4dicM;bRgFSDg1
Z98 VefJi]?B_T<b>z8S5DFA_f3
R4
R51
Z99 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_arith.v
Z100 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_arith.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_div
Z101 !s100 a374XnWCa8ZBPmS>EZBQ:2
Z102 I@41J87QTEg8S0aFHYbHg_0
Z103 VDH_i<3NGd_6WJ6GI]E=BA3
R4
R57
Z104 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_div.v
Z105 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_div.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_fcmp
Z106 !s100 9hX_6cb3:gl=3?<OkjX_X2
Z107 I=CQLJfeZ;8R[e5Jio13oS3
Z108 V=7ZGLaTN]W1HZzNeN_G=00
R4
R51
Z109 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_fcmp.v
Z110 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_fcmp.v
L0 38
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_intfloat_conv
Z111 !s100 46jG0`D3VWH`=FAKQCXIJ3
Z112 IPUzVoOLe>NCjDK:8YG1IN1
Z113 V<7zVT^GcQCIWlF?zJ=ENc0
R4
Z114 w1345805968
Z115 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_intfloat_conv.v
Z116 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_intfloat_conv.v
L0 68
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_intfloat_conv_except
Z117 !s100 CVE1^lFO62CmCBJN`>a@D2
Z118 Ia;2fj06b9aPn8Nk2OV6VX0
Z119 V=:N3=DfeONASbhB?_AZcb1
R4
R35
Z120 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_intfloat_conv_except.v
Z121 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_intfloat_conv_except.v
L0 40
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_mul
Z122 !s100 O5Xa77kmzni>0MSSHg>B42
Z123 IFc6@L2b25c2gJSfL;gC_g0
Z124 VK46gC]2LPme]NNfjFXBW01
R4
R57
Z125 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_mul.v
Z126 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_mul.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_addsub
Z127 !s100 fX9j9SW=V;ARjl?JSogl03
Z128 ITN_WEUKf=kM_24lgK[okG0
Z129 VYG8=TM6m6hJRTD6F[zO9@0
R4
R51
Z130 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_addsub.v
Z131 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_addsub.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_div
Z132 !s100 ObmhUV5l6KD<_=ElgLc_k1
Z133 If9hYJ8I8M>AJoOE`oU:7D2
Z134 VGVc<e`fJCObC@VMzniFNd3
R4
R51
Z135 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_div.v
Z136 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_div.v
L0 45
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_intfloat_conv
Z137 !s100 3OfBM[b2]L=0:f^]Ef:7J3
Z138 IQPF7WDJTMRWYU=V62ARFL3
Z139 VO7XV?iCUnUOWFLA>kZ;BI3
R4
R51
Z140 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_intfloat_conv.v
Z141 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_intfloat_conv.v
L0 40
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_post_norm_mul
Z142 !s100 XWJBZ_LdUSQNcNa=BSPP61
Z143 Iao9ZZCO6fJG@>D03c3_=00
Z144 VcV_M6;VFOERGTU4d031cT0
R4
R51
Z145 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_mul.v
Z146 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_post_norm_mul.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_pre_norm_addsub
Z147 !s100 3?1<Qz5bYVakJVNL6<7831
Z148 IJ68Lfe?eJCOWNUnKeF:GE1
Z149 VBl^?N`HX1hG^U^P;H@@Q]0
R4
R57
Z150 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_pre_norm_addsub.v
Z151 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_pre_norm_addsub.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_pre_norm_div
Z152 !s100 QED<L^Y@YaGZFCPb<0bOh1
Z153 INS4@?[gDSWBa[gdQe`g_?3
Z154 VJlSFVH`VF;k5gSobCoAGB3
R4
R5
Z155 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_pre_norm_div.v
Z156 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_pre_norm_div.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_fpu_pre_norm_mul
Z157 !s100 1EL;Mb4Z[z<>EXl@Ed`4G1
Z158 IJ9m0<`oNd:B]N57BSGd]J0
Z159 VBR8Gl1E:hIfGTo^zW3lQE3
R4
R5
Z160 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_pre_norm_mul.v
Z161 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_fpu_pre_norm_mul.v
L0 44
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_freeze
Z162 !s100 a@YaR2nl8R74jg<o6hnL20
Z163 IUfj?zoMTa[ozWYU3>aKNU1
Z164 Vejod5RaNigPU6FGZkkRSV2
R4
R114
Z165 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_freeze.v
Z166 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_freeze.v
L0 64
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_genpc
Z167 !s100 R4c_`bASBEIBd35bn=k^<3
Z168 I?a]PnmlNi`9o1TA@h9M]J0
Z169 V1e@[V?JJl;B84bJZKOgaO3
R4
R57
Z170 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_genpc.v
Z171 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_genpc.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_gmultp2_32x32
Z172 !s100 =4ZPX>6;W2iYJ>nlRjhXj3
Z173 ILW^N@^LnSK4k2J>e>N_jF0
Z174 VzFYd]dHB4JM4S8W50oG131
R4
R35
Z175 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_gmultp2_32x32.v
Z176 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_gmultp2_32x32.v
L0 65
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_fsm
Z177 !s100 kz;_c?2c<`?ad[dlc>1C?2
Z178 I=V3OGm4fY2:?1H]BX2QCR1
Z179 VNbz1ea[elZhL`g55?ER``2
R4
R57
Z180 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_fsm.v
Z181 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_fsm.v
L0 64
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_ram
Z182 !s100 >H>OYC896nZUC2gg<_RE@3
Z183 I_8@bPHKXJ5Cfeae@?G7No0
Z184 V<GLEjl2WB3AA`o5BWT]:@3
R4
R51
Z185 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_ram.v
Z186 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_ram.v
L0 57
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_tag
Z187 !s100 5Tm66AcdXTCK02>3>5P<;1
Z188 I5;U6f[3FSQ2]R=L9C04C11
Z189 VIPDPhl@7oCLj0RN`>2LHW0
R4
R51
Z190 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_tag.v
Z191 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_tag.v
L0 57
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_ic_top
Z192 !s100 eJgQm20f1=e_56znZmnQ63
Z193 I9blLe@?H`FVoBf;`z8Oi`0
Z194 V[3jkfWQiIO_:kFW_FcHnb1
R4
R51
Z195 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_top.v
Z196 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_ic_top.v
L0 56
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_if
Z197 !s100 JEmLSCoc_bWTgP^SWQ63S2
Z198 IF3d;N:Y`o?PnJQz1j9M`^1
Z199 VOf8AcfPbP;Y:hgf]=FJfG3
R4
R35
Z200 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_if.v
Z201 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_if.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_immu_tlb
Z202 !s100 k_OVz]THh6VnjHLc7HS7X2
Z203 I7`g6?YGE7am<?Q6EmSBiY2
Z204 VkFbVEO_UMO7LQNfn_4X>e3
R4
R35
Z205 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_immu_tlb.v
Z206 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_immu_tlb.v
L0 98
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_immu_top
Z207 !s100 4VFUQg5@W[o12JnjE>I1X2
Z208 IRY<2U<EAaieER3:WcBSHQ3
Z209 VKXl>MQ=CjV61WoHffE:Hn2
R4
R5
Z210 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_immu_top.v
Z211 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_immu_top.v
L0 53
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_iwb_biu
Z212 !s100 :JXBB]V^go`CIK5aLomYE3
Z213 Ii`94zgIkR@Z0bQY_^7R0`1
Z214 VC]HBc=2T<QN_aBjVHT<:=3
R4
R5
Z215 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_iwb_biu.v
Z216 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_iwb_biu.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_lsu
Z217 !s100 @UQX;6?IZfBQbnPBaLg0m3
Z218 I1=f;k?Bn4X4VGTfP8aN;Y0
Z219 VV]Nl5De2X2hP_6iec1KXI3
R4
R51
Z220 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_lsu.v
Z221 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_lsu.v
L0 56
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_mem2reg
Z222 !s100 82Fe6D_Td1:@Be^SHoJN@1
Z223 I7<j`]gV81^n;X=A7FLJo40
Z224 Vg@i^J4]FXcJciHCb7UJ[;0
R4
R51
Z225 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_mem2reg.v
Z226 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_mem2reg.v
L0 90
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_mult_mac
Z227 !s100 GY`V^eAU4J8MD92G^749a3
Z228 I[Uid29Ue`6?KJboS^W;>z0
Z229 VWQOGO6WOY071^>oAO@in[1
R4
R35
Z230 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_mult_mac.v
Z231 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_mult_mac.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_operandmuxes
Z232 !s100 ;aLUOz3iDc3fYD3]gGz6X2
Z233 I>Vd=PA2`NO01VY=FAYkDF2
Z234 VhUP`;h6:H95MIR1DoBG>i3
R4
R35
Z235 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_operandmuxes.v
Z236 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_operandmuxes.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_pic
Z237 !s100 c[SkK?1cKN4WElk77MdoO3
Z238 IKB_jR1Q:z75Uo0TlcUHBT3
Z239 VOna>C3cS^e`:2;jY27b4A1
R4
R35
Z240 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_pic.v
Z241 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_pic.v
L0 53
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_pm
Z242 !s100 a0KTM=U^hhVMJAOFU@Vk]3
Z243 IjGf?:<6D`eIlHm13Y;o6z0
Z244 VdP2ng^A;j7@k[Bjhi;IS:3
R4
R51
Z245 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_pm.v
Z246 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_pm.v
L0 75
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_qmem_top
Z247 !s100 M1;h@M4]zNF`97Iog4fb83
Z248 If]a15P:Q;]JdG>O5i8;YZ2
Z249 VD]@O0K:?:LMEZdBVeAG]40
R4
R5
Z250 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_qmem_top.v
Z251 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_qmem_top.v
L0 87
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_reg2mem
Z252 !s100 4R3WbVgSL=YnPT@T2TBnM3
Z253 IWV6H?fT7^V0M>WGFblMaC3
Z254 VTelm16l;^:PgclWjKNL<d3
R4
R51
Z255 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_reg2mem.v
Z256 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_reg2mem.v
L0 81
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_rf
Z257 !s100 l[;A6<6`N@Y@KVWk`Ol;J0
Z258 IXDWNAl^8AMg^5X`N6HoKF3
Z259 V>1zTISBd>Wn373EJjS1bl0
R4
R51
Z260 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_rf.v
Z261 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_rf.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_rfram_generic
Z262 !s100 U8T2z]hG06odfh^YZ]IFY2
Z263 I5jeZ5aMP5_L;`j^Hi5h@P3
Z264 VDC=2[omB>n>OHo1V5n?Dz2
R4
R57
Z265 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_rfram_generic.v
Z266 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_rfram_generic.v
L0 67
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sb
Z267 !s100 <JDWAF?Wie?ff=<BJSK1D2
Z268 IC[bXXTjfQTlkLl]ANigB^3
Z269 VG7zEmLF;j>SiHO0m734f^2
R4
R5
Z270 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sb.v
Z271 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sb.v
L0 55
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sb_fifo
Z272 !s100 9g@JbGEN=J7b0P43Z7L>M3
Z273 I6_<Kgz=HL7oAi6^R[5TRX2
Z274 VlB2cGcX=8d^hH>fh9jjQ>1
R4
R5
Z275 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sb_fifo.v
Z276 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sb_fifo.v
L0 66
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sopc
Z277 !s100 M9W?zk2C3Ro^jgS@QcFK<0
Z278 IoHP9zQz5CV]NV@ZTUEPog3
Z279 V8F4RoZ4gZ_8c3GE?XQ[NQ2
R4
Z280 w1357647975
Z281 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sopc.v
Z282 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sopc.v
L0 1
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram
Z283 !s100 1i][Hm:0H`m^<lSaX@0Q>1
Z284 IN603PoDB:6j8:=U7nz[CR3
Z285 V1K0UcVA4m2eMJ8;^jeCzG1
R4
Z286 w1358228928
Z287 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram.v
Z288 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_1024x32
Z289 !s100 :kn0oG_LNIM8OQLce5Wlc1
Z290 IVJCI7XjJNXzZkIEZ5;S4J0
Z291 VSRzA0DiQhZ[b:2n00=_]f2
R4
R35
Z292 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_1024x32.v
Z293 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_1024x32.v
Z294 L0 120
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_1024x32_bw
Z295 !s100 EWi_=MAg5MQ]fe9GJWA?F3
Z296 IGZjkLK47g?T:SI4>XPHkI1
Z297 VehEmU3Y<RlYAzUBl0_D@R1
R4
R57
Z298 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_1024x32_bw.v
Z299 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_1024x32_bw.v
L0 89
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_1024x8
Z300 !s100 I;V3`SIgCggFOiaO[3jUf0
Z301 ICY<GjLA[8Eo6Y4O=lMN4N2
Z302 Vh;e^z2MING7M_0FDbAST52
R4
R114
Z303 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_1024x8.v
Z304 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_1024x8.v
Z305 L0 117
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_128x32
Z306 !s100 aYU0=AigfVJWjfJPPn>PZ1
Z307 IP141bg_1nf>l;GBiR6H`_1
Z308 VPgj3^>SjM8bd=7V;Fd8K00
R4
R35
Z309 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_128x32.v
Z310 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_128x32.v
L0 84
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_2048x32
Z311 !s100 8zIa0]?<FIBHoC_QEC_5:2
Z312 I4[ii;[KlECVnWCE:h7@<d3
Z313 VbiBjm@fSJI81kH;_FNeZC0
R4
Z314 w1358942141
Z315 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_2048x32.v
Z316 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_2048x32.v
R294
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_2048x32_bw
Z317 !s100 E^_Id_AD?hC=;GG0IoCJT2
Z318 IijA8C=IDS;>V6>hU;l5;O3
Z319 VGR?T<;;@hkkY8;9>BT2053
R4
R5
Z320 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_2048x32_bw.v
Z321 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_2048x32_bw.v
L0 92
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_2048x8
Z322 !s100 4TcAm679a>nPj6AEX<BXM0
Z323 IXgYZh9D_TT]N_IcMZK]^P0
Z324 VDYUPKQe7LDUNP7PkG5n=;1
R4
R51
Z325 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_2048x8.v
Z326 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_2048x8.v
R305
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_256x21
Z327 !s100 le=zmzFNOR[`nBeXHnZHS2
Z328 IOM[5hk1Ha?NS?_H<_SPmk2
Z329 VEh3YLVi]8P@<ga?95:Vo`2
R4
R51
Z330 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_256x21.v
Z331 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_256x21.v
Z332 L0 126
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_32_bw
Z333 !s100 liPWGJf8IJlEA[A?VzS913
Z334 IL8cKlYVe_gbdR=ck@z=_<2
Z335 V720EV<dUUVANVFooVGT1]2
R4
R57
Z336 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_32_bw.v
Z337 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_32_bw.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_32x24
Z338 !s100 0Mn`zz<_EPI^Yb<^7H3`[0
Z339 I;?K5UiR>YFNHO0SGB8G0]1
Z340 V>M?bDAUY`j4MnV;KPjBdK3
R4
R35
Z341 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_32x24.v
Z342 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_32x24.v
L0 88
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_512x20
Z343 !s100 1GDfGzD_M8DFBLb_NF?Lk2
Z344 IhiTi9UM?ge8ij:LTVcV<V1
Z345 V8bl]mT1f8Ij3lLQWDj5W@2
R4
R57
Z346 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_512x20.v
Z347 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_512x20.v
Z348 L0 123
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_64x14
Z349 !s100 9BeDQc^a=>OFoiMNA9:XC1
Z350 IkZ@kU_DIf?a6VPKEna_L90
Z351 VQ9gg_U1EK]7W_6117^STL1
R4
R57
Z352 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_64x14.v
Z353 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_64x14.v
R305
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_64x22
Z354 !s100 16_WAbNSg6?nn=SJLOAeg2
Z355 Id3G?OVYIT:HJWj1Jk?IWn1
Z356 VlVPmSnEYb8S0^zbZN`9m_3
R4
R35
Z357 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_64x22.v
Z358 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_64x22.v
R305
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_spram_64x24
Z359 !s100 @P]<8i5d7RazAh43X2Z=O1
Z360 IH<2Y<aI=Z<<K`;4gD3eTT3
Z361 V;WZTl=bh?FSE=e:bJhAOW0
R4
R35
Z362 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_64x24.v
Z363 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_spram_64x24.v
R294
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sprs
Z364 !s100 Sg6g;]Tl7JDn[M8GPOmRA0
Z365 IYeVBgHl>:Gj@5cLY^6?>Z0
Z366 VJOiOoaXG]ZM7GfS@JB:kF2
R4
R5
Z367 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sprs.v
Z368 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_sprs.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_sys
Z369 !s100 ?k^`cCXnSdPO`d1>hKnhB0
Z370 IbBQULb@I:b0LAa9GQ6E893
Z371 VaIG0JMc9TTOYDeNY98>@L1
Z372 dF:\VerilogHDL\BOOK\Chapter11
Z373 w1357644863
Z374 8F:/VerilogHDL/BOOK/Chapter11/or1200_sopc.v
Z375 FF:/VerilogHDL/BOOK/Chapter11/or1200_sopc.v
L0 1
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_tb
Z376 !s100 [NG[4ElnCd4SHX^kQL1682
Z377 IXb8GDERo8^4OPAZJ9QF3=2
Z378 V?zL4?=9BobeU8kjlfTf:E2
R4
Z379 w1358945252
Z380 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_tb.v
Z381 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_tb.v
L0 3
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_top
Z382 !s100 zTbVF5T^1iO37o?]ZAe<>0
Z383 IJ_I>XG^RILb0nSNaeA2G[2
Z384 Vn7@aYn=dLX7@?V6JhMNzk3
R4
R57
Z385 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_top.v
Z386 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_top.v
L0 57
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_tpram_32x32
Z387 !s100 zlOA<LPG6OVc@z^^70da70
Z388 Im0bmb]:m9goCcOG>O8aDZ1
Z389 VLcz6>>ajKeUKJXbXZJESz3
R4
R51
Z390 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_tpram_32x32.v
Z391 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_tpram_32x32.v
Z392 L0 110
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_tt
Z393 !s100 kg[[34O2X[M]Bi5fAANYl3
Z394 I0BZ6X7;_I1GcJ;Fn>6c?S3
Z395 V`UA2E2Tl_>eIS3e2Q0LU_3
R4
R5
Z396 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_tt.v
Z397 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_tt.v
L0 50
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_wb_biu
Z398 !s100 KKYF?MHiLLa3j=25dI>N02
Z399 I[NY]0ZIDNCj>WOm?S02M21
Z400 VN@m5FlK=Aai:zW?0^kj]U3
R4
Z401 w1357655419
Z402 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_wb_biu.v
Z403 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_wb_biu.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vor1200_wbmux
Z404 !s100 5f>gXcSzE74Kfm2L59NgA2
Z405 IobFe=iZOgf7XVG6SV00kJ1
Z406 VWC2=C94J33kMigHd4JX9O1
R4
R35
Z407 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_wbmux.v
Z408 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/or1200_wbmux.v
L0 54
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vram
Z409 !s100 HG9k>X>TzmMKR8TzmoF5<3
Z410 IXG5KoISYa[77`oSN6aMCB0
Z411 Vg@BiDdYj=5K4Y8[@n0=1;3
R4
Z412 w1358957097
Z413 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/ram.v
Z414 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/ram.v
L0 5
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vram_top
Z415 !s100 =1T=Tk9kdiVOf4AUHM]1Q0
Z416 IlJmP@_P:4]m:1_C0BAa?82
Z417 VeO=A<>GD8LGEmGffeO^Zi0
R4
Z418 w1357884774
Z419 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/ram_top.v
Z420 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/ram_top.v
L0 1
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conbus_arb
Z421 !s100 XboNI<DOAB1`kL85BH=?g3
Z422 IJKmo[n5oWdzE=DDCmQh2?0
Z423 VOF=e2VIfMm0M>85lmmo4^3
R372
Z424 w1352874424
Z425 8F:/VerilogHDL/BOOK/Chapter11/wb_conbus_arb.v
Z426 FF:/VerilogHDL/BOOK/Chapter11/wb_conbus_arb.v
L0 50
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conbus_top
Z427 !s100 OHBfgd:?eQ:SVJEmQFo5i3
Z428 Ij]aBNZzG<AfT:FZneoCkj3
Z429 VF;<ibHh9N4>NoE_E<z8PC1
R372
R424
Z430 8F:/VerilogHDL/BOOK/Chapter11/wb_conbus_top.v
Z431 FF:/VerilogHDL/BOOK/Chapter11/wb_conbus_top.v
L0 60
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_arb
Z432 !s100 FMe^33Y`BaL?iLFhf;_4h3
Z433 In;30eXWzQf1V=YYh2^OFF0
Z434 VF=fGjga]984cd;B;1]VU00
R4
Z435 w1033623610
Z436 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_arb.v
Z437 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_arb.v
L0 63
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_master_if
Z438 !s100 P>NZEBVn2EnJMO1KLAX_C3
Z439 Ib6_iAhDTT333F7g`SH46f1
Z440 VOYYXamGiadMfDl[BfM2^>3
R4
R435
Z441 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_master_if.v
Z442 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_master_if.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_msel
Z443 !s100 8:]WZ:hWQLSS:`G4RV@Hg0
Z444 I:lNon[DIfVAZj^k7CB4a`1
Z445 V@:kA`5bNEf;=_F0i[ah2T2
R4
R435
Z446 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_msel.v
Z447 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_msel.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_pri_dec
Z448 !s100 iTRTbH6GU7B[W2Z^W=5=P1
Z449 I3_Jo;_Bi8PVcHPAEaC6=H0
Z450 VC<zoDbKonJc<8:;b[iU=31
R4
R435
Z451 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_pri_dec.v
Z452 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_pri_dec.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_pri_enc
Z453 !s100 GLV]UKOa5nH;bMg`z4RU_0
Z454 Ik8KDEOWmmAbjU8TEoWbX02
Z455 V>Bi1O?UW>EH>EWi6Vzc523
R4
R435
Z456 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_pri_enc.v
Z457 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_pri_enc.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_rf
Z458 !s100 AB3G9Eh^U@;<9@Kd:i1GG2
Z459 IaH6cLOC[HBI4[nO2biUE@0
Z460 VEl<a8i<?W2VUY3NmGbDnS1
R4
R435
Z461 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_rf.v
Z462 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_rf.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_slave_if
Z463 !s100 VeZlUbL]kX>VTgNc?]E9f0
Z464 Ia;iNGcWR^oj^z]h`M]h783
Z465 V1jYdDXhKM3?<HE68_I5]>1
R4
R435
Z466 8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_slave_if.v
Z467 FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_slave_if.v
L0 61
R8
r1
31
R9
R10
!s85 0
!s101 -O0
vwb_conmax_top
Z468 !s100 HJUa:bFf;XbAajhhn^A@H3
Z469 I_PgYem2UeeKOEEQW4O6;01
Z470 VWm[<WY[8IVIak3KB[W[oT3
R4
R435
8F:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_top.v
FF:/VerilogHDL/BOOK/Project/Chapter13/WriteThrough/wb_conmax_top.v
L0 61
R8
r1
!s85 0
31
!s101 -O0
R9
R10
