/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(output)
	(rect 864 232 1040 248)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "value[5..0]" (rect 90 0 143 12)(font "Arial" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 664 296 696 312)
	(text "VCC" (rect 7 0 27 10)(font "Arial" (font_size 6)))
	(text "inst" (rect 3 5 20 17)(font "Arial" )(invisible))
	(port
		(pt 16 16)
		(output)
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(text "1" (rect 19 7 24 19)(font "Courier New" (bold))(invisible))
		(line (pt 16 16)(pt 16 8))
	)
	(drawing
		(line (pt 8 8)(pt 24 8))
	)
)
(symbol
	(rect 688 208 720 240)
	(text "GND" (rect 3 6 24 16)(font "Arial" (font_size 6)))
	(text "inst1" (rect 7 -6 29 11)(font "Intel Clear" )(invisible))
	(port
		(pt 16 32)
		(output)
		(text "1" (rect 18 0 23 12)(font "Courier New" (bold))(invisible))
		(text "1" (rect 9 20 14 32)(font "Courier New" (bold))(invisible))
		(line (pt 16 24)(pt 16 32))
	)
	(drawing
		(line (pt 24 24)(pt 16 16))
		(line (pt 16 16)(pt 8 24))
		(line (pt 24 24)(pt 8 24))
	)
	(rotate180)
)
(connector
	(text "value[5..0]" (rect 786 224 836 241)(font "Intel Clear" ))
	(pt 776 240)
	(pt 864 240)
	(bus)
)
(connector
	(text "value[0]" (rect 714 240 754 257)(font "Intel Clear" ))
	(pt 776 256)
	(pt 704 256)
)
(connector
	(text "value[1]" (rect 714 256 754 273)(font "Intel Clear" ))
	(pt 776 272)
	(pt 704 272)
)
(connector
	(text "value[2]" (rect 714 272 754 289)(font "Intel Clear" ))
	(pt 776 288)
	(pt 704 288)
)
(connector
	(text "value[3]" (rect 714 288 754 305)(font "Intel Clear" ))
	(pt 776 304)
	(pt 704 304)
)
(connector
	(text "value[5]" (rect 714 320 754 337)(font "Intel Clear" ))
	(pt 776 336)
	(pt 704 336)
)
(connector
	(pt 776 240)
	(pt 776 256)
	(bus)
)
(connector
	(pt 776 256)
	(pt 776 272)
	(bus)
)
(connector
	(pt 776 272)
	(pt 776 288)
	(bus)
)
(connector
	(pt 776 288)
	(pt 776 304)
	(bus)
)
(connector
	(pt 776 336)
	(pt 776 352)
	(bus)
)
(connector
	(pt 704 256)
	(pt 704 240)
)
(connector
	(pt 704 272)
	(pt 704 256)
)
(connector
	(pt 704 288)
	(pt 704 272)
)
(connector
	(pt 704 336)
	(pt 704 304)
)
(connector
	(pt 704 304)
	(pt 704 288)
)
(connector
	(text "value[4]" (rect 714 304 754 321)(font "Intel Clear" ))
	(pt 680 320)
	(pt 776 320)
)
(connector
	(pt 680 320)
	(pt 680 312)
)
(connector
	(pt 776 304)
	(pt 776 320)
	(bus)
)
(connector
	(pt 776 320)
	(pt 776 336)
	(bus)
)
(junction (pt 776 256))
(junction (pt 776 272))
(junction (pt 776 288))
(junction (pt 776 304))
(junction (pt 776 320))
(junction (pt 776 336))
(junction (pt 704 256))
(junction (pt 704 272))
(junction (pt 704 288))
(junction (pt 704 304))
