
build/output.elf:     file format elf32-littlearm


Disassembly of section .text:

00008000 <_start>:
    8000:	e3a0d902 	mov	sp, #32768	; 0x8000
    8004:	eaffffff 	b	8008 <_bss_clear>

00008008 <_bss_clear>:
    8008:	e92d0007 	push	{r0, r1, r2}
    800c:	e59f0024 	ldr	r0, [pc, #36]	; 8038 <_inf_loop+0x4>
    8010:	e59f2024 	ldr	r2, [pc, #36]	; 803c <_inf_loop+0x8>
    8014:	e3a01000 	mov	r1, #0

00008018 <clearBSS$>:
    8018:	e5801000 	str	r1, [r0]
    801c:	e2800001 	add	r0, r0, #1
    8020:	e1500002 	cmp	r0, r2
    8024:	dafffffb 	ble	8018 <clearBSS$>
    8028:	e8bd0007 	pop	{r0, r1, r2}
    802c:	ea000003 	b	8040 <kernel_main>
    8030:	eaffffff 	b	8034 <_inf_loop>

00008034 <_inf_loop>:
    8034:	eafffffe 	b	8034 <_inf_loop>
    8038:	00008118 	andeq	r8, r0, r8, lsl r1
    803c:	0000811c 	andeq	r8, r0, ip, lsl r1

00008040 <kernel_main>:
    8040:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
    8044:	e28db000 	add	fp, sp, #0
    8048:	e59f30b8 	ldr	r3, [pc, #184]	; 8108 <kernel_main+0xc8>
    804c:	e5933000 	ldr	r3, [r3]
    8050:	e2833010 	add	r3, r3, #16
    8054:	e59f20ac 	ldr	r2, [pc, #172]	; 8108 <kernel_main+0xc8>
    8058:	e5922000 	ldr	r2, [r2]
    805c:	e2822010 	add	r2, r2, #16
    8060:	e5922000 	ldr	r2, [r2]
    8064:	e3822902 	orr	r2, r2, #32768	; 0x8000
    8068:	e5832000 	str	r2, [r3]
    806c:	e59f3098 	ldr	r3, [pc, #152]	; 810c <kernel_main+0xcc>
    8070:	e3a02000 	mov	r2, #0
    8074:	e5832000 	str	r2, [r3]
    8078:	ea000004 	b	8090 <kernel_main+0x50>
    807c:	e59f3088 	ldr	r3, [pc, #136]	; 810c <kernel_main+0xcc>
    8080:	e5933000 	ldr	r3, [r3]
    8084:	e2833001 	add	r3, r3, #1
    8088:	e59f207c 	ldr	r2, [pc, #124]	; 810c <kernel_main+0xcc>
    808c:	e5823000 	str	r3, [r2]
    8090:	e59f3074 	ldr	r3, [pc, #116]	; 810c <kernel_main+0xcc>
    8094:	e5933000 	ldr	r3, [r3]
    8098:	e59f2070 	ldr	r2, [pc, #112]	; 8110 <kernel_main+0xd0>
    809c:	e1530002 	cmp	r3, r2
    80a0:	9afffff5 	bls	807c <kernel_main+0x3c>
    80a4:	e59f305c 	ldr	r3, [pc, #92]	; 8108 <kernel_main+0xc8>
    80a8:	e5933000 	ldr	r3, [r3]
    80ac:	e283302c 	add	r3, r3, #44	; 0x2c
    80b0:	e3a02902 	mov	r2, #32768	; 0x8000
    80b4:	e5832000 	str	r2, [r3]
    80b8:	e59f304c 	ldr	r3, [pc, #76]	; 810c <kernel_main+0xcc>
    80bc:	e3a02000 	mov	r2, #0
    80c0:	e5832000 	str	r2, [r3]
    80c4:	ea000004 	b	80dc <kernel_main+0x9c>
    80c8:	e59f303c 	ldr	r3, [pc, #60]	; 810c <kernel_main+0xcc>
    80cc:	e5933000 	ldr	r3, [r3]
    80d0:	e2833001 	add	r3, r3, #1
    80d4:	e59f2030 	ldr	r2, [pc, #48]	; 810c <kernel_main+0xcc>
    80d8:	e5823000 	str	r3, [r2]
    80dc:	e59f3028 	ldr	r3, [pc, #40]	; 810c <kernel_main+0xcc>
    80e0:	e5933000 	ldr	r3, [r3]
    80e4:	e59f2024 	ldr	r2, [pc, #36]	; 8110 <kernel_main+0xd0>
    80e8:	e1530002 	cmp	r3, r2
    80ec:	9afffff5 	bls	80c8 <kernel_main+0x88>
    80f0:	e59f3010 	ldr	r3, [pc, #16]	; 8108 <kernel_main+0xc8>
    80f4:	e5933000 	ldr	r3, [r3]
    80f8:	e2833020 	add	r3, r3, #32
    80fc:	e3a02902 	mov	r2, #32768	; 0x8000
    8100:	e5832000 	str	r2, [r3]
    8104:	eaffffd8 	b	806c <kernel_main+0x2c>
    8108:	00008114 	andeq	r8, r0, r4, lsl r1
    810c:	00008118 	andeq	r8, r0, r8, lsl r1
    8110:	0007a11f 	andeq	sl, r7, pc, lsl r1

Disassembly of section .data:

00008114 <__data_start>:
    8114:	20200000 	eorcs	r0, r0, r0

Disassembly of section .bss:

00008118 <__bss_start>:
    8118:	00000000 	andeq	r0, r0, r0

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_stack+0x1050d24>
   4:	35312820 	ldrcc	r2, [r1, #-2080]!	; 0xfffff7e0
   8:	392e343a 	stmdbcc	lr!, {r1, r3, r4, r5, sl, ip, sp}
   c:	732b332e 			; <UNDEFINED> instruction: 0x732b332e
  10:	33326e76 	teqcc	r2, #1888	; 0x760
  14:	37373131 			; <UNDEFINED> instruction: 0x37373131
  18:	2029312d 	eorcs	r3, r9, sp, lsr #2
  1c:	2e392e34 	mrccs	14, 1, r2, cr9, cr4, {1}
  20:	30322033 	eorscc	r2, r2, r3, lsr r0
  24:	35303531 	ldrcc	r3, [r0, #-1329]!	; 0xfffffacf
  28:	28203932 	stmdacs	r0!, {r1, r4, r5, r8, fp, ip, sp}
  2c:	72657270 	rsbvc	r7, r5, #112, 4
  30:	61656c65 	cmnvs	r5, r5, ror #24
  34:	00296573 	eoreq	r6, r9, r3, ror r5

Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	00008040 	andeq	r8, r0, r0, asr #32
  14:	000000d4 	ldrdeq	r0, [r0], -r4
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	006b0002 	rsbeq	r0, fp, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	00008000 	andeq	r8, r0, r0
  34:	00000040 	andeq	r0, r0, r0, asr #32
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000067 	andeq	r0, r0, r7, rrx
   4:	00000004 	andeq	r0, r0, r4
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	00008001 	andeq	r8, r0, r1
  14:	00009000 	andeq	r9, r0, r0
  18:	00804000 	addeq	r4, r0, r0
  1c:	0000d400 	andeq	sp, r0, r0, lsl #8
  20:	00000000 	andeq	r0, r0, r0
  24:	00670200 	rsbeq	r0, r7, r0, lsl #4
  28:	06010000 	streq	r0, [r1], -r0
  2c:	00008040 	andeq	r8, r0, r0, asr #32
  30:	000000d4 	ldrdeq	r0, [r0], -r4
  34:	d1039c01 	tstle	r3, r1, lsl #24
  38:	01000000 	mrseq	r0, (UNDEF: 0)
  3c:	00004703 	andeq	r4, r0, r3, lsl #14
  40:	14030500 	strne	r0, [r3], #-1280	; 0xfffffb00
  44:	04000081 	streq	r0, [r0], #-129	; 0xffffff7f
  48:	00004d04 	andeq	r4, r0, r4, lsl #26
  4c:	00520500 	subseq	r0, r2, r0, lsl #10
  50:	04060000 	streq	r0, [r6], #-0
  54:	00007307 	andeq	r7, r0, r7, lsl #6
  58:	69740700 	ldmdbvs	r4!, {r8, r9, sl}^
  5c:	0501006d 	streq	r0, [r1, #-109]	; 0xffffff93
  60:	0000004d 	andeq	r0, r0, sp, asr #32
  64:	81180305 	tsthi	r8, r5, lsl #6
  68:	75000000 	strvc	r0, [r0, #-0]
  6c:	02000000 	andeq	r0, r0, #0
  70:	00006700 	andeq	r6, r0, r0, lsl #14
  74:	5c010400 	cfstrspl	mvf0, [r1], {-0}
  78:	00000000 	andeq	r0, r0, r0
  7c:	40000080 	andmi	r0, r0, r0, lsl #1
  80:	73000080 	movwvc	r0, #128	; 0x80
  84:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  88:	53632f65 	cmnpl	r3, #404	; 0x194
  8c:	74726174 	ldrbtvc	r6, [r2], #-372	; 0xfffffe8c
  90:	732e7075 			; <UNDEFINED> instruction: 0x732e7075
  94:	6f682f00 	svcvs	0x00682f00
  98:	632f656d 			; <UNDEFINED> instruction: 0x632f656d
  9c:	6d6e6968 	stclvs	9, cr6, [lr, #-416]!	; 0xfffffe60
  a0:	442f7961 	strtmi	r7, [pc], #-2401	; a8 <_start-0x7f58>
  a4:	746b7365 	strbtvc	r7, [fp], #-869	; 0xfffffc9b
  a8:	722f706f 	eorvc	r7, pc, #111	; 0x6f
  ac:	65516970 	ldrbvs	r6, [r1, #-2416]	; 0xfffff690
  b0:	6d2f756d 	cfstr32vs	mvfx7, [pc, #-436]!	; ffffff04 <_stack+0xfff7ff04>
  b4:	736f2d79 	cmnvc	pc, #7744	; 0x1e40
  b8:	6544632f 	strbvs	r6, [r4, #-815]	; 0xfffffcd1
  bc:	61766972 	cmnvs	r6, r2, ror r9
  c0:	6e6f6974 	mcrvs	9, 3, r6, cr15, cr4, {3}
  c4:	6854664f 	ldmdavs	r4, {r0, r1, r2, r3, r6, r9, sl, sp, lr}^
  c8:	2f657365 	svccs	0x00657365
  cc:	6e696c62 	cdpvs	12, 6, cr6, cr9, cr2, {3}
  d0:	6e49326b 	cdpvs	2, 4, cr3, cr9, cr11, {3}
  d4:	4e470043 	cdpmi	0, 4, cr0, cr7, cr3, {2}
  d8:	53412055 	movtpl	r2, #4181	; 0x1055
  dc:	322e3220 	eorcc	r3, lr, #32, 4
  e0:	80010036 	andhi	r0, r1, r6, lsr r0

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
   4:	030b130e 	movweq	r1, #45838	; 0xb30e
   8:	110e1b0e 	tstne	lr, lr, lsl #22
   c:	10061201 	andne	r1, r6, r1, lsl #4
  10:	02000017 	andeq	r0, r0, #23
  14:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  18:	0b3a0e03 	bleq	e8382c <_stack+0xe0382c>
  1c:	01110b3b 	tsteq	r1, fp, lsr fp
  20:	18400612 	stmdane	r0, {r1, r4, r9, sl}^
  24:	00194297 	mulseq	r9, r7, r2
  28:	00340300 	eorseq	r0, r4, r0, lsl #6
  2c:	0b3a0e03 	bleq	e83840 <_stack+0xe03840>
  30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  34:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  38:	0f040000 	svceq	0x00040000
  3c:	490b0b00 	stmdbmi	fp, {r8, r9, fp}
  40:	05000013 	streq	r0, [r0, #-19]	; 0xffffffed
  44:	13490035 	movtne	r0, #36917	; 0x9035
  48:	24060000 	strcs	r0, [r6], #-0
  4c:	3e0b0b00 	vmlacc.f64	d0, d11, d0
  50:	000e030b 	andeq	r0, lr, fp, lsl #6
  54:	00340700 	eorseq	r0, r4, r0, lsl #14
  58:	0b3a0803 	bleq	e8206c <_stack+0xe0206c>
  5c:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  60:	1802193f 	stmdane	r2, {r0, r1, r2, r3, r4, r5, r8, fp, ip}
  64:	01000000 	mrseq	r0, (UNDEF: 0)
  68:	06100011 			; <UNDEFINED> instruction: 0x06100011
  6c:	01120111 	tsteq	r2, r1, lsl r1
  70:	081b0803 	ldmdaeq	fp, {r0, r1, fp}
  74:	05130825 	ldreq	r0, [r3, #-2085]	; 0xfffff7db
  78:	Address 0x0000000000000078 is out of bounds.


Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000058 	andeq	r0, r0, r8, asr r0
   4:	00260002 	eoreq	r0, r6, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	73010000 	movwvc	r0, #4096	; 0x1000
  1c:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  20:	62000065 	andvs	r0, r0, #101	; 0x65
  24:	6b6e696c 	blvs	1b9a5dc <_stack+0x1b1a5dc>
  28:	00632e32 	rsbeq	r2, r3, r2, lsr lr
  2c:	00000001 	andeq	r0, r0, r1
  30:	40020500 	andmi	r0, r2, r0, lsl #10
  34:	17000080 	strne	r0, [r0, -r0, lsl #1]
  38:	0024084d 	eoreq	r0, r4, sp, asr #16
  3c:	06030402 	streq	r0, [r3], -r2, lsl #8
  40:	04020082 	streq	r0, [r2], #-130	; 0xffffff7e
  44:	a0069e01 	andge	r9, r6, r1, lsl #28
  48:	040200a0 	streq	r0, [r2], #-160	; 0xffffff60
  4c:	00820603 	addeq	r0, r2, r3, lsl #12
  50:	9e010402 	cdpls	4, 0, cr0, cr1, cr2, {0}
  54:	029fa006 	addseq	sl, pc, #6
  58:	01010008 	tsteq	r1, r8
  5c:	0000004c 	andeq	r0, r0, ip, asr #32
  60:	00280002 	eoreq	r0, r8, r2
  64:	01020000 	mrseq	r0, (UNDEF: 2)
  68:	000d0efb 	strdeq	r0, [sp], -fp
  6c:	01010101 	tsteq	r1, r1, lsl #2
  70:	01000000 	mrseq	r0, (UNDEF: 0)
  74:	73010000 	movwvc	r0, #4096	; 0x1000
  78:	6372756f 	cmnvs	r2, #465567744	; 0x1bc00000
  7c:	63000065 	movwvs	r0, #101	; 0x65
  80:	72617453 	rsbvc	r7, r1, #1392508928	; 0x53000000
  84:	2e707574 	mrccs	5, 3, r7, cr0, cr4, {3}
  88:	00010073 	andeq	r0, r1, r3, ror r0
  8c:	05000000 	streq	r0, [r0, #-0]
  90:	00800002 	addeq	r0, r0, r2
  94:	33301700 	teqcc	r0, #0, 14
  98:	31302f2f 	teqcc	r0, pc, lsr #30
  9c:	302f2f2f 	eorcc	r2, pc, pc, lsr #30
  a0:	0333302f 	teqeq	r3, #47	; 0x2f
  a4:	022f2e6d 	eoreq	r2, pc, #1744	; 0x6d0
  a8:	01010002 	tsteq	r1, r2

Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	00000014 	andeq	r0, r0, r4, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	00008040 	andeq	r8, r0, r0, asr #32
  1c:	000000d4 	ldrdeq	r0, [r0], -r4
  20:	8b040e42 	blhi	103930 <_stack+0x83930>
  24:	0b0d4201 	bleq	350830 <_stack+0x2d0830>

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	20554e47 	subscs	r4, r5, r7, asr #28
   4:	2e342043 	cdpcs	0, 3, cr2, cr4, cr3, {2}
   8:	20332e39 	eorscs	r2, r3, r9, lsr lr
   c:	35313032 	ldrcc	r3, [r1, #-50]!	; 0xffffffce
  10:	39323530 	ldmdbcc	r2!, {r4, r5, r8, sl, ip, sp}
  14:	72702820 	rsbsvc	r2, r0, #32, 16	; 0x200000
  18:	6c657265 	sfmvs	f7, 2, [r5], #-404	; 0xfffffe6c
  1c:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  20:	6d2d2029 	stcvs	0, cr2, [sp, #-164]!	; 0xffffff5c
  24:	3d757066 	ldclcc	0, cr7, [r5, #-408]!	; 0xfffffe68
  28:	20706676 	rsbscs	r6, r0, r6, ror r6
  2c:	6c666d2d 	stclvs	13, cr6, [r6], #-180	; 0xffffff4c
  30:	2d74616f 	ldfcse	f6, [r4, #-444]!	; 0xfffffe44
  34:	3d696261 	sfmcc	f6, 2, [r9, #-388]!	; 0xfffffe7c
  38:	64726168 	ldrbtvs	r6, [r2], #-360	; 0xfffffe98
  3c:	616d2d20 	cmnvs	sp, r0, lsr #26
  40:	3d686372 	stclcc	3, cr6, [r8, #-456]!	; 0xfffffe38
  44:	766d7261 	strbtvc	r7, [sp], -r1, ror #4
  48:	206b7a36 	rsbcs	r7, fp, r6, lsr sl
  4c:	75746d2d 	ldrbvc	r6, [r4, #-3373]!	; 0xfffff2d3
  50:	613d656e 	teqvs	sp, lr, ror #10
  54:	31316d72 	teqcc	r1, r2, ror sp
  58:	7a6a3637 	bvc	1a8d93c <_stack+0x1a0d93c>
  5c:	20732d66 	rsbscs	r2, r3, r6, ror #26
  60:	2d20672d 	stccs	7, cr6, [r0, #-180]!	; 0xffffff4c
  64:	6b00304f 	blvs	c1a8 <__bss_end__+0x408c>
  68:	656e7265 	strbvs	r7, [lr, #-613]!	; 0xfffffd9b
  6c:	616d5f6c 	cmnvs	sp, ip, ror #30
  70:	75006e69 	strvc	r6, [r0, #-3689]	; 0xfffff197
  74:	6769736e 	strbvs	r7, [r9, -lr, ror #6]!
  78:	2064656e 	rsbcs	r6, r4, lr, ror #10
  7c:	00746e69 	rsbseq	r6, r4, r9, ror #28
  80:	72756f73 	rsbsvc	r6, r5, #460	; 0x1cc
  84:	622f6563 	eorvs	r6, pc, #415236096	; 0x18c00000
  88:	6b6e696c 	blvs	1b9a640 <_stack+0x1b1a640>
  8c:	00632e32 	rsbeq	r2, r3, r2, lsr lr
  90:	6d6f682f 	stclvs	8, cr6, [pc, #-188]!	; ffffffdc <_stack+0xfff7ffdc>
  94:	68632f65 	stmdavs	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp}^
  98:	616d6e69 	cmnvs	sp, r9, ror #28
  9c:	65442f79 	strbvs	r2, [r4, #-3961]	; 0xfffff087
  a0:	6f746b73 	svcvs	0x00746b73
  a4:	70722f70 	rsbsvc	r2, r2, r0, ror pc
  a8:	6d655169 	stfvse	f5, [r5, #-420]!	; 0xfffffe5c
  ac:	796d2f75 	stmdbvc	sp!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, sp}^
  b0:	2f736f2d 	svccs	0x00736f2d
  b4:	72654463 	rsbvc	r4, r5, #1660944384	; 0x63000000
  b8:	74617669 	strbtvc	r7, [r1], #-1641	; 0xfffff997
  bc:	4f6e6f69 	svcmi	0x006e6f69
  c0:	65685466 	strbvs	r5, [r8, #-1126]!	; 0xfffffb9a
  c4:	622f6573 	eorvs	r6, pc, #482344960	; 0x1cc00000
  c8:	6b6e696c 	blvs	1b9a680 <_stack+0x1b1a680>
  cc:	436e4932 	cmnmi	lr, #819200	; 0xc8000
  d0:	69706700 	ldmdbvs	r0!, {r8, r9, sl, sp, lr}^
  d4:	Address 0x00000000000000d4 is out of bounds.


Disassembly of section .ARM.attributes:

00000000 <_stack-0x80000>:
   0:	00003041 	andeq	r3, r0, r1, asr #32
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000026 	andeq	r0, r0, r6, lsr #32
  10:	4b5a3605 	blmi	168d82c <_stack+0x160d82c>
  14:	08070600 	stmdaeq	r7, {r9, sl}
  18:	0a010901 	beq	42424 <__bss_end__+0x3a308>
  1c:	14041202 	strne	r1, [r4], #-514	; 0xfffffdfe
  20:	17011501 	strne	r1, [r1, -r1, lsl #10]
  24:	1a011803 	bne	46038 <__bss_end__+0x3df1c>
  28:	1e011c01 	cdpne	12, 0, cr1, cr1, cr1, {0}
  2c:	44012206 	strmi	r2, [r1], #-518	; 0xfffffdfa
  30:	Address 0x0000000000000030 is out of bounds.

