{
  "Top": "ModelComposerDesign",
  "RtlTop": "ModelComposerDesign",
  "RtlPrefix": "",
  "RtlSubPrefix": "",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k325t",
    "Package": "-ffg900",
    "Speed": "-2",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "Image_in": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<unsigned char, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "Image_in",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "Edge_out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "Edge_out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_rtl -module_auto_prefix=0",
      "config_export -format=sysgen"
    ],
    "DirectiveTcl": ["set_directive_top ModelComposerDesign -name ModelComposerDesign"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "ModelComposerDesign"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "1.35",
    "IsCombinational": "0",
    "II": "20688",
    "Latency": "20690"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "ModelComposerDesign",
    "Version": "1.0",
    "DisplayName": "Modelcomposerdesign",
    "Revision": "",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_ModelComposerDesign_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/ModelComposerDesign.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fifo_w1_d3_S.vhd",
      "impl\/vhdl\/fifo_w8_d2_S.vhd",
      "impl\/vhdl\/fifo_w8_d3_S.vhd",
      "impl\/vhdl\/fifo_w16_d2_S.vhd",
      "impl\/vhdl\/fifo_w16_d2_S_x.vhd",
      "impl\/vhdl\/fifo_w16_d3_S.vhd",
      "impl\/vhdl\/flow_control_loop_pipe.vhd",
      "impl\/vhdl\/flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9.vhd",
      "impl\/vhdl\/GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10.vhd",
      "impl\/vhdl\/GradientMag_XMC_120_160_1_s.vhd",
      "impl\/vhdl\/mux_42_8_1_1.vhd",
      "impl\/vhdl\/p31.vhd",
      "impl\/vhdl\/readStream_unsigned_char_s.vhd",
      "impl\/vhdl\/regslice_both.vhd",
      "impl\/vhdl\/Sobel_0_3_0_2_120_160_1_false_s.vhd",
      "impl\/vhdl\/SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7.vhd",
      "impl\/vhdl\/SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8.vhd",
      "impl\/vhdl\/SobelFilter_XMC_120_160_1_s.vhd",
      "impl\/vhdl\/start_for_GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10_U0.vhd",
      "impl\/vhdl\/start_for_GradientMag_XMC_120_160_1_U0.vhd",
      "impl\/vhdl\/start_for_p31_U0.vhd",
      "impl\/vhdl\/start_for_Sobel_0_3_0_2_120_160_1_false_U0.vhd",
      "impl\/vhdl\/start_for_SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8_U0.vhd",
      "impl\/vhdl\/start_for_SobelFilter_XMC_120_160_1_U0.vhd",
      "impl\/vhdl\/start_for_writeStream_bool_U0.vhd",
      "impl\/vhdl\/start_for_xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_U0.vhd",
      "impl\/vhdl\/writeStream_bool_s.vhd",
      "impl\/vhdl\/xFGradientX3x3_0_3_s.vhd",
      "impl\/vhdl\/xFGradientY3x3_0_3_s.vhd",
      "impl\/vhdl\/xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop.vhd",
      "impl\/vhdl\/xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s.vhd",
      "impl\/vhdl\/xFSobel3x3_1_1_0_3_s.vhd",
      "impl\/vhdl\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop.vhd",
      "impl\/vhdl\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop.vhd",
      "impl\/vhdl\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s.vhd",
      "impl\/vhdl\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_buf_V_RAM_S2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/ModelComposerDesign.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fifo_w1_d3_S.v",
      "impl\/verilog\/fifo_w8_d2_S.v",
      "impl\/verilog\/fifo_w8_d3_S.v",
      "impl\/verilog\/fifo_w16_d2_S.v",
      "impl\/verilog\/fifo_w16_d2_S_x.v",
      "impl\/verilog\/fifo_w16_d3_S.v",
      "impl\/verilog\/flow_control_loop_pipe.v",
      "impl\/verilog\/flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9.v",
      "impl\/verilog\/GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10.v",
      "impl\/verilog\/GradientMag_XMC_120_160_1_s.v",
      "impl\/verilog\/hls_deadlock_detection_unit.v",
      "impl\/verilog\/hls_deadlock_detector.vh",
      "impl\/verilog\/hls_deadlock_idx0_monitor.v",
      "impl\/verilog\/hls_deadlock_kernel_monitor_top.vh",
      "impl\/verilog\/hls_deadlock_report_unit.vh",
      "impl\/verilog\/mux_42_8_1_1.v",
      "impl\/verilog\/p31.v",
      "impl\/verilog\/readStream_unsigned_char_s.v",
      "impl\/verilog\/regslice_both.v",
      "impl\/verilog\/Sobel_0_3_0_2_120_160_1_false_s.v",
      "impl\/verilog\/SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7.v",
      "impl\/verilog\/SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8.v",
      "impl\/verilog\/SobelFilter_XMC_120_160_1_s.v",
      "impl\/verilog\/start_for_GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10_U0.v",
      "impl\/verilog\/start_for_GradientMag_XMC_120_160_1_U0.v",
      "impl\/verilog\/start_for_p31_U0.v",
      "impl\/verilog\/start_for_Sobel_0_3_0_2_120_160_1_false_U0.v",
      "impl\/verilog\/start_for_SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8_U0.v",
      "impl\/verilog\/start_for_SobelFilter_XMC_120_160_1_U0.v",
      "impl\/verilog\/start_for_writeStream_bool_U0.v",
      "impl\/verilog\/start_for_xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_U0.v",
      "impl\/verilog\/writeStream_bool_s.v",
      "impl\/verilog\/xFGradientX3x3_0_3_s.v",
      "impl\/verilog\/xFGradientY3x3_0_3_s.v",
      "impl\/verilog\/xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop.v",
      "impl\/verilog\/xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s.v",
      "impl\/verilog\/xFSobel3x3_1_1_0_3_s.v",
      "impl\/verilog\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop.v",
      "impl\/verilog\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop.v",
      "impl\/verilog\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s.v",
      "impl\/verilog\/xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_buf_V_RAM_S2P_BRAM_1R1W.v",
      "impl\/verilog\/ModelComposerDesign.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/ModelComposerDesign.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "Image_in:Edge_out",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "Image_in": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "slave",
      "dataWidth": "8",
      "portPrefix": "Image_in_",
      "ports": [
        "Image_in_TDATA",
        "Image_in_TREADY",
        "Image_in_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Image_in"
        }]
    },
    "Edge_out": {
      "type": "axi4stream",
      "busTypeName": "axis",
      "mode": "master",
      "dataWidth": "8",
      "portPrefix": "Edge_out_",
      "ports": [
        "Edge_out_TDATA",
        "Edge_out_TREADY",
        "Edge_out_TVALID"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "axis",
          "register_option": "0",
          "register_mode": "both",
          "argName": "Edge_out"
        }]
    }
  },
  "RtlPorts": {
    "ap_local_block": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_local_deadlock": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "Image_in_TDATA": {
      "dir": "in",
      "width": "8"
    },
    "Image_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "Image_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "Edge_out_TDATA": {
      "dir": "out",
      "width": "8"
    },
    "Edge_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "Edge_out_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "ModelComposerDesign",
      "Instances": [
        {
          "ModuleName": "readStream_unsigned_char_s",
          "InstanceName": "readStream_unsigned_char_U0"
        },
        {
          "ModuleName": "SobelFilter_XMC_120_160_1_s",
          "InstanceName": "SobelFilter_XMC_120_160_1_U0",
          "Instances": [
            {
              "ModuleName": "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7",
              "InstanceName": "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7_U0"
            },
            {
              "ModuleName": "Sobel_0_3_0_2_120_160_1_false_s",
              "InstanceName": "Sobel_0_3_0_2_120_160_1_false_U0",
              "Instances": [{
                  "ModuleName": "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s",
                  "InstanceName": "grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s_fu_16",
                  "Instances": [
                    {
                      "ModuleName": "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop",
                      "InstanceName": "grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop_fu_134"
                    },
                    {
                      "ModuleName": "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop",
                      "InstanceName": "grp_xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop_fu_144",
                      "Instances": [{
                          "ModuleName": "xFSobel3x3_1_1_0_3_s",
                          "InstanceName": "call_ret_xFSobel3x3_1_1_0_3_s_fu_305",
                          "Instances": [
                            {
                              "ModuleName": "xFGradientX3x3_0_3_s",
                              "InstanceName": "tmp_xFGradientX3x3_0_3_s_fu_72"
                            },
                            {
                              "ModuleName": "xFGradientY3x3_0_3_s",
                              "InstanceName": "tmp_3_xFGradientY3x3_0_3_s_fu_88"
                            }
                          ]
                        }]
                    },
                    {
                      "ModuleName": "xFGradientX3x3_0_3_s",
                      "InstanceName": "tmp_xFGradientX3x3_0_3_s_fu_167"
                    },
                    {
                      "ModuleName": "xFGradientY3x3_0_3_s",
                      "InstanceName": "tmp_2_xFGradientY3x3_0_3_s_fu_180"
                    }
                  ]
                }]
            },
            {
              "ModuleName": "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8",
              "InstanceName": "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8_U0"
            }
          ]
        },
        {
          "ModuleName": "GradientMag_XMC_120_160_1_s",
          "InstanceName": "GradientMag_XMC_120_160_1_U0",
          "Instances": [
            {
              "ModuleName": "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9",
              "InstanceName": "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9_U0"
            },
            {
              "ModuleName": "xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s",
              "InstanceName": "xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_U0",
              "Instances": [{
                  "ModuleName": "xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop",
                  "InstanceName": "grp_xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop_fu_38"
                }]
            },
            {
              "ModuleName": "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10",
              "InstanceName": "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10_U0"
            }
          ]
        },
        {
          "ModuleName": "p31",
          "InstanceName": "p31_U0"
        },
        {
          "ModuleName": "writeStream_bool_s",
          "InstanceName": "writeStream_bool_U0"
        }
      ]
    },
    "Info": {
      "readStream_unsigned_char_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFGradientX3x3_0_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "xFGradientY3x3_0_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "xFSobel3x3_1_1_0_3_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      },
      "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "Sobel_0_3_0_2_120_160_1_false_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "SobelFilter_XMC_120_160_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "GradientMag_XMC_120_160_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "p31": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "writeStream_bool_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "ModelComposerDesign": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "readStream_unsigned_char_s": {
        "Latency": {
          "LatencyBest": "19202",
          "LatencyAvg": "19202",
          "LatencyWorst": "19202",
          "PipelineII": "19202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.180"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_371_1_VITIS_LOOP_372_2",
            "TripCount": "19200",
            "Latency": "19200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "107",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_94_1_proc7": {
        "Latency": {
          "LatencyBest": "19202",
          "LatencyAvg": "19202",
          "LatencyWorst": "19202",
          "PipelineII": "19202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_94_1_VITIS_LOOP_95_2",
            "TripCount": "19200",
            "Latency": "19200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "27",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "105",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Clear_Row_Loop": {
        "Latency": {
          "LatencyBest": "163",
          "LatencyAvg": "163",
          "LatencyWorst": "163",
          "PipelineII": "163",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.213"
        },
        "Loops": [{
            "Name": "Clear_Row_Loop",
            "TripCount": "160",
            "Latency": "161",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "37",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "75",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFGradientX3x3_0_3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.338"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "407600",
          "UTIL_FF": "0",
          "LUT": "71",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFGradientY3x3_0_3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.338"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "407600",
          "UTIL_FF": "0",
          "LUT": "71",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobel3x3_1_1_0_3_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.338"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "407600",
          "UTIL_FF": "0",
          "LUT": "142",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_Pipeline_Col_Loop": {
        "Latency": {
          "LatencyBest": "167",
          "LatencyAvg": "167",
          "LatencyWorst": "167",
          "PipelineII": "167",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.338"
        },
        "Loops": [{
            "Name": "Col_Loop",
            "TripCount": "160",
            "Latency": "165",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "FF": "335",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "537",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFSobelFilter3x3_0_2_120_160_1_0_3_1_1_5_160_false_s": {
        "Latency": {
          "LatencyBest": "20686",
          "LatencyAvg": "20686",
          "LatencyWorst": "20686",
          "PipelineII": "20686",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.338"
        },
        "Loops": [{
            "Name": "Row_Loop",
            "TripCount": "120",
            "Latency": "20520",
            "PipelineII": "",
            "PipelineDepth": "171"
          }],
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "~0",
          "FF": "451",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "1192",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "Sobel_0_3_0_2_120_160_1_false_s": {
        "Latency": {
          "LatencyBest": "20687",
          "LatencyAvg": "20687",
          "LatencyWorst": "20687",
          "PipelineII": "20687",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.338"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "~0",
          "FF": "456",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "1252",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SobelFilter_XMC_120_160_1_Loop_VITIS_LOOP_104_3_proc8": {
        "Latency": {
          "LatencyBest": "19202",
          "LatencyAvg": "19202",
          "LatencyWorst": "19202",
          "PipelineII": "19202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_3_VITIS_LOOP_105_4",
            "TripCount": "19200",
            "Latency": "19200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "114",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "SobelFilter_XMC_120_160_1_s": {
        "Latency": {
          "LatencyBest": "20688",
          "LatencyAvg": "20688",
          "LatencyWorst": "20688",
          "PipelineII": "20688",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "~0",
          "FF": "799",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "1683",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_93_1_proc9": {
        "Latency": {
          "LatencyBest": "19202",
          "LatencyAvg": "19202",
          "LatencyWorst": "19202",
          "PipelineII": "19202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_1_VITIS_LOOP_94_2",
            "TripCount": "19200",
            "Latency": "19200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "51",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "125",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_Pipeline_colLoop": {
        "Latency": {
          "LatencyBest": "163",
          "LatencyAvg": "163",
          "LatencyWorst": "163",
          "PipelineII": "163",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.171"
        },
        "Loops": [{
            "Name": "colLoop",
            "TripCount": "160",
            "Latency": "161",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "77",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "196",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "xFMagnitudeKernel_2_2_120_160_3_3_1_5_5_160_2_s": {
        "Latency": {
          "LatencyBest": "19801",
          "LatencyAvg": "19801",
          "LatencyWorst": "19801",
          "PipelineII": "19801",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.171"
        },
        "Loops": [{
            "Name": "rowLoop",
            "TripCount": "120",
            "Latency": "19800",
            "PipelineII": "",
            "PipelineDepth": "165"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "293",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GradientMag_XMC_120_160_1_Loop_VITIS_LOOP_106_3_proc10": {
        "Latency": {
          "LatencyBest": "19202",
          "LatencyAvg": "19202",
          "LatencyWorst": "19202",
          "PipelineII": "19202",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_106_3_VITIS_LOOP_107_4",
            "TripCount": "19200",
            "Latency": "19200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "18",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "96",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "GradientMag_XMC_120_160_1_s": {
        "Latency": {
          "LatencyBest": "19801",
          "LatencyAvg": "19801",
          "LatencyWorst": "19801",
          "PipelineII": "19802",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "FF": "457",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "726",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "p31": {
        "Latency": {
          "LatencyBest": "19203",
          "LatencyAvg": "19203",
          "LatencyWorst": "19203",
          "PipelineII": "19203",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.109"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_62_1_VITIS_LOOP_63_2",
            "TripCount": "19200",
            "Latency": "19201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "22",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "116",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "writeStream_bool_s": {
        "Latency": {
          "LatencyBest": "19203",
          "LatencyAvg": "19203",
          "LatencyWorst": "19203",
          "PipelineII": "19203",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "2.180"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_390_1_VITIS_LOOP_391_2",
            "TripCount": "19200",
            "Latency": "19201",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "20",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "98",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "ModelComposerDesign": {
        "Latency": {
          "LatencyBest": "20690",
          "LatencyAvg": "20690",
          "LatencyWorst": "20690",
          "PipelineII": "20688",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "1.35",
          "Estimate": "3.650"
        },
        "Area": {
          "BRAM_18K": "3",
          "AVAIL_BRAM": "890",
          "UTIL_BRAM": "~0",
          "FF": "1820",
          "AVAIL_FF": "407600",
          "UTIL_FF": "~0",
          "LUT": "3065",
          "AVAIL_LUT": "203800",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2021-11-13 15:33:08 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2021.2"
  }
}
