{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 15 16:43:09 2018 " "Info: Processing started: Thu Feb 15 16:43:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SemaforoInteligente -c SemaforoInteligente " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SemaforoInteligente -c SemaforoInteligente" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock_32 " "Info: Assuming node \"clock_32\" is an undefined clock" {  } { { "SemaforoInteligente.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/SemaforoInteligente.bdf" { { -256 -104 64 -240 "clock_32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_32" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "51 " "Warning: Found 51 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst " "Info: Detected ripple clock \"Divisor:inst12\|inst\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -264 -200 -312 "inst" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst25 " "Info: Detected ripple clock \"Divisor:inst12\|inst25\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -168 -104 -312 "inst25" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst25" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst26 " "Info: Detected ripple clock \"Divisor:inst12\|inst26\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -72 -8 -312 "inst26" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst26" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst27 " "Info: Detected ripple clock \"Divisor:inst12\|inst27\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 24 88 -312 "inst27" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst27" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst28 " "Info: Detected ripple clock \"Divisor:inst12\|inst28\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 120 184 -312 "inst28" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst60 " "Info: Detected ripple clock \"Divisor:inst12\|inst60\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -264 -200 -160 "inst60" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst60" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst29 " "Info: Detected ripple clock \"Divisor:inst12\|inst29\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -168 -104 -160 "inst29" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst30 " "Info: Detected ripple clock \"Divisor:inst12\|inst30\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -72 -8 -160 "inst30" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst30" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst31 " "Info: Detected ripple clock \"Divisor:inst12\|inst31\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 24 88 -160 "inst31" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst31" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst32 " "Info: Detected ripple clock \"Divisor:inst12\|inst32\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 120 184 -160 "inst32" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst32" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst66 " "Info: Detected ripple clock \"Divisor:inst12\|inst66\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -264 -200 -8 "inst66" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst66" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst33 " "Info: Detected ripple clock \"Divisor:inst12\|inst33\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -168 -104 -8 "inst33" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst33" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst34 " "Info: Detected ripple clock \"Divisor:inst12\|inst34\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -72 -8 -8 "inst34" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst34" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst35 " "Info: Detected ripple clock \"Divisor:inst12\|inst35\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 24 88 -8 "inst35" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst35" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst36 " "Info: Detected ripple clock \"Divisor:inst12\|inst36\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 120 184 -8 "inst36" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst36" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst72 " "Info: Detected ripple clock \"Divisor:inst12\|inst72\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -264 -200 144 "inst72" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst72" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst37 " "Info: Detected ripple clock \"Divisor:inst12\|inst37\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -168 -104 144 "inst37" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst37" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst38 " "Info: Detected ripple clock \"Divisor:inst12\|inst38\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -72 -8 144 "inst38" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst38" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst39 " "Info: Detected ripple clock \"Divisor:inst12\|inst39\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 24 88 144 "inst39" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst39" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MaquinadeStateSecondary:inst9\|74161:inst114\|f74161:sub\|9 " "Info: Detected ripple clock \"MaquinadeStateSecondary:inst9\|74161:inst114\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateSecondary:inst9\|74161:inst114\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MaquinadeStateSecondary:inst9\|74161:inst114\|f74161:sub\|99 " "Info: Detected ripple clock \"MaquinadeStateSecondary:inst9\|74161:inst114\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateSecondary:inst9\|74161:inst114\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst40 " "Info: Detected ripple clock \"Divisor:inst12\|inst40\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 120 184 144 "inst40" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst40" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst42 " "Info: Detected ripple clock \"Divisor:inst12\|inst42\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -72 -8 296 "inst42" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst42" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9 " "Info: Detected ripple clock \"MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|99 " "Info: Detected ripple clock \"MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|74161:inst112\|f74161:sub\|9 " "Info: Detected ripple clock \"Divisor:inst12\|74161:inst112\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|74161:inst112\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|74161:inst112\|f74161:sub\|87 " "Info: Detected ripple clock \"Divisor:inst12\|74161:inst112\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|74161:inst112\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|74161:inst112\|f74161:sub\|110 " "Info: Detected ripple clock \"Divisor:inst12\|74161:inst112\|f74161:sub\|110\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|74161:inst112\|f74161:sub\|110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MaquinadeStateMain:inst8\|inst16 " "Info: Detected gated clock \"MaquinadeStateMain:inst8\|inst16\" as buffer" {  } { { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -104 -408 -344 -56 "inst16" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateMain:inst8\|inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MaquinadeStateMain:inst8\|74161:inst115\|f74161:sub\|87 " "Info: Detected ripple clock \"MaquinadeStateMain:inst8\|74161:inst115\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateMain:inst8\|74161:inst115\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MaquinadeStateMain:inst8\|inst1~0 " "Info: Detected gated clock \"MaquinadeStateMain:inst8\|inst1~0\" as buffer" {  } { { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -8 -64 0 40 "inst1" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateMain:inst8\|inst1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MaquinadeStateSecondary:inst9\|inst22 " "Info: Detected gated clock \"MaquinadeStateSecondary:inst9\|inst22\" as buffer" {  } { { "MaquinadeStateSecondary.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateSecondary.bdf" { { -8 -1208 -1144 40 "inst22" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateSecondary:inst9\|inst22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "MaquinadeStateSecondary:inst9\|74161:inst115\|f74161:sub\|87 " "Info: Detected ripple clock \"MaquinadeStateSecondary:inst9\|74161:inst115\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateSecondary:inst9\|74161:inst115\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "MaquinadeStateSecondary:inst9\|inst18~0 " "Info: Detected gated clock \"MaquinadeStateSecondary:inst9\|inst18~0\" as buffer" {  } { { "MaquinadeStateSecondary.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateSecondary.bdf" { { 88 -864 -800 136 "inst18" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "MaquinadeStateSecondary:inst9\|inst18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst3\|74173:inst36\|42~0 " "Info: Detected gated clock \"Control:inst3\|74173:inst36\|42~0\" as buffer" {  } { { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|74173:inst36\|42~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst3\|inst14 " "Info: Detected ripple clock \"Control:inst3\|inst14\" as buffer" {  } { { "Control.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Control.bdf" { { 32 192 256 112 "inst14" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst3\|74173:inst36\|9 " "Info: Detected ripple clock \"Control:inst3\|74173:inst36\|9\" as buffer" {  } { { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 152 592 656 232 "9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|74173:inst36\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst43 " "Info: Detected ripple clock \"Divisor:inst12\|inst43\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 24 88 296 "inst43" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst43" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst3\|74173:inst36\|43~0 " "Info: Detected gated clock \"Control:inst3\|74173:inst36\|43~0\" as buffer" {  } { { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|74173:inst36\|43~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst3\|inst21~0 " "Info: Detected gated clock \"Control:inst3\|inst21~0\" as buffer" {  } { { "Control.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Control.bdf" { { 392 184 248 440 "inst21" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|inst21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Control:inst3\|inst5~0 " "Info: Detected gated clock \"Control:inst3\|inst5~0\" as buffer" {  } { { "Control.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Control.bdf" { { 160 136 184 224 "inst5" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|inst5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst78 " "Info: Detected ripple clock \"Divisor:inst12\|inst78\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -264 -200 296 "inst78" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst78" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst3\|inst16 " "Info: Detected ripple clock \"Control:inst3\|inst16\" as buffer" {  } { { "Control.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Control.bdf" { { 32 304 368 112 "inst16" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|inst16" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst3\|74173:inst36\|8 " "Info: Detected ripple clock \"Control:inst3\|74173:inst36\|8\" as buffer" {  } { { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 312 592 656 392 "8" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|74173:inst36\|8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst41 " "Info: Detected ripple clock \"Divisor:inst12\|inst41\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -168 -104 296 "inst41" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst41" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst3\|74161:inst116\|f74161:sub\|99 " "Info: Detected ripple clock \"Control:inst3\|74161:inst116\|f74161:sub\|99\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|74161:inst116\|f74161:sub\|99" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst3\|74161:inst116\|f74161:sub\|9 " "Info: Detected ripple clock \"Control:inst3\|74161:inst116\|f74161:sub\|9\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|74161:inst116\|f74161:sub\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Control:inst3\|74173:inst37\|9 " "Info: Detected ripple clock \"Control:inst3\|74173:inst37\|9\" as buffer" {  } { { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 152 592 656 232 "9" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Control:inst3\|74173:inst37\|9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|inst44 " "Info: Detected ripple clock \"Divisor:inst12\|inst44\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 120 184 296 "inst44" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst44" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Divisor:inst12\|inst1~0 " "Info: Detected gated clock \"Divisor:inst12\|inst1~0\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 192 704 768 240 "inst1" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|inst1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst12\|74161:inst113\|f74161:sub\|87 " "Info: Detected ripple clock \"Divisor:inst12\|74161:inst113\|f74161:sub\|87\" as buffer" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Divisor:inst12\|74161:inst113\|f74161:sub\|87" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock_32 register MaquinadeStateMain:inst8\|inst register MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9 34.36 MHz 29.1 ns Internal " "Info: Clock \"clock_32\" has Internal fmax of 34.36 MHz between source register \"MaquinadeStateMain:inst8\|inst\" and destination register \"MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9\" (period= 29.1 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.600 ns + Longest register register " "Info: + Longest register to register delay is 4.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MaquinadeStateMain:inst8\|inst 1 REG LC1_I9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_I9; Fanout = 9; REG Node = 'MaquinadeStateMain:inst8\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 48 112 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(1.900 ns) 2.900 ns DECFarolMain:inst15\|inst8 2 COMB LC4_I8 4 " "Info: 2: + IC(1.000 ns) + CELL(1.900 ns) = 2.900 ns; Loc. = LC4_I8; Fanout = 4; COMB Node = 'DECFarolMain:inst15\|inst8'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { MaquinadeStateMain:inst8|inst DECFarolMain:inst15|inst8 } "NODE_NAME" } } { "DECFarolMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/DECFarolMain.bdf" { { 16 -8 56 64 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 4.600 ns MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9 3 REG LC6_I8 4 " "Info: 3: + IC(0.200 ns) + CELL(1.500 ns) = 4.600 ns; Loc. = LC6_I8; Fanout = 4; REG Node = 'MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { DECFarolMain:inst15|inst8 MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.400 ns ( 73.91 % ) " "Info: Total cell delay = 3.400 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 26.09 % ) " "Info: Total interconnect delay = 1.200 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { MaquinadeStateMain:inst8|inst DECFarolMain:inst15|inst8 MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { MaquinadeStateMain:inst8|inst {} DECFarolMain:inst15|inst8 {} MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 {} } { 0.000ns 1.000ns 0.200ns } { 0.000ns 1.900ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-22.700 ns - Smallest " "Info: - Smallest clock skew is -22.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_32 destination 85.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clock_32\" to destination register is 85.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_32 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_32 } "NODE_NAME" } } { "SemaforoInteligente.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/SemaforoInteligente.bdf" { { -256 -104 64 -240 "clock_32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst12\|inst 2 REG LC1_F6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F6; Fanout = 2; REG Node = 'Divisor:inst12\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_32 Divisor:inst12|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -264 -200 -312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns Divisor:inst12\|inst25 3 REG LC1_F20 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_F20; Fanout = 2; REG Node = 'Divisor:inst12\|inst25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst Divisor:inst12|inst25 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -168 -104 -312 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst12\|inst26 4 REG LC1_F1 2 " "Info: 4: + IC(1.300 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_F1; Fanout = 2; REG Node = 'Divisor:inst12\|inst26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst12|inst25 Divisor:inst12|inst26 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -72 -8 -312 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 12.200 ns Divisor:inst12\|inst27 5 REG LC2_F17 2 " "Info: 5: + IC(2.400 ns) + CELL(1.100 ns) = 12.200 ns; Loc. = LC2_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Divisor:inst12|inst26 Divisor:inst12|inst27 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 24 88 -312 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 13.500 ns Divisor:inst12\|inst28 6 REG LC1_F17 2 " "Info: 6: + IC(0.200 ns) + CELL(1.100 ns) = 13.500 ns; Loc. = LC1_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst12|inst27 Divisor:inst12|inst28 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 120 184 -312 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 18.300 ns Divisor:inst12\|inst60 7 REG LC1_E7 2 " "Info: 7: + IC(3.700 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_E7; Fanout = 2; REG Node = 'Divisor:inst12\|inst60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Divisor:inst12|inst28 Divisor:inst12|inst60 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -264 -200 -160 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns Divisor:inst12\|inst29 8 REG LC1_E17 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC1_E17; Fanout = 2; REG Node = 'Divisor:inst12\|inst29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst60 Divisor:inst12|inst29 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -168 -104 -160 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.700 ns Divisor:inst12\|inst30 9 REG LC1_E11 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.700 ns; Loc. = LC1_E11; Fanout = 2; REG Node = 'Divisor:inst12\|inst30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst29 Divisor:inst12|inst30 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -72 -8 -160 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 27.000 ns Divisor:inst12\|inst31 10 REG LC1_E24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 27.000 ns; Loc. = LC1_E24; Fanout = 2; REG Node = 'Divisor:inst12\|inst31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst30 Divisor:inst12|inst31 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 24 88 -160 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 30.000 ns Divisor:inst12\|inst32 11 REG LC1_E41 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 30.000 ns; Loc. = LC1_E41; Fanout = 2; REG Node = 'Divisor:inst12\|inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst31 Divisor:inst12|inst32 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 120 184 -160 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 32.900 ns Divisor:inst12\|inst66 12 REG LC1_E51 2 " "Info: 12: + IC(1.800 ns) + CELL(1.100 ns) = 32.900 ns; Loc. = LC1_E51; Fanout = 2; REG Node = 'Divisor:inst12\|inst66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst32 Divisor:inst12|inst66 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -264 -200 -8 "inst66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 37.900 ns Divisor:inst12\|inst33 13 REG LC1_D32 2 " "Info: 13: + IC(3.900 ns) + CELL(1.100 ns) = 37.900 ns; Loc. = LC1_D32; Fanout = 2; REG Node = 'Divisor:inst12\|inst33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst66 Divisor:inst12|inst33 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -168 -104 -8 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 40.700 ns Divisor:inst12\|inst34 14 REG LC1_D30 2 " "Info: 14: + IC(1.700 ns) + CELL(1.100 ns) = 40.700 ns; Loc. = LC1_D30; Fanout = 2; REG Node = 'Divisor:inst12\|inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst33 Divisor:inst12|inst34 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -72 -8 -8 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 43.500 ns Divisor:inst12\|inst35 15 REG LC1_D27 2 " "Info: 15: + IC(1.700 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_D27; Fanout = 2; REG Node = 'Divisor:inst12\|inst35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst34 Divisor:inst12|inst35 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 24 88 -8 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 48.500 ns Divisor:inst12\|inst36 16 REG LC1_H32 2 " "Info: 16: + IC(3.900 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_H32; Fanout = 2; REG Node = 'Divisor:inst12\|inst36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst35 Divisor:inst12|inst36 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 120 184 -8 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 51.600 ns Divisor:inst12\|inst72 17 REG LC1_H44 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 51.600 ns; Loc. = LC1_H44; Fanout = 2; REG Node = 'Divisor:inst12\|inst72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst36 Divisor:inst12|inst72 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -264 -200 144 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 54.400 ns Divisor:inst12\|inst37 18 REG LC1_H46 2 " "Info: 18: + IC(1.700 ns) + CELL(1.100 ns) = 54.400 ns; Loc. = LC1_H46; Fanout = 2; REG Node = 'Divisor:inst12\|inst37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst72 Divisor:inst12|inst37 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -168 -104 144 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 56.600 ns Divisor:inst12\|inst38 19 REG LC1_H43 2 " "Info: 19: + IC(1.100 ns) + CELL(1.100 ns) = 56.600 ns; Loc. = LC1_H43; Fanout = 2; REG Node = 'Divisor:inst12\|inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst37 Divisor:inst12|inst38 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -72 -8 144 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 61.500 ns Divisor:inst12\|inst39 20 REG LC1_D46 2 " "Info: 20: + IC(3.800 ns) + CELL(1.100 ns) = 61.500 ns; Loc. = LC1_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Divisor:inst12|inst38 Divisor:inst12|inst39 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 24 88 144 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 64.500 ns Divisor:inst12\|inst40 21 REG LC1_D33 2 " "Info: 21: + IC(1.900 ns) + CELL(1.100 ns) = 64.500 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst12\|inst40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst39 Divisor:inst12|inst40 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 120 184 144 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 67.600 ns Divisor:inst12\|inst78 22 REG LC2_D46 2 " "Info: 22: + IC(2.000 ns) + CELL(1.100 ns) = 67.600 ns; Loc. = LC2_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst40 Divisor:inst12|inst78 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -264 -200 296 "inst78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 71.300 ns Divisor:inst12\|inst41 23 REG LC1_D2 6 " "Info: 23: + IC(2.600 ns) + CELL(1.100 ns) = 71.300 ns; Loc. = LC1_D2; Fanout = 6; REG Node = 'Divisor:inst12\|inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Divisor:inst12|inst78 Divisor:inst12|inst41 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -168 -104 296 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 74.700 ns Divisor:inst12\|inst42 24 REG LC3_D13 2 " "Info: 24: + IC(2.300 ns) + CELL(1.100 ns) = 74.700 ns; Loc. = LC3_D13; Fanout = 2; REG Node = 'Divisor:inst12\|inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst12|inst41 Divisor:inst12|inst42 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -72 -8 296 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 77.800 ns Divisor:inst12\|inst43 25 REG LC1_D19 2 " "Info: 25: + IC(2.000 ns) + CELL(1.100 ns) = 77.800 ns; Loc. = LC1_D19; Fanout = 2; REG Node = 'Divisor:inst12\|inst43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst42 Divisor:inst12|inst43 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 24 88 296 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 80.700 ns Divisor:inst12\|inst44 26 REG LC1_D15 29 " "Info: 26: + IC(1.800 ns) + CELL(1.100 ns) = 80.700 ns; Loc. = LC1_D15; Fanout = 29; REG Node = 'Divisor:inst12\|inst44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst43 Divisor:inst12|inst44 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 120 184 296 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(0.000 ns) 85.500 ns MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9 27 REG LC6_I8 4 " "Info: 27: + IC(4.800 ns) + CELL(0.000 ns) = 85.500 ns; Loc. = LC6_I8; Fanout = 4; REG Node = 'MaquinadeStateMain:inst8\|74161:inst114\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Divisor:inst12|inst44 MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.000 ns ( 32.75 % ) " "Info: Total cell delay = 28.000 ns ( 32.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "57.500 ns ( 67.25 % ) " "Info: Total interconnect delay = 57.500 ns ( 67.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "85.500 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "85.500 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_32 source 108.200 ns - Longest register " "Info: - Longest clock path from clock \"clock_32\" to source register is 108.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_32 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_32 } "NODE_NAME" } } { "SemaforoInteligente.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/SemaforoInteligente.bdf" { { -256 -104 64 -240 "clock_32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst12\|inst 2 REG LC1_F6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F6; Fanout = 2; REG Node = 'Divisor:inst12\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_32 Divisor:inst12|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -264 -200 -312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns Divisor:inst12\|inst25 3 REG LC1_F20 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_F20; Fanout = 2; REG Node = 'Divisor:inst12\|inst25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst Divisor:inst12|inst25 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -168 -104 -312 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst12\|inst26 4 REG LC1_F1 2 " "Info: 4: + IC(1.300 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_F1; Fanout = 2; REG Node = 'Divisor:inst12\|inst26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst12|inst25 Divisor:inst12|inst26 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -72 -8 -312 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 12.200 ns Divisor:inst12\|inst27 5 REG LC2_F17 2 " "Info: 5: + IC(2.400 ns) + CELL(1.100 ns) = 12.200 ns; Loc. = LC2_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Divisor:inst12|inst26 Divisor:inst12|inst27 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 24 88 -312 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 13.500 ns Divisor:inst12\|inst28 6 REG LC1_F17 2 " "Info: 6: + IC(0.200 ns) + CELL(1.100 ns) = 13.500 ns; Loc. = LC1_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst12|inst27 Divisor:inst12|inst28 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 120 184 -312 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 18.300 ns Divisor:inst12\|inst60 7 REG LC1_E7 2 " "Info: 7: + IC(3.700 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_E7; Fanout = 2; REG Node = 'Divisor:inst12\|inst60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Divisor:inst12|inst28 Divisor:inst12|inst60 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -264 -200 -160 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns Divisor:inst12\|inst29 8 REG LC1_E17 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC1_E17; Fanout = 2; REG Node = 'Divisor:inst12\|inst29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst60 Divisor:inst12|inst29 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -168 -104 -160 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.700 ns Divisor:inst12\|inst30 9 REG LC1_E11 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.700 ns; Loc. = LC1_E11; Fanout = 2; REG Node = 'Divisor:inst12\|inst30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst29 Divisor:inst12|inst30 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -72 -8 -160 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 27.000 ns Divisor:inst12\|inst31 10 REG LC1_E24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 27.000 ns; Loc. = LC1_E24; Fanout = 2; REG Node = 'Divisor:inst12\|inst31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst30 Divisor:inst12|inst31 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 24 88 -160 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 30.000 ns Divisor:inst12\|inst32 11 REG LC1_E41 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 30.000 ns; Loc. = LC1_E41; Fanout = 2; REG Node = 'Divisor:inst12\|inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst31 Divisor:inst12|inst32 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 120 184 -160 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 32.900 ns Divisor:inst12\|inst66 12 REG LC1_E51 2 " "Info: 12: + IC(1.800 ns) + CELL(1.100 ns) = 32.900 ns; Loc. = LC1_E51; Fanout = 2; REG Node = 'Divisor:inst12\|inst66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst32 Divisor:inst12|inst66 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -264 -200 -8 "inst66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 37.900 ns Divisor:inst12\|inst33 13 REG LC1_D32 2 " "Info: 13: + IC(3.900 ns) + CELL(1.100 ns) = 37.900 ns; Loc. = LC1_D32; Fanout = 2; REG Node = 'Divisor:inst12\|inst33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst66 Divisor:inst12|inst33 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -168 -104 -8 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 40.700 ns Divisor:inst12\|inst34 14 REG LC1_D30 2 " "Info: 14: + IC(1.700 ns) + CELL(1.100 ns) = 40.700 ns; Loc. = LC1_D30; Fanout = 2; REG Node = 'Divisor:inst12\|inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst33 Divisor:inst12|inst34 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -72 -8 -8 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 43.500 ns Divisor:inst12\|inst35 15 REG LC1_D27 2 " "Info: 15: + IC(1.700 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_D27; Fanout = 2; REG Node = 'Divisor:inst12\|inst35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst34 Divisor:inst12|inst35 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 24 88 -8 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 48.500 ns Divisor:inst12\|inst36 16 REG LC1_H32 2 " "Info: 16: + IC(3.900 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_H32; Fanout = 2; REG Node = 'Divisor:inst12\|inst36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst35 Divisor:inst12|inst36 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 120 184 -8 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 51.600 ns Divisor:inst12\|inst72 17 REG LC1_H44 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 51.600 ns; Loc. = LC1_H44; Fanout = 2; REG Node = 'Divisor:inst12\|inst72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst36 Divisor:inst12|inst72 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -264 -200 144 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 54.400 ns Divisor:inst12\|inst37 18 REG LC1_H46 2 " "Info: 18: + IC(1.700 ns) + CELL(1.100 ns) = 54.400 ns; Loc. = LC1_H46; Fanout = 2; REG Node = 'Divisor:inst12\|inst37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst72 Divisor:inst12|inst37 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -168 -104 144 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 56.600 ns Divisor:inst12\|inst38 19 REG LC1_H43 2 " "Info: 19: + IC(1.100 ns) + CELL(1.100 ns) = 56.600 ns; Loc. = LC1_H43; Fanout = 2; REG Node = 'Divisor:inst12\|inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst37 Divisor:inst12|inst38 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -72 -8 144 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 61.500 ns Divisor:inst12\|inst39 20 REG LC1_D46 2 " "Info: 20: + IC(3.800 ns) + CELL(1.100 ns) = 61.500 ns; Loc. = LC1_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Divisor:inst12|inst38 Divisor:inst12|inst39 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 24 88 144 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 64.500 ns Divisor:inst12\|inst40 21 REG LC1_D33 2 " "Info: 21: + IC(1.900 ns) + CELL(1.100 ns) = 64.500 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst12\|inst40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst39 Divisor:inst12|inst40 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 120 184 144 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 67.600 ns Divisor:inst12\|inst78 22 REG LC2_D46 2 " "Info: 22: + IC(2.000 ns) + CELL(1.100 ns) = 67.600 ns; Loc. = LC2_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst40 Divisor:inst12|inst78 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -264 -200 296 "inst78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 71.300 ns Divisor:inst12\|inst41 23 REG LC1_D2 6 " "Info: 23: + IC(2.600 ns) + CELL(1.100 ns) = 71.300 ns; Loc. = LC1_D2; Fanout = 6; REG Node = 'Divisor:inst12\|inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Divisor:inst12|inst78 Divisor:inst12|inst41 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -168 -104 296 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 74.700 ns Divisor:inst12\|inst42 24 REG LC3_D13 2 " "Info: 24: + IC(2.300 ns) + CELL(1.100 ns) = 74.700 ns; Loc. = LC3_D13; Fanout = 2; REG Node = 'Divisor:inst12\|inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst12|inst41 Divisor:inst12|inst42 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -72 -8 296 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 77.800 ns Divisor:inst12\|inst43 25 REG LC1_D19 2 " "Info: 25: + IC(2.000 ns) + CELL(1.100 ns) = 77.800 ns; Loc. = LC1_D19; Fanout = 2; REG Node = 'Divisor:inst12\|inst43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst42 Divisor:inst12|inst43 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 24 88 296 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 80.700 ns Divisor:inst12\|inst44 26 REG LC1_D15 29 " "Info: 26: + IC(1.800 ns) + CELL(1.100 ns) = 80.700 ns; Loc. = LC1_D15; Fanout = 29; REG Node = 'Divisor:inst12\|inst44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst43 Divisor:inst12|inst44 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 120 184 296 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 86.600 ns Divisor:inst12\|74161:inst112\|f74161:sub\|110 27 REG LC7_D21 2 " "Info: 27: + IC(4.800 ns) + CELL(1.100 ns) = 86.600 ns; Loc. = LC7_D21; Fanout = 2; REG Node = 'Divisor:inst12\|74161:inst112\|f74161:sub\|110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 88.800 ns Divisor:inst12\|inst1~0 28 COMB LC1_D21 6 " "Info: 28: + IC(0.200 ns) + CELL(2.000 ns) = 88.800 ns; Loc. = LC1_D21; Fanout = 6; COMB Node = 'Divisor:inst12\|inst1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 192 704 768 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 92.000 ns Divisor:inst12\|74161:inst113\|f74161:sub\|87 29 REG LC1_D4 5 " "Info: 29: + IC(2.100 ns) + CELL(1.100 ns) = 92.000 ns; Loc. = LC1_D4; Fanout = 5; REG Node = 'Divisor:inst12\|74161:inst113\|f74161:sub\|87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 95.900 ns Control:inst3\|inst5~0 30 COMB LC3_D9 5 " "Info: 30: + IC(2.000 ns) + CELL(1.900 ns) = 95.900 ns; Loc. = LC3_D9; Fanout = 5; COMB Node = 'Control:inst3\|inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Control.bdf" { { 160 136 184 224 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 98.200 ns Control:inst3\|74161:inst116\|f74161:sub\|9 31 REG LC6_D13 6 " "Info: 31: + IC(1.200 ns) + CELL(1.100 ns) = 98.200 ns; Loc. = LC6_D13; Fanout = 6; REG Node = 'Control:inst3\|74161:inst116\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 100.100 ns Control:inst3\|74173:inst36\|42~0 32 COMB LC1_D13 17 " "Info: 32: + IC(0.200 ns) + CELL(1.700 ns) = 100.100 ns; Loc. = LC1_D13; Fanout = 17; COMB Node = 'Control:inst3\|74173:inst36\|42~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 } "NODE_NAME" } } { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.200 ns) 106.400 ns MaquinadeStateMain:inst8\|inst1~0 33 COMB LC1_I8 2 " "Info: 33: + IC(4.100 ns) + CELL(2.200 ns) = 106.400 ns; Loc. = LC1_I8; Fanout = 2; COMB Node = 'MaquinadeStateMain:inst8\|inst1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -8 -64 0 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 108.200 ns MaquinadeStateMain:inst8\|inst 34 REG LC1_I9 9 " "Info: 34: + IC(1.800 ns) + CELL(0.000 ns) = 108.200 ns; Loc. = LC1_I9; Fanout = 9; REG Node = 'MaquinadeStateMain:inst8\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 48 112 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "39.100 ns ( 36.14 % ) " "Info: Total cell delay = 39.100 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "69.100 ns ( 63.86 % ) " "Info: Total interconnect delay = 69.100 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "108.200 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "108.200 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|9 {} Control:inst3|74173:inst36|42~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 1.100ns 1.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "85.500 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "85.500 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "108.200 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "108.200 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|9 {} Control:inst3|74173:inst36|42~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 1.100ns 1.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 48 112 56 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { MaquinadeStateMain:inst8|inst DECFarolMain:inst15|inst8 MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "4.600 ns" { MaquinadeStateMain:inst8|inst {} DECFarolMain:inst15|inst8 {} MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 {} } { 0.000ns 1.000ns 0.200ns } { 0.000ns 1.900ns 1.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "85.500 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "85.500 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} MaquinadeStateMain:inst8|74161:inst114|f74161:sub|9 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "108.200 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "108.200 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|9 {} Control:inst3|74173:inst36|42~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 1.100ns 1.700ns 2.200ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock_32 38 " "Warning: Circuit may not operate. Detected 38 non-operational path(s) clocked by clock \"clock_32\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MaquinadeStateMain:inst8\|inst MaquinadeStateMain:inst8\|inst3 clock_32 22.8 ns " "Info: Found hold time violation between source  pin or register \"MaquinadeStateMain:inst8\|inst\" and destination pin or register \"MaquinadeStateMain:inst8\|inst3\" for clock \"clock_32\" (Hold time is 22.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "23.500 ns + Largest " "Info: + Largest clock skew is 23.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_32 destination 108.200 ns + Longest register " "Info: + Longest clock path from clock \"clock_32\" to destination register is 108.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_32 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_32 } "NODE_NAME" } } { "SemaforoInteligente.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/SemaforoInteligente.bdf" { { -256 -104 64 -240 "clock_32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst12\|inst 2 REG LC1_F6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F6; Fanout = 2; REG Node = 'Divisor:inst12\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_32 Divisor:inst12|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -264 -200 -312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns Divisor:inst12\|inst25 3 REG LC1_F20 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_F20; Fanout = 2; REG Node = 'Divisor:inst12\|inst25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst Divisor:inst12|inst25 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -168 -104 -312 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst12\|inst26 4 REG LC1_F1 2 " "Info: 4: + IC(1.300 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_F1; Fanout = 2; REG Node = 'Divisor:inst12\|inst26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst12|inst25 Divisor:inst12|inst26 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -72 -8 -312 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 12.200 ns Divisor:inst12\|inst27 5 REG LC2_F17 2 " "Info: 5: + IC(2.400 ns) + CELL(1.100 ns) = 12.200 ns; Loc. = LC2_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Divisor:inst12|inst26 Divisor:inst12|inst27 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 24 88 -312 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 13.500 ns Divisor:inst12\|inst28 6 REG LC1_F17 2 " "Info: 6: + IC(0.200 ns) + CELL(1.100 ns) = 13.500 ns; Loc. = LC1_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst12|inst27 Divisor:inst12|inst28 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 120 184 -312 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 18.300 ns Divisor:inst12\|inst60 7 REG LC1_E7 2 " "Info: 7: + IC(3.700 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_E7; Fanout = 2; REG Node = 'Divisor:inst12\|inst60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Divisor:inst12|inst28 Divisor:inst12|inst60 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -264 -200 -160 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns Divisor:inst12\|inst29 8 REG LC1_E17 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC1_E17; Fanout = 2; REG Node = 'Divisor:inst12\|inst29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst60 Divisor:inst12|inst29 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -168 -104 -160 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.700 ns Divisor:inst12\|inst30 9 REG LC1_E11 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.700 ns; Loc. = LC1_E11; Fanout = 2; REG Node = 'Divisor:inst12\|inst30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst29 Divisor:inst12|inst30 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -72 -8 -160 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 27.000 ns Divisor:inst12\|inst31 10 REG LC1_E24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 27.000 ns; Loc. = LC1_E24; Fanout = 2; REG Node = 'Divisor:inst12\|inst31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst30 Divisor:inst12|inst31 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 24 88 -160 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 30.000 ns Divisor:inst12\|inst32 11 REG LC1_E41 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 30.000 ns; Loc. = LC1_E41; Fanout = 2; REG Node = 'Divisor:inst12\|inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst31 Divisor:inst12|inst32 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 120 184 -160 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 32.900 ns Divisor:inst12\|inst66 12 REG LC1_E51 2 " "Info: 12: + IC(1.800 ns) + CELL(1.100 ns) = 32.900 ns; Loc. = LC1_E51; Fanout = 2; REG Node = 'Divisor:inst12\|inst66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst32 Divisor:inst12|inst66 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -264 -200 -8 "inst66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 37.900 ns Divisor:inst12\|inst33 13 REG LC1_D32 2 " "Info: 13: + IC(3.900 ns) + CELL(1.100 ns) = 37.900 ns; Loc. = LC1_D32; Fanout = 2; REG Node = 'Divisor:inst12\|inst33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst66 Divisor:inst12|inst33 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -168 -104 -8 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 40.700 ns Divisor:inst12\|inst34 14 REG LC1_D30 2 " "Info: 14: + IC(1.700 ns) + CELL(1.100 ns) = 40.700 ns; Loc. = LC1_D30; Fanout = 2; REG Node = 'Divisor:inst12\|inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst33 Divisor:inst12|inst34 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -72 -8 -8 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 43.500 ns Divisor:inst12\|inst35 15 REG LC1_D27 2 " "Info: 15: + IC(1.700 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_D27; Fanout = 2; REG Node = 'Divisor:inst12\|inst35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst34 Divisor:inst12|inst35 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 24 88 -8 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 48.500 ns Divisor:inst12\|inst36 16 REG LC1_H32 2 " "Info: 16: + IC(3.900 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_H32; Fanout = 2; REG Node = 'Divisor:inst12\|inst36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst35 Divisor:inst12|inst36 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 120 184 -8 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 51.600 ns Divisor:inst12\|inst72 17 REG LC1_H44 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 51.600 ns; Loc. = LC1_H44; Fanout = 2; REG Node = 'Divisor:inst12\|inst72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst36 Divisor:inst12|inst72 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -264 -200 144 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 54.400 ns Divisor:inst12\|inst37 18 REG LC1_H46 2 " "Info: 18: + IC(1.700 ns) + CELL(1.100 ns) = 54.400 ns; Loc. = LC1_H46; Fanout = 2; REG Node = 'Divisor:inst12\|inst37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst72 Divisor:inst12|inst37 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -168 -104 144 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 56.600 ns Divisor:inst12\|inst38 19 REG LC1_H43 2 " "Info: 19: + IC(1.100 ns) + CELL(1.100 ns) = 56.600 ns; Loc. = LC1_H43; Fanout = 2; REG Node = 'Divisor:inst12\|inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst37 Divisor:inst12|inst38 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -72 -8 144 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 61.500 ns Divisor:inst12\|inst39 20 REG LC1_D46 2 " "Info: 20: + IC(3.800 ns) + CELL(1.100 ns) = 61.500 ns; Loc. = LC1_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Divisor:inst12|inst38 Divisor:inst12|inst39 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 24 88 144 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 64.500 ns Divisor:inst12\|inst40 21 REG LC1_D33 2 " "Info: 21: + IC(1.900 ns) + CELL(1.100 ns) = 64.500 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst12\|inst40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst39 Divisor:inst12|inst40 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 120 184 144 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 67.600 ns Divisor:inst12\|inst78 22 REG LC2_D46 2 " "Info: 22: + IC(2.000 ns) + CELL(1.100 ns) = 67.600 ns; Loc. = LC2_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst40 Divisor:inst12|inst78 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -264 -200 296 "inst78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 71.300 ns Divisor:inst12\|inst41 23 REG LC1_D2 6 " "Info: 23: + IC(2.600 ns) + CELL(1.100 ns) = 71.300 ns; Loc. = LC1_D2; Fanout = 6; REG Node = 'Divisor:inst12\|inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Divisor:inst12|inst78 Divisor:inst12|inst41 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -168 -104 296 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 74.700 ns Divisor:inst12\|inst42 24 REG LC3_D13 2 " "Info: 24: + IC(2.300 ns) + CELL(1.100 ns) = 74.700 ns; Loc. = LC3_D13; Fanout = 2; REG Node = 'Divisor:inst12\|inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst12|inst41 Divisor:inst12|inst42 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -72 -8 296 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 77.800 ns Divisor:inst12\|inst43 25 REG LC1_D19 2 " "Info: 25: + IC(2.000 ns) + CELL(1.100 ns) = 77.800 ns; Loc. = LC1_D19; Fanout = 2; REG Node = 'Divisor:inst12\|inst43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst42 Divisor:inst12|inst43 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 24 88 296 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 80.700 ns Divisor:inst12\|inst44 26 REG LC1_D15 29 " "Info: 26: + IC(1.800 ns) + CELL(1.100 ns) = 80.700 ns; Loc. = LC1_D15; Fanout = 29; REG Node = 'Divisor:inst12\|inst44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst43 Divisor:inst12|inst44 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 120 184 296 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 86.600 ns Divisor:inst12\|74161:inst112\|f74161:sub\|110 27 REG LC7_D21 2 " "Info: 27: + IC(4.800 ns) + CELL(1.100 ns) = 86.600 ns; Loc. = LC7_D21; Fanout = 2; REG Node = 'Divisor:inst12\|74161:inst112\|f74161:sub\|110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 88.800 ns Divisor:inst12\|inst1~0 28 COMB LC1_D21 6 " "Info: 28: + IC(0.200 ns) + CELL(2.000 ns) = 88.800 ns; Loc. = LC1_D21; Fanout = 6; COMB Node = 'Divisor:inst12\|inst1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 192 704 768 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 92.000 ns Divisor:inst12\|74161:inst113\|f74161:sub\|87 29 REG LC1_D4 5 " "Info: 29: + IC(2.100 ns) + CELL(1.100 ns) = 92.000 ns; Loc. = LC1_D4; Fanout = 5; REG Node = 'Divisor:inst12\|74161:inst113\|f74161:sub\|87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 95.900 ns Control:inst3\|inst5~0 30 COMB LC3_D9 5 " "Info: 30: + IC(2.000 ns) + CELL(1.900 ns) = 95.900 ns; Loc. = LC3_D9; Fanout = 5; COMB Node = 'Control:inst3\|inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Control.bdf" { { 160 136 184 224 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 98.200 ns Control:inst3\|74161:inst116\|f74161:sub\|9 31 REG LC6_D13 6 " "Info: 31: + IC(1.200 ns) + CELL(1.100 ns) = 98.200 ns; Loc. = LC6_D13; Fanout = 6; REG Node = 'Control:inst3\|74161:inst116\|f74161:sub\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 128 640 704 208 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 100.100 ns Control:inst3\|74173:inst36\|42~0 32 COMB LC1_D13 17 " "Info: 32: + IC(0.200 ns) + CELL(1.700 ns) = 100.100 ns; Loc. = LC1_D13; Fanout = 17; COMB Node = 'Control:inst3\|74173:inst36\|42~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.900 ns" { Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 } "NODE_NAME" } } { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(2.200 ns) 106.400 ns MaquinadeStateMain:inst8\|inst1~0 33 COMB LC1_I8 2 " "Info: 33: + IC(4.100 ns) + CELL(2.200 ns) = 106.400 ns; Loc. = LC1_I8; Fanout = 2; COMB Node = 'MaquinadeStateMain:inst8\|inst1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -8 -64 0 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 108.200 ns MaquinadeStateMain:inst8\|inst3 34 REG LC2_I9 9 " "Info: 34: + IC(1.800 ns) + CELL(0.000 ns) = 108.200 ns; Loc. = LC2_I9; Fanout = 9; REG Node = 'MaquinadeStateMain:inst8\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst3 } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 160 224 56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "39.100 ns ( 36.14 % ) " "Info: Total cell delay = 39.100 ns ( 36.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "69.100 ns ( 63.86 % ) " "Info: Total interconnect delay = 69.100 ns ( 63.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "108.200 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "108.200 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|9 {} Control:inst3|74173:inst36|42~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst3 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 1.100ns 1.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_32 source 84.700 ns - Shortest register " "Info: - Shortest clock path from clock \"clock_32\" to source register is 84.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_32 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_32 } "NODE_NAME" } } { "SemaforoInteligente.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/SemaforoInteligente.bdf" { { -256 -104 64 -240 "clock_32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst12\|inst 2 REG LC1_F6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F6; Fanout = 2; REG Node = 'Divisor:inst12\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_32 Divisor:inst12|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -264 -200 -312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns Divisor:inst12\|inst25 3 REG LC1_F20 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_F20; Fanout = 2; REG Node = 'Divisor:inst12\|inst25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst Divisor:inst12|inst25 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -168 -104 -312 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst12\|inst26 4 REG LC1_F1 2 " "Info: 4: + IC(1.300 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_F1; Fanout = 2; REG Node = 'Divisor:inst12\|inst26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst12|inst25 Divisor:inst12|inst26 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -72 -8 -312 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 12.200 ns Divisor:inst12\|inst27 5 REG LC2_F17 2 " "Info: 5: + IC(2.400 ns) + CELL(1.100 ns) = 12.200 ns; Loc. = LC2_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Divisor:inst12|inst26 Divisor:inst12|inst27 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 24 88 -312 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 13.500 ns Divisor:inst12\|inst28 6 REG LC1_F17 2 " "Info: 6: + IC(0.200 ns) + CELL(1.100 ns) = 13.500 ns; Loc. = LC1_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst12|inst27 Divisor:inst12|inst28 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 120 184 -312 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 18.300 ns Divisor:inst12\|inst60 7 REG LC1_E7 2 " "Info: 7: + IC(3.700 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_E7; Fanout = 2; REG Node = 'Divisor:inst12\|inst60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Divisor:inst12|inst28 Divisor:inst12|inst60 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -264 -200 -160 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns Divisor:inst12\|inst29 8 REG LC1_E17 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC1_E17; Fanout = 2; REG Node = 'Divisor:inst12\|inst29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst60 Divisor:inst12|inst29 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -168 -104 -160 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.700 ns Divisor:inst12\|inst30 9 REG LC1_E11 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.700 ns; Loc. = LC1_E11; Fanout = 2; REG Node = 'Divisor:inst12\|inst30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst29 Divisor:inst12|inst30 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -72 -8 -160 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 27.000 ns Divisor:inst12\|inst31 10 REG LC1_E24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 27.000 ns; Loc. = LC1_E24; Fanout = 2; REG Node = 'Divisor:inst12\|inst31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst30 Divisor:inst12|inst31 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 24 88 -160 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 30.000 ns Divisor:inst12\|inst32 11 REG LC1_E41 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 30.000 ns; Loc. = LC1_E41; Fanout = 2; REG Node = 'Divisor:inst12\|inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst31 Divisor:inst12|inst32 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 120 184 -160 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 32.900 ns Divisor:inst12\|inst66 12 REG LC1_E51 2 " "Info: 12: + IC(1.800 ns) + CELL(1.100 ns) = 32.900 ns; Loc. = LC1_E51; Fanout = 2; REG Node = 'Divisor:inst12\|inst66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst32 Divisor:inst12|inst66 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -264 -200 -8 "inst66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 37.900 ns Divisor:inst12\|inst33 13 REG LC1_D32 2 " "Info: 13: + IC(3.900 ns) + CELL(1.100 ns) = 37.900 ns; Loc. = LC1_D32; Fanout = 2; REG Node = 'Divisor:inst12\|inst33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst66 Divisor:inst12|inst33 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -168 -104 -8 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 40.700 ns Divisor:inst12\|inst34 14 REG LC1_D30 2 " "Info: 14: + IC(1.700 ns) + CELL(1.100 ns) = 40.700 ns; Loc. = LC1_D30; Fanout = 2; REG Node = 'Divisor:inst12\|inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst33 Divisor:inst12|inst34 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -72 -8 -8 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 43.500 ns Divisor:inst12\|inst35 15 REG LC1_D27 2 " "Info: 15: + IC(1.700 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_D27; Fanout = 2; REG Node = 'Divisor:inst12\|inst35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst34 Divisor:inst12|inst35 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 24 88 -8 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 48.500 ns Divisor:inst12\|inst36 16 REG LC1_H32 2 " "Info: 16: + IC(3.900 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_H32; Fanout = 2; REG Node = 'Divisor:inst12\|inst36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst35 Divisor:inst12|inst36 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 120 184 -8 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 51.600 ns Divisor:inst12\|inst72 17 REG LC1_H44 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 51.600 ns; Loc. = LC1_H44; Fanout = 2; REG Node = 'Divisor:inst12\|inst72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst36 Divisor:inst12|inst72 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -264 -200 144 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 54.400 ns Divisor:inst12\|inst37 18 REG LC1_H46 2 " "Info: 18: + IC(1.700 ns) + CELL(1.100 ns) = 54.400 ns; Loc. = LC1_H46; Fanout = 2; REG Node = 'Divisor:inst12\|inst37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst72 Divisor:inst12|inst37 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -168 -104 144 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 56.600 ns Divisor:inst12\|inst38 19 REG LC1_H43 2 " "Info: 19: + IC(1.100 ns) + CELL(1.100 ns) = 56.600 ns; Loc. = LC1_H43; Fanout = 2; REG Node = 'Divisor:inst12\|inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst37 Divisor:inst12|inst38 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -72 -8 144 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 61.500 ns Divisor:inst12\|inst39 20 REG LC1_D46 2 " "Info: 20: + IC(3.800 ns) + CELL(1.100 ns) = 61.500 ns; Loc. = LC1_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Divisor:inst12|inst38 Divisor:inst12|inst39 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 24 88 144 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 64.500 ns Divisor:inst12\|inst40 21 REG LC1_D33 2 " "Info: 21: + IC(1.900 ns) + CELL(1.100 ns) = 64.500 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst12\|inst40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst39 Divisor:inst12|inst40 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 120 184 144 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 67.600 ns Divisor:inst12\|inst78 22 REG LC2_D46 2 " "Info: 22: + IC(2.000 ns) + CELL(1.100 ns) = 67.600 ns; Loc. = LC2_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst40 Divisor:inst12|inst78 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -264 -200 296 "inst78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 71.300 ns Divisor:inst12\|inst41 23 REG LC1_D2 6 " "Info: 23: + IC(2.600 ns) + CELL(1.100 ns) = 71.300 ns; Loc. = LC1_D2; Fanout = 6; REG Node = 'Divisor:inst12\|inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Divisor:inst12|inst78 Divisor:inst12|inst41 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -168 -104 296 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 74.700 ns Control:inst3\|74173:inst37\|9 24 REG LC4_D13 2 " "Info: 24: + IC(2.300 ns) + CELL(1.100 ns) = 74.700 ns; Loc. = LC4_D13; Fanout = 2; REG Node = 'Control:inst3\|74173:inst37\|9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst12|inst41 Control:inst3|74173:inst37|9 } "NODE_NAME" } } { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 152 592 656 232 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 77.100 ns Control:inst3\|74173:inst36\|43~0 25 COMB LC2_D13 17 " "Info: 25: + IC(0.200 ns) + CELL(2.200 ns) = 77.100 ns; Loc. = LC2_D13; Fanout = 17; COMB Node = 'Control:inst3\|74173:inst36\|43~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Control:inst3|74173:inst37|9 Control:inst3|74173:inst36|43~0 } "NODE_NAME" } } { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 320 720 768 352 "43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.700 ns) 82.900 ns MaquinadeStateMain:inst8\|inst1~0 26 COMB LC1_I8 2 " "Info: 26: + IC(4.100 ns) + CELL(1.700 ns) = 82.900 ns; Loc. = LC1_I8; Fanout = 2; COMB Node = 'MaquinadeStateMain:inst8\|inst1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { Control:inst3|74173:inst36|43~0 MaquinadeStateMain:inst8|inst1~0 } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -8 -64 0 40 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(0.000 ns) 84.700 ns MaquinadeStateMain:inst8\|inst 27 REG LC1_I9 9 " "Info: 27: + IC(1.800 ns) + CELL(0.000 ns) = 84.700 ns; Loc. = LC1_I9; Fanout = 9; REG Node = 'MaquinadeStateMain:inst8\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.800 ns" { MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 48 112 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "29.700 ns ( 35.06 % ) " "Info: Total cell delay = 29.700 ns ( 35.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "55.000 ns ( 64.94 % ) " "Info: Total interconnect delay = 55.000 ns ( 64.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.700 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Control:inst3|74173:inst37|9 Control:inst3|74173:inst36|43~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.700 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Control:inst3|74173:inst37|9 {} Control:inst3|74173:inst36|43~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.200ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "108.200 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "108.200 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|9 {} Control:inst3|74173:inst36|42~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst3 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 1.100ns 1.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.700 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Control:inst3|74173:inst37|9 Control:inst3|74173:inst36|43~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.700 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Control:inst3|74173:inst37|9 {} Control:inst3|74173:inst36|43~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.200ns 1.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 48 112 56 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.500 ns - Shortest register register " "Info: - Shortest register to register delay is 0.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MaquinadeStateMain:inst8\|inst 1 REG LC1_I9 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_I9; Fanout = 9; REG Node = 'MaquinadeStateMain:inst8\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 48 112 56 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.300 ns) 0.500 ns MaquinadeStateMain:inst8\|inst3 2 REG LC2_I9 9 " "Info: 2: + IC(0.200 ns) + CELL(0.300 ns) = 0.500 ns; Loc. = LC2_I9; Fanout = 9; REG Node = 'MaquinadeStateMain:inst8\|inst3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { MaquinadeStateMain:inst8|inst MaquinadeStateMain:inst8|inst3 } "NODE_NAME" } } { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 160 224 56 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.300 ns ( 60.00 % ) " "Info: Total cell delay = 0.300 ns ( 60.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 40.00 % ) " "Info: Total interconnect delay = 0.200 ns ( 40.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { MaquinadeStateMain:inst8|inst MaquinadeStateMain:inst8|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { MaquinadeStateMain:inst8|inst {} MaquinadeStateMain:inst8|inst3 {} } { 0.000ns 0.200ns } { 0.000ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "MaquinadeStateMain.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/MaquinadeStateMain.bdf" { { -24 160 224 56 "inst3" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "108.200 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|9 Control:inst3|74173:inst36|42~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "108.200 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|9 {} Control:inst3|74173:inst36|42~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst3 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 1.100ns 1.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "84.700 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Control:inst3|74173:inst37|9 Control:inst3|74173:inst36|43~0 MaquinadeStateMain:inst8|inst1~0 MaquinadeStateMain:inst8|inst } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "84.700 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Control:inst3|74173:inst37|9 {} Control:inst3|74173:inst36|43~0 {} MaquinadeStateMain:inst8|inst1~0 {} MaquinadeStateMain:inst8|inst {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 0.200ns 4.100ns 1.800ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.200ns 1.700ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { MaquinadeStateMain:inst8|inst MaquinadeStateMain:inst8|inst3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "0.500 ns" { MaquinadeStateMain:inst8|inst {} MaquinadeStateMain:inst8|inst3 {} } { 0.000ns 0.200ns } { 0.000ns 0.300ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock_32 Red2 Control:inst3\|74161:inst116\|f74161:sub\|99 119.000 ns register " "Info: tco from clock \"clock_32\" to destination pin \"Red2\" through register \"Control:inst3\|74161:inst116\|f74161:sub\|99\" is 119.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock_32 source 97.100 ns + Longest register " "Info: + Longest clock path from clock \"clock_32\" to source register is 97.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clock_32 1 CLK PIN_79 1 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 1; CLK Node = 'clock_32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_32 } "NODE_NAME" } } { "SemaforoInteligente.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/SemaforoInteligente.bdf" { { -256 -104 64 -240 "clock_32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Divisor:inst12\|inst 2 REG LC1_F6 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_F6; Fanout = 2; REG Node = 'Divisor:inst12\|inst'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { clock_32 Divisor:inst12|inst } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -264 -200 -312 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 6.300 ns Divisor:inst12\|inst25 3 REG LC1_F20 2 " "Info: 3: + IC(2.200 ns) + CELL(1.100 ns) = 6.300 ns; Loc. = LC1_F20; Fanout = 2; REG Node = 'Divisor:inst12\|inst25'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst Divisor:inst12|inst25 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -168 -104 -312 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 8.700 ns Divisor:inst12\|inst26 4 REG LC1_F1 2 " "Info: 4: + IC(1.300 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC1_F1; Fanout = 2; REG Node = 'Divisor:inst12\|inst26'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst12|inst25 Divisor:inst12|inst26 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 -72 -8 -312 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.100 ns) 12.200 ns Divisor:inst12\|inst27 5 REG LC2_F17 2 " "Info: 5: + IC(2.400 ns) + CELL(1.100 ns) = 12.200 ns; Loc. = LC2_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { Divisor:inst12|inst26 Divisor:inst12|inst27 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 24 88 -312 "inst27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.100 ns) 13.500 ns Divisor:inst12\|inst28 6 REG LC1_F17 2 " "Info: 6: + IC(0.200 ns) + CELL(1.100 ns) = 13.500 ns; Loc. = LC1_F17; Fanout = 2; REG Node = 'Divisor:inst12\|inst28'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { Divisor:inst12|inst27 Divisor:inst12|inst28 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -392 120 184 -312 "inst28" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(1.100 ns) 18.300 ns Divisor:inst12\|inst60 7 REG LC1_E7 2 " "Info: 7: + IC(3.700 ns) + CELL(1.100 ns) = 18.300 ns; Loc. = LC1_E7; Fanout = 2; REG Node = 'Divisor:inst12\|inst60'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.800 ns" { Divisor:inst12|inst28 Divisor:inst12|inst60 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -264 -200 -160 "inst60" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 21.500 ns Divisor:inst12\|inst29 8 REG LC1_E17 2 " "Info: 8: + IC(2.100 ns) + CELL(1.100 ns) = 21.500 ns; Loc. = LC1_E17; Fanout = 2; REG Node = 'Divisor:inst12\|inst29'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst60 Divisor:inst12|inst29 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -168 -104 -160 "inst29" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 23.700 ns Divisor:inst12\|inst30 9 REG LC1_E11 2 " "Info: 9: + IC(1.100 ns) + CELL(1.100 ns) = 23.700 ns; Loc. = LC1_E11; Fanout = 2; REG Node = 'Divisor:inst12\|inst30'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst29 Divisor:inst12|inst30 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 -72 -8 -160 "inst30" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 27.000 ns Divisor:inst12\|inst31 10 REG LC1_E24 2 " "Info: 10: + IC(2.200 ns) + CELL(1.100 ns) = 27.000 ns; Loc. = LC1_E24; Fanout = 2; REG Node = 'Divisor:inst12\|inst31'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst12|inst30 Divisor:inst12|inst31 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 24 88 -160 "inst31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 30.000 ns Divisor:inst12\|inst32 11 REG LC1_E41 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 30.000 ns; Loc. = LC1_E41; Fanout = 2; REG Node = 'Divisor:inst12\|inst32'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst31 Divisor:inst12|inst32 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -240 120 184 -160 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 32.900 ns Divisor:inst12\|inst66 12 REG LC1_E51 2 " "Info: 12: + IC(1.800 ns) + CELL(1.100 ns) = 32.900 ns; Loc. = LC1_E51; Fanout = 2; REG Node = 'Divisor:inst12\|inst66'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst32 Divisor:inst12|inst66 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -264 -200 -8 "inst66" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 37.900 ns Divisor:inst12\|inst33 13 REG LC1_D32 2 " "Info: 13: + IC(3.900 ns) + CELL(1.100 ns) = 37.900 ns; Loc. = LC1_D32; Fanout = 2; REG Node = 'Divisor:inst12\|inst33'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst66 Divisor:inst12|inst33 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -168 -104 -8 "inst33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 40.700 ns Divisor:inst12\|inst34 14 REG LC1_D30 2 " "Info: 14: + IC(1.700 ns) + CELL(1.100 ns) = 40.700 ns; Loc. = LC1_D30; Fanout = 2; REG Node = 'Divisor:inst12\|inst34'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst33 Divisor:inst12|inst34 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 -72 -8 -8 "inst34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 43.500 ns Divisor:inst12\|inst35 15 REG LC1_D27 2 " "Info: 15: + IC(1.700 ns) + CELL(1.100 ns) = 43.500 ns; Loc. = LC1_D27; Fanout = 2; REG Node = 'Divisor:inst12\|inst35'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst34 Divisor:inst12|inst35 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 24 88 -8 "inst35" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(1.100 ns) 48.500 ns Divisor:inst12\|inst36 16 REG LC1_H32 2 " "Info: 16: + IC(3.900 ns) + CELL(1.100 ns) = 48.500 ns; Loc. = LC1_H32; Fanout = 2; REG Node = 'Divisor:inst12\|inst36'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Divisor:inst12|inst35 Divisor:inst12|inst36 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { -88 120 184 -8 "inst36" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 51.600 ns Divisor:inst12\|inst72 17 REG LC1_H44 2 " "Info: 17: + IC(2.000 ns) + CELL(1.100 ns) = 51.600 ns; Loc. = LC1_H44; Fanout = 2; REG Node = 'Divisor:inst12\|inst72'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst36 Divisor:inst12|inst72 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -264 -200 144 "inst72" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 54.400 ns Divisor:inst12\|inst37 18 REG LC1_H46 2 " "Info: 18: + IC(1.700 ns) + CELL(1.100 ns) = 54.400 ns; Loc. = LC1_H46; Fanout = 2; REG Node = 'Divisor:inst12\|inst37'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst12|inst72 Divisor:inst12|inst37 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -168 -104 144 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.100 ns) 56.600 ns Divisor:inst12\|inst38 19 REG LC1_H43 2 " "Info: 19: + IC(1.100 ns) + CELL(1.100 ns) = 56.600 ns; Loc. = LC1_H43; Fanout = 2; REG Node = 'Divisor:inst12\|inst38'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|inst37 Divisor:inst12|inst38 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 -72 -8 144 "inst38" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 61.500 ns Divisor:inst12\|inst39 20 REG LC1_D46 2 " "Info: 20: + IC(3.800 ns) + CELL(1.100 ns) = 61.500 ns; Loc. = LC1_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst39'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Divisor:inst12|inst38 Divisor:inst12|inst39 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 24 88 144 "inst39" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 64.500 ns Divisor:inst12\|inst40 21 REG LC1_D33 2 " "Info: 21: + IC(1.900 ns) + CELL(1.100 ns) = 64.500 ns; Loc. = LC1_D33; Fanout = 2; REG Node = 'Divisor:inst12\|inst40'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst12|inst39 Divisor:inst12|inst40 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 64 120 184 144 "inst40" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 67.600 ns Divisor:inst12\|inst78 22 REG LC2_D46 2 " "Info: 22: + IC(2.000 ns) + CELL(1.100 ns) = 67.600 ns; Loc. = LC2_D46; Fanout = 2; REG Node = 'Divisor:inst12\|inst78'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst40 Divisor:inst12|inst78 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -264 -200 296 "inst78" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.100 ns) 71.300 ns Divisor:inst12\|inst41 23 REG LC1_D2 6 " "Info: 23: + IC(2.600 ns) + CELL(1.100 ns) = 71.300 ns; Loc. = LC1_D2; Fanout = 6; REG Node = 'Divisor:inst12\|inst41'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.700 ns" { Divisor:inst12|inst78 Divisor:inst12|inst41 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -168 -104 296 "inst41" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 74.700 ns Divisor:inst12\|inst42 24 REG LC3_D13 2 " "Info: 24: + IC(2.300 ns) + CELL(1.100 ns) = 74.700 ns; Loc. = LC3_D13; Fanout = 2; REG Node = 'Divisor:inst12\|inst42'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst12|inst41 Divisor:inst12|inst42 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 -72 -8 296 "inst42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 77.800 ns Divisor:inst12\|inst43 25 REG LC1_D19 2 " "Info: 25: + IC(2.000 ns) + CELL(1.100 ns) = 77.800 ns; Loc. = LC1_D19; Fanout = 2; REG Node = 'Divisor:inst12\|inst43'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst12|inst42 Divisor:inst12|inst43 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 24 88 296 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 80.700 ns Divisor:inst12\|inst44 26 REG LC1_D15 29 " "Info: 26: + IC(1.800 ns) + CELL(1.100 ns) = 80.700 ns; Loc. = LC1_D15; Fanout = 29; REG Node = 'Divisor:inst12\|inst44'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst12|inst43 Divisor:inst12|inst44 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 216 120 184 296 "inst44" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.100 ns) 86.600 ns Divisor:inst12\|74161:inst112\|f74161:sub\|110 27 REG LC7_D21 2 " "Info: 27: + IC(4.800 ns) + CELL(1.100 ns) = 86.600 ns; Loc. = LC7_D21; Fanout = 2; REG Node = 'Divisor:inst12\|74161:inst112\|f74161:sub\|110'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.000 ns) 88.800 ns Divisor:inst12\|inst1~0 28 COMB LC1_D21 6 " "Info: 28: + IC(0.200 ns) + CELL(2.000 ns) = 88.800 ns; Loc. = LC1_D21; Fanout = 6; COMB Node = 'Divisor:inst12\|inst1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.200 ns" { Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Divisor.bdf" { { 192 704 768 240 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.100 ns) 92.000 ns Divisor:inst12\|74161:inst113\|f74161:sub\|87 29 REG LC1_D4 5 " "Info: 29: + IC(2.100 ns) + CELL(1.100 ns) = 92.000 ns; Loc. = LC1_D4; Fanout = 5; REG Node = 'Divisor:inst12\|74161:inst113\|f74161:sub\|87'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 336 640 704 416 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 95.900 ns Control:inst3\|inst5~0 30 COMB LC3_D9 5 " "Info: 30: + IC(2.000 ns) + CELL(1.900 ns) = 95.900 ns; Loc. = LC3_D9; Fanout = 5; COMB Node = 'Control:inst3\|inst5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 } "NODE_NAME" } } { "Control.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/Control.bdf" { { 160 136 184 224 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.000 ns) 97.100 ns Control:inst3\|74161:inst116\|f74161:sub\|99 31 REG LC8_D13 6 " "Info: 31: + IC(1.200 ns) + CELL(0.000 ns) = 97.100 ns; Loc. = LC8_D13; Fanout = 6; REG Node = 'Control:inst3\|74161:inst116\|f74161:sub\|99'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "34.100 ns ( 35.12 % ) " "Info: Total cell delay = 34.100 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "63.000 ns ( 64.88 % ) " "Info: Total interconnect delay = 63.000 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "97.100 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "97.100 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|99 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.800 ns + Longest register pin " "Info: + Longest register to pin delay is 20.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Control:inst3\|74161:inst116\|f74161:sub\|99 1 REG LC8_D13 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_D13; Fanout = 6; REG Node = 'Control:inst3\|74161:inst116\|f74161:sub\|99'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Control:inst3|74161:inst116|f74161:sub|99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/f74161.bdf" { { 544 640 704 624 "99" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.900 ns) 2.100 ns Control:inst3\|74173:inst36\|42~0 2 COMB LC1_D13 17 " "Info: 2: + IC(0.200 ns) + CELL(1.900 ns) = 2.100 ns; Loc. = LC1_D13; Fanout = 17; COMB Node = 'Control:inst3\|74173:inst36\|42~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { Control:inst3|74161:inst116|f74161:sub|99 Control:inst3|74173:inst36|42~0 } "NODE_NAME" } } { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.900 ns) 6.100 ns 74173:inst31\|42~3 3 COMB LC1_D23 2 " "Info: 3: + IC(2.100 ns) + CELL(1.900 ns) = 6.100 ns; Loc. = LC1_D23; Fanout = 2; COMB Node = '74173:inst31\|42~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Control:inst3|74173:inst36|42~0 74173:inst31|42~3 } "NODE_NAME" } } { "74173.bdf" "" { Schematic "c:/altera/90sp2/quartus/libraries/others/maxplus2/74173.bdf" { { 160 720 768 192 "42" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.600 ns) + CELL(6.100 ns) 20.800 ns Red2 4 PIN PIN_161 0 " "Info: 4: + IC(8.600 ns) + CELL(6.100 ns) = 20.800 ns; Loc. = PIN_161; Fanout = 0; PIN Node = 'Red2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { 74173:inst31|42~3 Red2 } "NODE_NAME" } } { "SemaforoInteligente.bdf" "" { Schematic "C:/Users/Gabriel Yago M/Desktop/2017.2/CD_2017.2/PBLs/3/PBL3/SemaforoInteligente.bdf" { { -352 2336 2512 -336 "Red2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.900 ns ( 47.60 % ) " "Info: Total cell delay = 9.900 ns ( 47.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.900 ns ( 52.40 % ) " "Info: Total interconnect delay = 10.900 ns ( 52.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { Control:inst3|74161:inst116|f74161:sub|99 Control:inst3|74173:inst36|42~0 74173:inst31|42~3 Red2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { Control:inst3|74161:inst116|f74161:sub|99 {} Control:inst3|74173:inst36|42~0 {} 74173:inst31|42~3 {} Red2 {} } { 0.000ns 0.200ns 2.100ns 8.600ns } { 0.000ns 1.900ns 1.900ns 6.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "97.100 ns" { clock_32 Divisor:inst12|inst Divisor:inst12|inst25 Divisor:inst12|inst26 Divisor:inst12|inst27 Divisor:inst12|inst28 Divisor:inst12|inst60 Divisor:inst12|inst29 Divisor:inst12|inst30 Divisor:inst12|inst31 Divisor:inst12|inst32 Divisor:inst12|inst66 Divisor:inst12|inst33 Divisor:inst12|inst34 Divisor:inst12|inst35 Divisor:inst12|inst36 Divisor:inst12|inst72 Divisor:inst12|inst37 Divisor:inst12|inst38 Divisor:inst12|inst39 Divisor:inst12|inst40 Divisor:inst12|inst78 Divisor:inst12|inst41 Divisor:inst12|inst42 Divisor:inst12|inst43 Divisor:inst12|inst44 Divisor:inst12|74161:inst112|f74161:sub|110 Divisor:inst12|inst1~0 Divisor:inst12|74161:inst113|f74161:sub|87 Control:inst3|inst5~0 Control:inst3|74161:inst116|f74161:sub|99 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "97.100 ns" { clock_32 {} clock_32~out {} Divisor:inst12|inst {} Divisor:inst12|inst25 {} Divisor:inst12|inst26 {} Divisor:inst12|inst27 {} Divisor:inst12|inst28 {} Divisor:inst12|inst60 {} Divisor:inst12|inst29 {} Divisor:inst12|inst30 {} Divisor:inst12|inst31 {} Divisor:inst12|inst32 {} Divisor:inst12|inst66 {} Divisor:inst12|inst33 {} Divisor:inst12|inst34 {} Divisor:inst12|inst35 {} Divisor:inst12|inst36 {} Divisor:inst12|inst72 {} Divisor:inst12|inst37 {} Divisor:inst12|inst38 {} Divisor:inst12|inst39 {} Divisor:inst12|inst40 {} Divisor:inst12|inst78 {} Divisor:inst12|inst41 {} Divisor:inst12|inst42 {} Divisor:inst12|inst43 {} Divisor:inst12|inst44 {} Divisor:inst12|74161:inst112|f74161:sub|110 {} Divisor:inst12|inst1~0 {} Divisor:inst12|74161:inst113|f74161:sub|87 {} Control:inst3|inst5~0 {} Control:inst3|74161:inst116|f74161:sub|99 {} } { 0.000ns 0.000ns 1.400ns 2.200ns 1.300ns 2.400ns 0.200ns 3.700ns 2.100ns 1.100ns 2.200ns 1.900ns 1.800ns 3.900ns 1.700ns 1.700ns 3.900ns 2.000ns 1.700ns 1.100ns 3.800ns 1.900ns 2.000ns 2.600ns 2.300ns 2.000ns 1.800ns 4.800ns 0.200ns 2.100ns 2.000ns 1.200ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 2.000ns 1.100ns 1.900ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "20.800 ns" { Control:inst3|74161:inst116|f74161:sub|99 Control:inst3|74173:inst36|42~0 74173:inst31|42~3 Red2 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "20.800 ns" { Control:inst3|74161:inst116|f74161:sub|99 {} Control:inst3|74173:inst36|42~0 {} 74173:inst31|42~3 {} Red2 {} } { 0.000ns 0.200ns 2.100ns 8.600ns } { 0.000ns 1.900ns 1.900ns 6.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 15 16:43:11 2018 " "Info: Processing ended: Thu Feb 15 16:43:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
