Running: D:\BUAA\software\ISE\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj C:\Users\shael\CO\P5\cpu\mips.prj -o mips.exe mips_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/CU.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/Stall.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/RF.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/NPC.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/MW_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/IFU.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/FD_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/EXT.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/EM_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/DM.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/DE_REG.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/CMP.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/ALU.v" into library work
Analyzing Verilog file "C:/Users/shael/CO/P5/cpu/mips.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module CU
Compiling module Stall
Compiling module IFU
Compiling module FD_REG
Compiling module NPC
Compiling module RF
Compiling module EXT
Compiling module CMP
Compiling module DE_REG
Compiling module ALU
Compiling module EM_REG
Compiling module DM
Compiling module MW_REG
Compiling module mips
Compiling module mips_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 15 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 32364 KB
Fuse CPU Usage: 78 ms
