#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000178265e5c50 .scope module, "tb_risc_processor" "tb_risc_processor" 2 4;
 .timescale -9 -12;
L_0000017826592ca0 .functor BUFZ 8, v00000178265d1fe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017826592840 .functor BUFZ 16, v00000178265d2260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000017826592a00 .functor BUFZ 3, L_000001782663b700, C4<000>, C4<000>, C4<000>;
v00000178265d2da0_0 .array/port v00000178265d2da0, 0;
L_0000017826593020 .functor BUFZ 8, v00000178265d2da0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v00000178265d2da0_1 .array/port v00000178265d2da0, 1;
L_0000017826592ae0 .functor BUFZ 8, v00000178265d2da0_1, C4<00000000>, C4<00000000>, C4<00000000>;
v00000178265d2da0_2 .array/port v00000178265d2da0, 2;
L_0000017826592140 .functor BUFZ 8, v00000178265d2da0_2, C4<00000000>, C4<00000000>, C4<00000000>;
v00000178265d2da0_3 .array/port v00000178265d2da0, 3;
L_0000017826592610 .functor BUFZ 8, v00000178265d2da0_3, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017826592c30 .functor BUFZ 1, v00000178265d1360_0, C4<0>, C4<0>, C4<0>;
L_0000017826592680 .functor BUFZ 1, v00000178265d2e40_0, C4<0>, C4<0>, C4<0>;
L_00000178265928b0 .functor BUFZ 8, v00000178265d26c0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000017826592530 .functor BUFZ 8, v00000178265d1b80_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001782663c2e0_0 .net "alu_result", 7 0, L_00000178265928b0;  1 drivers
v000001782663b840_0 .var "clk", 0 0;
v000001782663ba20_0 .net "data_out", 7 0, L_000001782663af80;  1 drivers
v000001782663bfc0_0 .var "external_data_in", 7 0;
v000001782663c420_0 .net "instruction", 15 0, L_0000017826592840;  1 drivers
v000001782663b480_0 .net "mem_write", 0 0, L_0000017826592680;  1 drivers
v000001782663b520_0 .net "opcode", 2 0, L_0000017826592a00;  1 drivers
v000001782663c560_0 .net "pc_current", 7 0, L_0000017826592ca0;  1 drivers
v000001782663bac0_0 .net "pc_src", 0 0, L_0000017826592c30;  1 drivers
v000001782663c880_0 .net "read_data2", 7 0, L_0000017826592530;  1 drivers
v000001782663c920_0 .net "regs_0", 7 0, L_0000017826593020;  1 drivers
v000001782663bc00_0 .net "regs_1", 7 0, L_0000017826592ae0;  1 drivers
v000001782663c9c0_0 .net "regs_2", 7 0, L_0000017826592140;  1 drivers
v000001782663ca60_0 .net "regs_3", 7 0, L_0000017826592610;  1 drivers
v000001782663bf20_0 .var "reset", 0 0;
S_00000178265e4bd0 .scope module, "uut" "risc_processor" 2 12, 3 6 0, S_00000178265e5c50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "external_data_in";
    .port_info 3 /OUTPUT 8 "data_out";
L_00000178265927d0 .functor AND 1, v00000178265d2e40_0, L_000001782663aee0, C4<1>, C4<1>;
L_0000017826650088 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v00000178265d1ea0_0 .net/2u *"_ivl_0", 7 0, L_0000017826650088;  1 drivers
L_00000178266500d0 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v00000178265d1860_0 .net/2u *"_ivl_20", 7 0, L_00000178266500d0;  1 drivers
v00000178265d1540_0 .net *"_ivl_22", 0 0, L_000001782663aee0;  1 drivers
v00000178265d2f80_0 .net *"_ivl_25", 0 0, L_00000178265927d0;  1 drivers
L_0000017826650118 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v00000178265d1680_0 .net/2u *"_ivl_26", 7 0, L_0000017826650118;  1 drivers
v00000178265d2080_0 .net "alu_b", 7 0, L_000001782663b660;  1 drivers
v00000178265d1720_0 .net "alu_op", 1 0, v00000178265d2760_0;  1 drivers
v00000178265bdb30_0 .net "alu_result", 7 0, v00000178265d26c0_0;  1 drivers
v00000178265bdf90_0 .net "alu_src", 0 0, v00000178265d19a0_0;  1 drivers
v00000178265be170_0 .net "clk", 0 0, v000001782663b840_0;  1 drivers
v000001782663b980_0 .net "data_out", 7 0, L_000001782663af80;  alias, 1 drivers
v000001782663b2a0_0 .net "external_data_in", 7 0, v000001782663bfc0_0;  1 drivers
v000001782663b160_0 .net "immediate", 7 0, L_000001782663b7a0;  1 drivers
v000001782663bd40_0 .net "instruction", 15 0, v00000178265d2260_0;  1 drivers
v000001782663c100_0 .net "mem_read", 0 0, v00000178265d29e0_0;  1 drivers
v000001782663bde0_0 .net "mem_read_data", 7 0, v00000178265d2b20_0;  1 drivers
v000001782663c1a0_0 .net "mem_to_reg", 0 0, v00000178265d2940_0;  1 drivers
v000001782663c6a0_0 .net "mem_write", 0 0, v00000178265d2e40_0;  1 drivers
v000001782663c240_0 .net "opcode", 2 0, L_000001782663b700;  1 drivers
v000001782663abc0_0 .net "pc_current", 7 0, v00000178265d1fe0_0;  1 drivers
v000001782663ac60_0 .net "pc_next", 7 0, L_000001782663ad00;  1 drivers
v000001782663c600_0 .net "pc_plus1", 7 0, L_000001782663b5c0;  1 drivers
v000001782663c060_0 .net "pc_src", 0 0, v00000178265d1360_0;  1 drivers
v000001782663c740_0 .net "rd", 1 0, L_000001782663ada0;  1 drivers
v000001782663b340_0 .net "read_data1", 7 0, v00000178265d14a0_0;  1 drivers
v000001782663b8e0_0 .net "read_data2", 7 0, v00000178265d1b80_0;  1 drivers
v000001782663c4c0_0 .net "reg_write", 0 0, v00000178265d1400_0;  1 drivers
v000001782663be80_0 .net "reset", 0 0, v000001782663bf20_0;  1 drivers
v000001782663b3e0_0 .net "rs1", 1 0, L_000001782663bb60;  1 drivers
v000001782663c380_0 .net "rs2", 1 0, L_000001782663ae40;  1 drivers
v000001782663c7e0_0 .net "write_data_reg", 7 0, L_000001782663bca0;  1 drivers
L_000001782663b5c0 .arith/sum 8, v00000178265d1fe0_0, L_0000017826650088;
L_000001782663ad00 .functor MUXZ 8, L_000001782663b5c0, L_000001782663b7a0, v00000178265d1360_0, C4<>;
L_000001782663b700 .part v00000178265d2260_0, 13, 3;
L_000001782663ada0 .part v00000178265d2260_0, 11, 2;
L_000001782663bb60 .part v00000178265d2260_0, 9, 2;
L_000001782663ae40 .part v00000178265d2260_0, 7, 2;
L_000001782663b7a0 .part v00000178265d2260_0, 0, 8;
L_000001782663b660 .functor MUXZ 8, v00000178265d1b80_0, L_000001782663b7a0, v00000178265d19a0_0, C4<>;
L_000001782663bca0 .functor MUXZ 8, v00000178265d26c0_0, v00000178265d2b20_0, v00000178265d2940_0, C4<>;
L_000001782663aee0 .cmp/eq 8, v00000178265d26c0_0, L_00000178266500d0;
L_000001782663af80 .functor MUXZ 8, L_0000017826650118, v00000178265d1b80_0, L_00000178265927d0, C4<>;
S_00000178265dcc80 .scope module, "alu_inst" "alu" 3 106, 3 276 0, S_00000178265e4bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /INPUT 2 "op";
    .port_info 3 /OUTPUT 8 "result";
v00000178265d1e00_0 .net "a", 7 0, v00000178265d14a0_0;  alias, 1 drivers
v00000178265d2440_0 .net "b", 7 0, L_000001782663b660;  alias, 1 drivers
v00000178265d1cc0_0 .net "op", 1 0, v00000178265d2760_0;  alias, 1 drivers
v00000178265d26c0_0 .var "result", 7 0;
E_00000178265d7070 .event anyedge, v00000178265d1cc0_0, v00000178265d1e00_0, v00000178265d2440_0;
S_0000017826594510 .scope module, "ctrl" "control_unit" 3 78, 3 188 0, S_00000178265e4bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "mem_read";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "pc_src";
    .port_info 7 /OUTPUT 1 "mem_to_reg";
v00000178265d2760_0 .var "alu_op", 1 0;
v00000178265d19a0_0 .var "alu_src", 0 0;
v00000178265d29e0_0 .var "mem_read", 0 0;
v00000178265d2940_0 .var "mem_to_reg", 0 0;
v00000178265d2e40_0 .var "mem_write", 0 0;
v00000178265d3160_0 .net "opcode", 2 0, L_000001782663b700;  alias, 1 drivers
v00000178265d1360_0 .var "pc_src", 0 0;
v00000178265d1400_0 .var "reg_write", 0 0;
E_00000178265d70f0 .event anyedge, v00000178265d3160_0;
S_00000178265946a0 .scope module, "dmem" "data_memory" 3 114, 3 296 0, S_00000178265e4bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_read";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 8 "address";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /OUTPUT 8 "read_data";
    .port_info 6 /INPUT 8 "external_data_in";
P_00000178265d76b0 .param/l "IO_ADDRESS" 0 3 306, C4<11111111>;
v00000178265d1a40_0 .net "address", 7 0, v00000178265d26c0_0;  alias, 1 drivers
v00000178265d1900_0 .net "clk", 0 0, v000001782663b840_0;  alias, 1 drivers
v00000178265d3020_0 .net "external_data_in", 7 0, v000001782663bfc0_0;  alias, 1 drivers
v00000178265d23a0_0 .net "mem_read", 0 0, v00000178265d29e0_0;  alias, 1 drivers
v00000178265d2a80_0 .net "mem_write", 0 0, v00000178265d2e40_0;  alias, 1 drivers
v00000178265d2800 .array "ram", 255 0, 7 0;
v00000178265d2b20_0 .var "read_data", 7 0;
v00000178265d1f40_0 .net "write_data", 7 0, v00000178265d1b80_0;  alias, 1 drivers
E_00000178265d7770 .event posedge, v00000178265d1900_0;
S_00000178265b5af0 .scope module, "imem" "instruction_memory" 3 64, 3 155 0, S_00000178265e4bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /OUTPUT 16 "instruction";
v00000178265d2bc0_0 .net "address", 7 0, v00000178265d1fe0_0;  alias, 1 drivers
v00000178265d21c0_0 .net "clk", 0 0, v000001782663b840_0;  alias, 1 drivers
v00000178265d2120_0 .var/i "i", 31 0;
v00000178265d2260_0 .var "instruction", 15 0;
v00000178265d17c0 .array "rom", 255 0, 15 0;
S_00000178265b5c80 .scope module, "pc_inst" "pc" 3 50, 3 139 0, S_00000178265e4bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "next_pc";
    .port_info 3 /OUTPUT 8 "current_pc";
v00000178265d2300_0 .net "clk", 0 0, v000001782663b840_0;  alias, 1 drivers
v00000178265d1fe0_0 .var "current_pc", 7 0;
v00000178265d15e0_0 .net "next_pc", 7 0, L_000001782663ad00;  alias, 1 drivers
v00000178265d2c60_0 .net "reset", 0 0, v000001782663bf20_0;  alias, 1 drivers
E_00000178265d8470/0 .event negedge, v00000178265d2c60_0;
E_00000178265d8470/1 .event posedge, v00000178265d1900_0;
E_00000178265d8470 .event/or E_00000178265d8470/0, E_00000178265d8470/1;
S_00000178265b5e10 .scope module, "rf" "register_file" 3 90, 3 239 0, S_00000178265e4bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 2 "read_reg1";
    .port_info 4 /INPUT 2 "read_reg2";
    .port_info 5 /INPUT 2 "write_reg";
    .port_info 6 /INPUT 8 "write_data";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
v00000178265d2d00_0 .net "clk", 0 0, v000001782663b840_0;  alias, 1 drivers
v00000178265d14a0_0 .var "read_data1", 7 0;
v00000178265d1b80_0 .var "read_data2", 7 0;
v00000178265d1c20_0 .net "read_reg1", 1 0, L_000001782663bb60;  alias, 1 drivers
v00000178265d2580_0 .net "read_reg2", 1 0, L_000001782663ae40;  alias, 1 drivers
v00000178265d30c0_0 .net "reg_write", 0 0, v00000178265d1400_0;  alias, 1 drivers
v00000178265d2da0 .array "regs", 3 0, 7 0;
v00000178265d24e0_0 .net "reset", 0 0, v000001782663bf20_0;  alias, 1 drivers
v00000178265d2ee0_0 .net "write_data", 7 0, L_000001782663bca0;  alias, 1 drivers
v00000178265d1d60_0 .net "write_reg", 1 0, L_000001782663ada0;  alias, 1 drivers
E_00000178265d89b0/0 .event anyedge, v00000178265d1c20_0, v00000178265d2da0_0, v00000178265d2da0_1, v00000178265d2da0_2;
E_00000178265d89b0/1 .event anyedge, v00000178265d2da0_3, v00000178265d2580_0;
E_00000178265d89b0 .event/or E_00000178265d89b0/0, E_00000178265d89b0/1;
    .scope S_00000178265b5c80;
T_0 ;
    %wait E_00000178265d8470;
    %load/vec4 v00000178265d2c60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000178265d1fe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000178265d15e0_0;
    %assign/vec4 v00000178265d1fe0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000178265b5af0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000178265d2120_0, 0, 32;
    %pushi/vec4 18687, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 2304, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 4609, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 29439, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 32772, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v00000178265d2120_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000178265d2120_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v00000178265d2120_0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %load/vec4 v00000178265d2120_0;
    %addi 1, 0, 32;
    %store/vec4 v00000178265d2120_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_00000178265b5af0;
T_2 ;
    %wait E_00000178265d7770;
    %load/vec4 v00000178265d2bc0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000178265d17c0, 4;
    %assign/vec4 v00000178265d2260_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017826594510;
T_3 ;
    %wait E_00000178265d70f0;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v00000178265d2940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178265d1360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v00000178265d2760_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v00000178265d19a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178265d2e40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000178265d29e0_0, 0, 1;
    %store/vec4 v00000178265d1400_0, 0, 1;
    %load/vec4 v00000178265d3160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d1400_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000178265d2760_0, 0, 2;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d1400_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000178265d2760_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d1400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d29e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d19a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000178265d2760_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d2940_0, 0, 1;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d2e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d19a0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000178265d2760_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000178265d1360_0, 0, 1;
    %jmp T_3.7;
T_3.5 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000178265b5e10;
T_4 ;
    %wait E_00000178265d8470;
    %load/vec4 v00000178265d24e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178265d2da0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178265d2da0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178265d2da0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178265d2da0, 0, 4;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000178265d30c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v00000178265d2ee0_0;
    %load/vec4 v00000178265d1d60_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178265d2da0, 0, 4;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000178265b5e10;
T_5 ;
    %wait E_00000178265d89b0;
    %load/vec4 v00000178265d1c20_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000178265d2da0, 4;
    %store/vec4 v00000178265d14a0_0, 0, 8;
    %load/vec4 v00000178265d2580_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v00000178265d2da0, 4;
    %store/vec4 v00000178265d1b80_0, 0, 8;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000178265dcc80;
T_6 ;
    %wait E_00000178265d7070;
    %load/vec4 v00000178265d1cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000178265d26c0_0, 0, 8;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v00000178265d1e00_0;
    %load/vec4 v00000178265d2440_0;
    %add;
    %store/vec4 v00000178265d26c0_0, 0, 8;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v00000178265d1e00_0;
    %load/vec4 v00000178265d2440_0;
    %sub;
    %store/vec4 v00000178265d26c0_0, 0, 8;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000178265946a0;
T_7 ;
    %wait E_00000178265d7770;
    %load/vec4 v00000178265d2a80_0;
    %load/vec4 v00000178265d1a40_0;
    %pushi/vec4 255, 0, 8;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000178265d1f40_0;
    %load/vec4 v00000178265d1a40_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000178265d2800, 0, 4;
T_7.0 ;
    %load/vec4 v00000178265d23a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000178265d1a40_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v00000178265d3020_0;
    %assign/vec4 v00000178265d2b20_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v00000178265d1a40_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000178265d2800, 4;
    %assign/vec4 v00000178265d2b20_0, 0;
T_7.5 ;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000178265e5c50;
T_8 ;
    %delay 5000, 0;
    %load/vec4 v000001782663b840_0;
    %inv;
    %store/vec4 v000001782663b840_0, 0, 1;
    %jmp T_8;
    .thread T_8;
    .scope S_00000178265e5c50;
T_9 ;
    %vpi_call 2 36 "$dumpfile", "risc_processor_tb.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000178265e5c50 {0 0 0};
    %end;
    .thread T_9;
    .scope S_00000178265e5c50;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001782663b840_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001782663bf20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001782663bfc0_0, 0, 8;
    %pushi/vec4 165, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d2800, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d2800, 4, 0;
    %pushi/vec4 18448, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 4608, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 28704, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 32773, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 18687, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %pushi/vec4 7552, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000178265d17c0, 4, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001782663bf20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001782663bf20_0, 0, 1;
    %vpi_call 2 61 "$display", "--- [TEST 1: RESET] ---" {0 0 0};
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 63 "$display", "PC after reset: %h (expected: 00)", v000001782663c560_0 {0 0 0};
    %vpi_call 2 64 "$display", "Registers: R0=%h, R1=%h, R2=%h, R3=%h", v000001782663c920_0, v000001782663bc00_0, v000001782663c9c0_0, v000001782663ca60_0 {0 0 0};
    %vpi_call 2 66 "$display", "\012--- [TEST 2: LOAD] ---" {0 0 0};
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 68 "$display", "After LOAD: R1 = %h (expected: A5)", v000001782663bc00_0 {0 0 0};
    %load/vec4 v000001782663bc00_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_10.0, 6;
    %vpi_call 2 70 "$display", "ERROR: LOAD test failed!" {0 0 0};
    %vpi_call 2 71 "$stop" {0 0 0};
T_10.0 ;
    %vpi_call 2 74 "$display", "\012--- [TEST 3: ADD] ---" {0 0 0};
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 76 "$display", "After ADD: R2 = %h (expected: A5)", v000001782663c9c0_0 {0 0 0};
    %load/vec4 v000001782663c9c0_0;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_10.2, 6;
    %vpi_call 2 78 "$display", "ERROR: ADD test failed!" {0 0 0};
    %vpi_call 2 79 "$stop" {0 0 0};
T_10.2 ;
    %vpi_call 2 82 "$display", "\012--- [TEST 4: STORE] ---" {0 0 0};
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 84 "$display", "mem_write=%b, address=%h, data=%h", v000001782663b480_0, v000001782663c2e0_0, v000001782663c880_0 {0 0 0};
    %vpi_call 2 85 "$display", "Data at 0x20: %h (expected: A5)", &A<v00000178265d2800, 32> {0 0 0};
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000178265d2800, 4;
    %cmpi/ne 165, 0, 8;
    %jmp/0xz  T_10.4, 6;
    %vpi_call 2 87 "$display", "ERROR: STORE test failed!" {0 0 0};
    %vpi_call 2 88 "$stop" {0 0 0};
T_10.4 ;
    %vpi_call 2 91 "$display", "\012--- [TEST 5: JUMP] ---" {0 0 0};
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 93 "$display", "Instruction=%h, Opcode=%b, pc_src=%b", v000001782663c420_0, v000001782663b520_0, v000001782663bac0_0 {0 0 0};
    %vpi_call 2 94 "$display", "PC after JUMP: %h (expected: 05)", v000001782663c560_0 {0 0 0};
    %load/vec4 v000001782663c560_0;
    %cmpi/ne 5, 0, 8;
    %jmp/0xz  T_10.6, 6;
    %vpi_call 2 96 "$display", "ERROR: JUMP test failed!" {0 0 0};
    %vpi_call 2 97 "$stop" {0 0 0};
T_10.6 ;
    %vpi_call 2 100 "$display", "\012--- [TEST 6: I/O READ] ---" {0 0 0};
    %pushi/vec4 240, 0, 8;
    %store/vec4 v000001782663bfc0_0, 0, 8;
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 103 "$display", "R1 after I/O read: %h (expected: F0)", v000001782663bc00_0 {0 0 0};
    %load/vec4 v000001782663bc00_0;
    %cmpi/ne 240, 0, 8;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 105 "$display", "ERROR: I/O read test failed!" {0 0 0};
    %vpi_call 2 106 "$stop" {0 0 0};
T_10.8 ;
    %vpi_call 2 109 "$display", "\012--- [TEST 7: SUB] ---" {0 0 0};
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 111 "$display", "After SUB: R3 = %h (expected: 4B)", v000001782663ca60_0 {0 0 0};
    %load/vec4 v000001782663ca60_0;
    %cmpi/ne 75, 0, 8;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 113 "$display", "ERROR: SUB test failed!" {0 0 0};
    %vpi_call 2 114 "$stop" {0 0 0};
T_10.10 ;
    %vpi_call 2 117 "$display", "\012--- [TEST 8: RESET RECOVERY] ---" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001782663bf20_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001782663bf20_0, 0, 1;
    %wait E_00000178265d7770;
    %delay 1000, 0;
    %vpi_call 2 121 "$display", "PC after reset: %h (expected: 00)", v000001782663c560_0 {0 0 0};
    %load/vec4 v000001782663c560_0;
    %cmpi/ne 0, 0, 8;
    %jmp/0xz  T_10.12, 6;
    %vpi_call 2 123 "$display", "ERROR: Reset failed!" {0 0 0};
    %vpi_call 2 124 "$stop" {0 0 0};
T_10.12 ;
    %vpi_call 2 127 "$display", "\012All tests completed successfully." {0 0 0};
    %vpi_call 2 128 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000178265e5c50;
T_11 ;
    %wait E_00000178265d7770;
    %vpi_call 2 133 "$display", "[%0t] CLK: PC=%h, INST=%h, OP=%b, R1=%h, R2=%h", $time, v000001782663c560_0, v000001782663c420_0, v000001782663b520_0, v000001782663bc00_0, v000001782663c9c0_0 {0 0 0};
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "risc_processor_tb.v";
    "./risc_processor.v";
