Fitter report for FPGAdesign
Tue Jul 06 03:34:38 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. Dual Purpose and Dedicated Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. PLL Summary
 17. PLL Usage
 18. I/O Assignment Warnings
 19. Fitter Resource Utilization by Entity
 20. Delay Chain Summary
 21. Pad To Core Delay Chain Fanout
 22. Control Signals
 23. Global & Other Fast Signals
 24. Fitter RAM Summary
 25. |Modified16|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ALTSYNCRAM
 26. |Modified16|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ALTSYNCRAM
 27. |Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ALTSYNCRAM
 28. |Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ALTSYNCRAM
 29. |Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ALTSYNCRAM
 30. |Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ALTSYNCRAM
 31. |Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ALTSYNCRAM
 32. |Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ALTSYNCRAM
 33. |Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ALTSYNCRAM
 34. |Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ALTSYNCRAM
 35. |Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ALTSYNCRAM
 36. |Modified16|core:core5|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_0801:auto_generated|ALTSYNCRAM
 37. |Modified16|core:core6|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_1801:auto_generated|ALTSYNCRAM
 38. |Modified16|core:core4|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_v701:auto_generated|ALTSYNCRAM
 39. |Modified16|core:core3|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_u701:auto_generated|ALTSYNCRAM
 40. |Modified16|core:core0|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_r701:auto_generated|ALTSYNCRAM
 41. |Modified16|core:core2|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_t701:auto_generated|ALTSYNCRAM
 42. |Modified16|core:core1|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_s701:auto_generated|ALTSYNCRAM
 43. Routing Usage Summary
 44. LAB Logic Elements
 45. LAB-wide Signals
 46. LAB Signals Sourced
 47. LAB Signals Sourced Out
 48. LAB Distinct Inputs
 49. I/O Rules Summary
 50. I/O Rules Details
 51. I/O Rules Matrix
 52. Fitter Device Options
 53. Operating Settings and Conditions
 54. Estimated Delay Added for Hold Timing Summary
 55. Estimated Delay Added for Hold Timing Details
 56. Fitter Messages
 57. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Tue Jul 06 03:34:38 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; FPGAdesign                                  ;
; Top-level Entity Name              ; Modified16                                  ;
; Family                             ; Cyclone IV GX                               ;
; Device                             ; EP4CGX22CF19C6                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 5,283 / 21,280 ( 25 % )                     ;
;     Total combinational functions  ; 5,132 / 21,280 ( 24 % )                     ;
;     Dedicated logic registers      ; 1,500 / 21,280 ( 7 % )                      ;
; Total registers                    ; 1500                                        ;
; Total pins                         ; 102 / 167 ( 61 % )                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 46,096 / 774,144 ( 6 % )                    ;
; Embedded Multiplier 9-bit elements ; 0 / 80 ( 0 % )                              ;
; Total GXB Receiver Channel PCS     ; 0 / 4 ( 0 % )                               ;
; Total GXB Receiver Channel PMA     ; 0 / 4 ( 0 % )                               ;
; Total GXB Transmitter Channel PCS  ; 0 / 4 ( 0 % )                               ;
; Total GXB Transmitter Channel PMA  ; 0 / 4 ( 0 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; auto                                  ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Generate GXB Reconfig MIF                                          ; Off                                   ; Off                                   ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_40MHz                            ; FREQ_40MHz                            ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   2.0%      ;
;     Processor 4            ;   2.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 7043 ) ; 0.00 % ( 0 / 7043 )        ; 0.00 % ( 0 / 7043 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 7043 ) ; 0.00 % ( 0 / 7043 )        ; 0.00 % ( 0 / 7043 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 6745 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 286 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/output_files/FPGAdesign.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 5,283 / 21,280 ( 25 % )    ;
;     -- Combinational with no register       ; 3783                       ;
;     -- Register only                        ; 151                        ;
;     -- Combinational with a register        ; 1349                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 2573                       ;
;     -- 3 input functions                    ; 1354                       ;
;     -- <=2 input functions                  ; 1205                       ;
;     -- Register only                        ; 151                        ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 4033                       ;
;     -- arithmetic mode                      ; 1099                       ;
;                                             ;                            ;
; Total registers*                            ; 1,500 / 22,031 ( 7 % )     ;
;     -- Dedicated logic registers            ; 1,500 / 21,280 ( 7 % )     ;
;     -- I/O registers                        ; 0 / 751 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 389 / 1,330 ( 29 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 102 / 167 ( 61 % )         ;
;     -- Clock pins                           ; 1 / 6 ( 17 % )             ;
;     -- Dedicated input pins                 ; 3 / 16 ( 19 % )            ;
;                                             ;                            ;
; M9Ks                                        ; 18 / 84 ( 21 % )           ;
; Total block memory bits                     ; 46,096 / 774,144 ( 6 % )   ;
; Total block memory implementation bits      ; 165,888 / 774,144 ( 21 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )             ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global signals                              ; 4                          ;
;     -- Global clocks                        ; 4 / 20 ( 20 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )              ;
; GXB Receiver channel PCSs                   ; 0 / 4 ( 0 % )              ;
; GXB Receiver channel PMAs                   ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PCSs                ; 0 / 4 ( 0 % )              ;
; GXB Transmitter channel PMAs                ; 0 / 4 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 3 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 4.7% / 4.3% / 5.3%         ;
; Peak interconnect usage (total/H/V)         ; 19.6% / 18.3% / 21.6%      ;
; Maximum fan-out                             ; 1299                       ;
; Highest non-global fan-out                  ; 55                         ;
; Total fan-out                               ; 21097                      ;
; Average fan-out                             ; 3.01                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                  ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ;
;                                             ;                       ;                       ;                                ;
; Total logic elements                        ; 5094 / 21280 ( 24 % ) ; 189 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- Combinational with no register       ; 3706                  ; 77                    ; 0                              ;
;     -- Register only                        ; 136                   ; 15                    ; 0                              ;
;     -- Combinational with a register        ; 1252                  ; 97                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 2508                  ; 65                    ; 0                              ;
;     -- 3 input functions                    ; 1286                  ; 68                    ; 0                              ;
;     -- <=2 input functions                  ; 1164                  ; 41                    ; 0                              ;
;     -- Register only                        ; 136                   ; 15                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;
;     -- normal mode                          ; 3867                  ; 166                   ; 0                              ;
;     -- arithmetic mode                      ; 1091                  ; 8                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total registers                             ; 1388                  ; 112                   ; 0                              ;
;     -- Dedicated logic registers            ; 1388 / 21280 ( 7 % )  ; 112 / 21280 ( < 1 % ) ; 0 / 21280 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 377 / 1330 ( 28 % )   ; 19 / 1330 ( 1 % )     ; 0 / 1330 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 102                   ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )        ; 0 / 80 ( 0 % )                 ;
; Total memory bits                           ; 46096                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 165888                ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 18 / 84 ( 21 % )      ; 0 / 84 ( 0 % )        ; 0 / 84 ( 0 % )                 ;
; Clock control block                         ; 3 / 24 ( 12 % )       ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ;
;                                             ;                       ;                       ;                                ;
; Connections                                 ;                       ;                       ;                                ;
;     -- Input Connections                    ; 262                   ; 163                   ; 1                              ;
;     -- Registered Input Connections         ; 135                   ; 120                   ; 0                              ;
;     -- Output Connections                   ; 248                   ; 145                   ; 33                             ;
;     -- Registered Output Connections        ; 16                    ; 145                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 20764                 ; 1102                  ; 41                             ;
;     -- Registered Connections               ; 6787                  ; 745                   ; 0                              ;
;                                             ;                       ;                       ;                                ;
; External Connections                        ;                       ;                       ;                                ;
;     -- Top                                  ; 168                   ; 308                   ; 34                             ;
;     -- sld_hub:auto_hub                     ; 308                   ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 34                    ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;
;     -- Input Ports                          ; 58                    ; 74                    ; 1                              ;
;     -- Output Ports                         ; 102                   ; 91                    ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 53                    ; 0                              ;
;                                             ;                       ;                       ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 2                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 28                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 46                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 51                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 60                    ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                              ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+
; CLOCK_50 ; V12   ; 4        ; 27           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[0]    ; B16   ; 7        ; 38           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[10]   ; B5    ; 8        ; 5            ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[11]   ; C15   ; 7        ; 41           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[12]   ; A15   ; 7        ; 34           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[13]   ; C8    ; 8        ; 14           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[14]   ; D6    ; 8        ; 7            ; 41           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[15]   ; V9    ; 3        ; 21           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[16]   ; A10   ; 8        ; 23           ; 41           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[17]   ; V11   ; 4        ; 27           ; 0            ; 7            ; 33                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[1]    ; U12   ; 4        ; 31           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[2]    ; R8    ; 3        ; 14           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[3]    ; T13   ; 4        ; 41           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[4]    ; R7    ; 3        ; 7            ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[5]    ; E10   ; 7        ; 29           ; 41           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[6]    ; V10   ; 3        ; 21           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[7]    ; T12   ; 4        ; 31           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[8]    ; T10   ; 3        ; 23           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
; SW[9]    ; B9    ; 8        ; 21           ; 41           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; Off         ; --                        ; Fitter               ; no        ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+---------------------------+----------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; HEX0[0]  ; M18   ; 5        ; 52           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[1]  ; A17   ; 7        ; 46           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[2]  ; G15   ; 6        ; 52           ; 28           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[3]  ; J16   ; 6        ; 52           ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[4]  ; U15   ; 4        ; 41           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[5]  ; L18   ; 5        ; 52           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX0[6]  ; U18   ; 4        ; 46           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[0]  ; E15   ; 6        ; 52           ; 32           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[1]  ; F16   ; 6        ; 52           ; 32           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[2]  ; D17   ; 6        ; 52           ; 31           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[3]  ; E16   ; 6        ; 52           ; 32           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[4]  ; F15   ; 6        ; 52           ; 32           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[5]  ; G16   ; 6        ; 52           ; 27           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX1[6]  ; D18   ; 6        ; 52           ; 31           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[0]  ; C17   ; 7        ; 48           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[1]  ; D13   ; 7        ; 41           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[2]  ; C14   ; 7        ; 43           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[3]  ; C16   ; 7        ; 48           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[4]  ; D16   ; 7        ; 46           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[5]  ; E12   ; 7        ; 41           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX2[6]  ; D15   ; 7        ; 46           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[0]  ; R16   ; 5        ; 52           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[1]  ; R17   ; 5        ; 52           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[2]  ; R15   ; 4        ; 50           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[3]  ; T18   ; 5        ; 52           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[4]  ; P15   ; 4        ; 50           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[5]  ; F18   ; 6        ; 52           ; 30           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX3[6]  ; P16   ; 5        ; 52           ; 10           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[0]  ; A18   ; 7        ; 46           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[1]  ; D14   ; 7        ; 43           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[2]  ; N17   ; 5        ; 52           ; 16           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[3]  ; T16   ; 4        ; 46           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[4]  ; V18   ; 4        ; 46           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[5]  ; K15   ; 5        ; 52           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX4[6]  ; N18   ; 5        ; 52           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[0]  ; U16   ; 4        ; 41           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[1]  ; N16   ; 5        ; 52           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[2]  ; V17   ; 4        ; 43           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[3]  ; P12   ; 4        ; 38           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[4]  ; T15   ; 4        ; 48           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[5]  ; T17   ; 4        ; 46           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX5[6]  ; R14   ; 4        ; 48           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX6[0]  ; M17   ; 5        ; 52           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX6[1]  ; R18   ; 5        ; 52           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX6[2]  ; N15   ; 5        ; 52           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX6[3]  ; L16   ; 5        ; 52           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX6[4]  ; M16   ; 5        ; 52           ; 15           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX6[5]  ; L15   ; 5        ; 52           ; 13           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX6[6]  ; P18   ; 5        ; 52           ; 12           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX7[0]  ; J17   ; 6        ; 52           ; 23           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX7[1]  ; H16   ; 6        ; 52           ; 28           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX7[2]  ; E18   ; 6        ; 52           ; 30           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX7[3]  ; G18   ; 6        ; 52           ; 25           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX7[4]  ; K16   ; 5        ; 52           ; 18           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX7[5]  ; F17   ; 6        ; 52           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; HEX7[6]  ; G17   ; 6        ; 52           ; 27           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[0]  ; A14   ; 7        ; 34           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[1]  ; D12   ; 7        ; 31           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[2]  ; B13   ; 7        ; 31           ; 41           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[3]  ; A9    ; 8        ; 16           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[4]  ; U13   ; 4        ; 29           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[5]  ; A13   ; 7        ; 31           ; 41           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[6]  ; V15   ; 4        ; 34           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[7]  ; D11   ; 7        ; 31           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDG[8]  ; C10   ; 8        ; 25           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[0]  ; V8    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[10] ; D10   ; 7        ; 29           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[11] ; A11   ; 8        ; 23           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[12] ; T14   ; 4        ; 41           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[13] ; B15   ; 7        ; 41           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[14] ; B10   ; 8        ; 21           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[15] ; T11   ; 4        ; 31           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[16] ; B18   ; 7        ; 50           ; 41           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[17] ; R13   ; 4        ; 36           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[1]  ; N7    ; 3        ; 10           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[2]  ; V16   ; 4        ; 43           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[3]  ; C7    ; 8        ; 10           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[4]  ; R11   ; 4        ; 31           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[5]  ; R10   ; 3        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[6]  ; C18   ; 7        ; 50           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[7]  ; A6    ; 8        ; 7            ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[8]  ; C9    ; 8        ; 18           ; 41           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; LEDR[9]  ; R12   ; 4        ; 36           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                              ;
+----------+----------------------+--------------------------+---------------------+---------------------------+
; Location ; Pin Name             ; Reserved As              ; User Signal Name    ; Pin Type                  ;
+----------+----------------------+--------------------------+---------------------+---------------------------+
; P4       ; MSEL2                ; -                        ; -                   ; Dedicated Programming Pin ;
; R5       ; MSEL1                ; -                        ; -                   ; Dedicated Programming Pin ;
; T5       ; MSEL0                ; -                        ; -                   ; Dedicated Programming Pin ;
; U4       ; CONF_DONE            ; -                        ; -                   ; Dedicated Programming Pin ;
; V4       ; nSTATUS              ; -                        ; -                   ; Dedicated Programming Pin ;
; R6       ; DIFFIO_B1n, NCEO     ; Use as programming pin   ; ~ALTERA_NCEO~       ; Dual Purpose Pin          ;
; G18      ; DIFFIO_R6n, DEV_OE   ; Use as regular IO        ; HEX7[3]             ; Dual Purpose Pin          ;
; E18      ; DIFFIO_R4n, DEV_CLRn ; Use as regular IO        ; HEX7[2]             ; Dual Purpose Pin          ;
; A4       ; DATA0                ; As input tri-stated      ; ~ALTERA_DATA0~      ; Dual Purpose Pin          ;
; B4       ; ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO~       ; Dual Purpose Pin          ;
; C5       ; NCSO                 ; As input tri-stated      ; ~ALTERA_NCSO~       ; Dual Purpose Pin          ;
; D5       ; DCLK                 ; As output driving ground ; ~ALTERA_DCLK~       ; Dual Purpose Pin          ;
; C4       ; nCONFIG              ; -                        ; -                   ; Dedicated Programming Pin ;
; D3       ; nCE                  ; -                        ; -                   ; Dedicated Programming Pin ;
; D4       ; TDI                  ; -                        ; altera_reserved_tdi ; JTAG Pin                  ;
; E5       ; TCK                  ; -                        ; altera_reserved_tck ; JTAG Pin                  ;
; E3       ; TMS                  ; -                        ; altera_reserved_tms ; JTAG Pin                  ;
; E4       ; TDO                  ; -                        ; altera_reserved_tdo ; JTAG Pin                  ;
+----------+----------------------+--------------------------+---------------------+---------------------------+


+-------------------------------------------------------------------------------+
; I/O Bank Usage                                                                ;
+----------+------------------+---------------+--------------+------------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCCLKIN Voltage ;
+----------+------------------+---------------+--------------+------------------+
; QL0      ; 0 / 16 ( 0 % )   ; --            ; --           ; --               ;
; 3        ; 9 / 26 ( 35 % )  ; 2.5V          ; --           ; --               ;
; 3A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 4        ; 25 / 28 ( 89 % ) ; 2.5V          ; --           ; --               ;
; 5        ; 18 / 20 ( 90 % ) ; 2.5V          ; --           ; --               ;
; 6        ; 16 / 18 ( 89 % ) ; 2.5V          ; --           ; --               ;
; 7        ; 23 / 28 ( 82 % ) ; 2.5V          ; --           ; --               ;
; 8A       ; 0 / 2 ( 0 % )    ; --            ; --           ; 2.5V             ;
; 8        ; 12 / 23 ( 52 % ) ; 2.5V          ; --           ; --               ;
; 9        ; 4 / 4 ( 100 % )  ; 2.5V          ; --           ; --               ;
+----------+------------------+---------------+--------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                               ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                   ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A4       ; 168        ; 9        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; A5       ; 165        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A6       ; 161        ; 8        ; LEDR[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A7       ; 157        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A8       ; 153        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A9       ; 154        ; 8        ; LEDG[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 147        ; 8        ; SW[16]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ; 148        ; 8        ; LEDR[11]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A12      ; 141        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 137        ; 7        ; LEDG[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A14      ; 133        ; 7        ; LEDG[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ; 134        ; 7        ; SW[12]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ; 129        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A17      ; 121        ; 7        ; HEX0[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A18      ; 122        ; 7        ; HEX4[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B1       ; 1          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 0          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B4       ; 169        ; 9        ; ~ALTERA_ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; B5       ; 166        ; 8        ; SW[10]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 162        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B7       ; 158        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B9       ; 149        ; 8        ; SW[9]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 150        ; 8        ; LEDR[14]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B12      ; 142        ; 7        ; GND+                                             ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 138        ; 7        ; LEDG[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B15      ; 125        ; 7        ; LEDR[13]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B16      ; 130        ; 7        ; SW[0]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B18      ; 116        ; 7        ; LEDR[16]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C4       ; 172        ; 9        ; ^nCONFIG                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; C5       ; 170        ; 9        ; ~ALTERA_NCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP  ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; C6       ; 163        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C7       ; 159        ; 8        ; LEDR[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 156        ; 8        ; SW[13]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 151        ; 8        ; LEDR[8]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 145        ; 8        ; LEDG[8]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 146        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C12      ; 131        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C13      ; 132        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C14      ; 123        ; 7        ; HEX2[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C15      ; 126        ; 7        ; SW[11]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 117        ; 7        ; HEX2[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 118        ; 7        ; HEX2[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; C18      ; 115        ; 7        ; LEDR[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D1       ; 3          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D2       ; 2          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D3       ; 173        ; 9        ; ^nCE                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; D4       ; 174        ; 9        ; altera_reserved_tdi                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; D5       ; 171        ; 9        ; ~ALTERA_DCLK~                                    ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; On           ;
; D6       ; 164        ; 8        ; SW[14]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 160        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D8       ; 155        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 152        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ; 139        ; 7        ; LEDR[10]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 135        ; 7        ; LEDG[7]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 136        ; 7        ; LEDG[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 127        ; 7        ; HEX2[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 124        ; 7        ; HEX4[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 119        ; 7        ; HEX2[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D16      ; 120        ; 7        ; HEX2[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 110        ; 6        ; HEX1[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D18      ; 109        ; 6        ; HEX1[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ; 176        ; 9        ; altera_reserved_tms                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E4       ; 177        ; 9        ; altera_reserved_tdo                              ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E5       ; 175        ; 9        ; altera_reserved_tck                              ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; E6       ; 167        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E7       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E10      ; 140        ; 7        ; SW[5]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 128        ; 7        ; HEX2[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E15      ; 113        ; 6        ; HEX1[0]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E16      ; 111        ; 6        ; HEX1[3]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 107        ; 6        ; HEX7[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F1       ; 5          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 4          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F4       ;            ; 9        ; VCCIO9                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ;            ; 8        ; VCCIO8                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F9       ;            ; 8A       ; VCC_CLKIN8A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F10      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F11      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; 7        ; VCCIO7                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F15      ; 114        ; 6        ; HEX1[4]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 112        ; 6        ; HEX1[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F17      ; 102        ; 6        ; HEX7[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F18      ; 108        ; 6        ; HEX3[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G5       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 143        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G10      ; 144        ; 8A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 105        ; 6        ; HEX0[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G16      ; 104        ; 6        ; HEX1[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G17      ; 103        ; 6        ; HEX7[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G18      ; 101        ; 6        ; HEX7[3]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H1       ; 7          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H2       ; 6          ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; H16      ; 106        ; 6        ; HEX7[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; H17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H18      ; 97         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J15      ;            ; 6        ; VCCIO6                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; J16      ; 100        ; 6        ; HEX0[3]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J17      ; 99         ; 6        ; HEX7[0]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; J18      ; 98         ; 6        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 9          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 8          ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 92         ; 5        ; HEX4[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K16      ; 91         ; 5        ; HEX7[4]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; K17      ; 96         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K18      ; 95         ; 5        ; GND+                                             ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L3       ;            ; --       ; VCCH_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L13      ;            ; --       ; VCCA                                             ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ; 86         ; 5        ; HEX6[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L16      ; 85         ; 5        ; HEX6[3]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; L17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 93         ; 5        ; HEX0[5]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M1       ; 11         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 10         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M3       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 31         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ; 47         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M10      ; 48         ; 3A       ; GXB_GND*                                         ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCD_PLL                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ; 5        ; VCCIO5                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M16      ; 88         ; 5        ; HEX6[4]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M17      ; 87         ; 5        ; HEX6[0]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; M18      ; 94         ; 5        ; HEX0[0]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N3       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N4       ;            ;          ; VCCINT                                           ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 21         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 22         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ; 32         ; 3        ; LEDR[1]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; N8       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N9       ;            ; 3A       ; VCC_CLKIN3A                                      ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N12      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N13      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N14      ;            ; 4        ; VCCIO4                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; N15      ; 77         ; 5        ; HEX6[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N16      ; 78         ; 5        ; HEX5[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N17      ; 90         ; 5        ; HEX4[2]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; N18      ; 89         ; 5        ; HEX4[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P1       ; 13         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P2       ; 12         ; QL0      ; GXB_NC                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P4       ; 16         ; 3        ; ^MSEL2                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 23         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P7       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ; 3        ; VCCIO3                                           ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P10      ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ; 61         ; 4        ; HEX5[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P13      ; 62         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 75         ; 4        ; HEX3[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P16      ; 79         ; 5        ; HEX3[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; P17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P18      ; 83         ; 5        ; HEX6[6]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ; --       ; VCCL_GXB                                         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R5       ; 17         ; 3        ; ^MSEL1                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R6       ; 24         ; 3        ; ~ALTERA_NCEO~ / RESERVED_OUTPUT_OPEN_DRAIN       ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R7       ; 29         ; 3        ; SW[4]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R8       ; 36         ; 3        ; SW[2]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R9       ; 39         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R10      ; 46         ; 3        ; LEDR[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R11      ; 53         ; 4        ; LEDR[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R12      ; 59         ; 4        ; LEDR[9]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R13      ; 60         ; 4        ; LEDR[17]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R14      ; 73         ; 4        ; HEX5[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R15      ; 76         ; 4        ; HEX3[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; R16      ; 80         ; 5        ; HEX3[0]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R17      ; 82         ; 5        ; HEX3[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; R18      ; 84         ; 5        ; HEX6[1]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; T1       ; 15         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ; 14         ; QL0      ; GXB_GND*                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T3       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T4       ;            ; --       ; VCCA_GXB                                         ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T5       ; 18         ; 3        ; ^MSEL0                                           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 25         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 30         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 35         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T9       ; 40         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T10      ; 43         ; 3        ; SW[8]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T11      ; 54         ; 4        ; LEDR[15]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T12      ; 55         ; 4        ; SW[7]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T13      ; 63         ; 4        ; SW[3]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T14      ; 64         ; 4        ; LEDR[12]                                         ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T15      ; 74         ; 4        ; HEX5[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T16      ; 71         ; 4        ; HEX4[3]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T17      ; 72         ; 4        ; HEX5[5]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; T18      ; 81         ; 5        ; HEX3[3]                                          ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; U1       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U4       ; 19         ; 3        ; ^CONF_DONE                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; U5       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ; 26         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U7       ; 33         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U8       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 37         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U10      ; 44         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; U11      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U12      ; 56         ; 4        ; SW[1]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U13      ; 51         ; 4        ; LEDG[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U14      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U15      ; 65         ; 4        ; HEX0[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U16      ; 66         ; 4        ; HEX5[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; U17      ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U18      ; 69         ; 4        ; HEX0[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V1       ;            ;          ; RREF                                             ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                                              ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V3       ;            ;          ; NC                                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 20         ; 3        ; ^nSTATUS                                         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; V5       ; 27         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V6       ; 28         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V7       ; 34         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V8       ; 38         ; 3        ; LEDR[0]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V9       ; 41         ; 3        ; SW[15]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V10      ; 42         ; 3        ; SW[6]                                            ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V11      ; 49         ; 4        ; SW[17]                                           ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V12      ; 50         ; 4        ; CLOCK_50                                         ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V13      ; 52         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V14      ; 57         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                  ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; V15      ; 58         ; 4        ; LEDG[6]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V16      ; 67         ; 4        ; LEDR[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V17      ; 68         ; 4        ; HEX5[2]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; V18      ; 70         ; 4        ; HEX4[4]                                          ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
+----------+------------+----------+--------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                     ;
+-------------------------------+-----------------------------------------------------------------+
; Name                          ; PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|pll1 ;
+-------------------------------+-----------------------------------------------------------------+
; SDC pin name                  ; PLL1|altpll_component|auto_generated|pll1                       ;
; PLL type                      ; MPLL                                                            ;
; PLL mode                      ; Normal                                                          ;
; Compensate clock              ; clock0                                                          ;
; Compensated input/output pins ; --                                                              ;
; Switchover type               ; --                                                              ;
; Input frequency 0             ; 50.0 MHz                                                        ;
; Input frequency 1             ; --                                                              ;
; Nominal PFD frequency         ; 50.0 MHz                                                        ;
; Nominal VCO frequency         ; 1000.0 MHz                                                      ;
; VCO post scale K counter      ; --                                                              ;
; VCO frequency control         ; Auto                                                            ;
; VCO phase shift step          ; 125 ps                                                          ;
; VCO multiply                  ; --                                                              ;
; VCO divide                    ; --                                                              ;
; DPA multiply                  ; --                                                              ;
; DPA divide                    ; --                                                              ;
; DPA divider counter value     ; 1                                                               ;
; Freq min lock                 ; 30.01 MHz                                                       ;
; Freq max lock                 ; 65.02 MHz                                                       ;
; M VCO Tap                     ; 0                                                               ;
; M Initial                     ; 1                                                               ;
; M value                       ; 20                                                              ;
; N value                       ; 1                                                               ;
; Charge pump current           ; setting 1                                                       ;
; Loop filter resistance        ; setting 27                                                      ;
; Loop filter capacitance       ; setting 0                                                       ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                            ;
; Bandwidth type                ; Medium                                                          ;
; Real time reconfigurable      ; Off                                                             ;
; Scan chain MIF file           ; --                                                              ;
; Preserve PLL counter order    ; Off                                                             ;
; PLL location                  ; PLL_1                                                           ;
; Inclk0 signal                 ; CLOCK_50                                                        ;
; Inclk1 signal                 ; --                                                              ;
; Inclk0 signal type            ; Dedicated Pin                                                   ;
; Inclk1 signal type            ; --                                                              ;
+-------------------------------+-----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; Name                                                                        ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                     ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+
; PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 20   ; 1   ; 1000.0 MHz       ; 0 (0 ps)    ; 45.00 (125 ps)   ; 50/50      ; C0      ; Bypass        ; --         ; --            ; 1       ; 0       ; PLL1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+--------------------------------------------------+


+------------------------------------------+
; I/O Assignment Warnings                  ;
+----------+-------------------------------+
; Pin Name ; Reason                        ;
+----------+-------------------------------+
; LEDG[0]  ; Incomplete set of assignments ;
; LEDG[1]  ; Incomplete set of assignments ;
; LEDG[2]  ; Incomplete set of assignments ;
; LEDG[3]  ; Incomplete set of assignments ;
; LEDG[4]  ; Incomplete set of assignments ;
; LEDG[5]  ; Incomplete set of assignments ;
; LEDG[6]  ; Incomplete set of assignments ;
; LEDG[7]  ; Incomplete set of assignments ;
; LEDG[8]  ; Incomplete set of assignments ;
; LEDR[0]  ; Incomplete set of assignments ;
; LEDR[1]  ; Incomplete set of assignments ;
; LEDR[2]  ; Incomplete set of assignments ;
; LEDR[3]  ; Incomplete set of assignments ;
; LEDR[4]  ; Incomplete set of assignments ;
; LEDR[5]  ; Incomplete set of assignments ;
; LEDR[6]  ; Incomplete set of assignments ;
; LEDR[7]  ; Incomplete set of assignments ;
; LEDR[8]  ; Incomplete set of assignments ;
; LEDR[9]  ; Incomplete set of assignments ;
; LEDR[10] ; Incomplete set of assignments ;
; LEDR[11] ; Incomplete set of assignments ;
; LEDR[12] ; Incomplete set of assignments ;
; LEDR[13] ; Incomplete set of assignments ;
; LEDR[14] ; Incomplete set of assignments ;
; LEDR[15] ; Incomplete set of assignments ;
; LEDR[16] ; Incomplete set of assignments ;
; LEDR[17] ; Incomplete set of assignments ;
; SW[0]    ; Incomplete set of assignments ;
; SW[1]    ; Incomplete set of assignments ;
; SW[2]    ; Incomplete set of assignments ;
; SW[3]    ; Incomplete set of assignments ;
; SW[4]    ; Incomplete set of assignments ;
; SW[5]    ; Incomplete set of assignments ;
; SW[6]    ; Incomplete set of assignments ;
; SW[7]    ; Incomplete set of assignments ;
; SW[8]    ; Incomplete set of assignments ;
; SW[9]    ; Incomplete set of assignments ;
; SW[10]   ; Incomplete set of assignments ;
; SW[11]   ; Incomplete set of assignments ;
; SW[12]   ; Incomplete set of assignments ;
; SW[13]   ; Incomplete set of assignments ;
; SW[14]   ; Incomplete set of assignments ;
; SW[15]   ; Incomplete set of assignments ;
; HEX4[0]  ; Incomplete set of assignments ;
; HEX4[1]  ; Incomplete set of assignments ;
; HEX4[2]  ; Incomplete set of assignments ;
; HEX4[3]  ; Incomplete set of assignments ;
; HEX4[4]  ; Incomplete set of assignments ;
; HEX4[5]  ; Incomplete set of assignments ;
; HEX4[6]  ; Incomplete set of assignments ;
; HEX5[0]  ; Incomplete set of assignments ;
; HEX5[1]  ; Incomplete set of assignments ;
; HEX5[2]  ; Incomplete set of assignments ;
; HEX5[3]  ; Incomplete set of assignments ;
; HEX5[4]  ; Incomplete set of assignments ;
; HEX5[5]  ; Incomplete set of assignments ;
; HEX5[6]  ; Incomplete set of assignments ;
; HEX6[0]  ; Incomplete set of assignments ;
; HEX6[1]  ; Incomplete set of assignments ;
; HEX6[2]  ; Incomplete set of assignments ;
; HEX6[3]  ; Incomplete set of assignments ;
; HEX6[4]  ; Incomplete set of assignments ;
; HEX6[5]  ; Incomplete set of assignments ;
; HEX6[6]  ; Incomplete set of assignments ;
; HEX7[0]  ; Incomplete set of assignments ;
; HEX7[1]  ; Incomplete set of assignments ;
; HEX7[2]  ; Incomplete set of assignments ;
; HEX7[3]  ; Incomplete set of assignments ;
; HEX7[4]  ; Incomplete set of assignments ;
; HEX7[5]  ; Incomplete set of assignments ;
; HEX7[6]  ; Incomplete set of assignments ;
; HEX0[0]  ; Incomplete set of assignments ;
; HEX0[1]  ; Incomplete set of assignments ;
; HEX0[2]  ; Incomplete set of assignments ;
; HEX0[3]  ; Incomplete set of assignments ;
; HEX0[4]  ; Incomplete set of assignments ;
; HEX0[5]  ; Incomplete set of assignments ;
; HEX0[6]  ; Incomplete set of assignments ;
; HEX1[0]  ; Incomplete set of assignments ;
; HEX1[1]  ; Incomplete set of assignments ;
; HEX1[2]  ; Incomplete set of assignments ;
; HEX1[3]  ; Incomplete set of assignments ;
; HEX1[4]  ; Incomplete set of assignments ;
; HEX1[5]  ; Incomplete set of assignments ;
; HEX1[6]  ; Incomplete set of assignments ;
; HEX2[0]  ; Incomplete set of assignments ;
; HEX2[1]  ; Incomplete set of assignments ;
; HEX2[2]  ; Incomplete set of assignments ;
; HEX2[3]  ; Incomplete set of assignments ;
; HEX2[4]  ; Incomplete set of assignments ;
; HEX2[5]  ; Incomplete set of assignments ;
; HEX2[6]  ; Incomplete set of assignments ;
; HEX3[0]  ; Incomplete set of assignments ;
; HEX3[1]  ; Incomplete set of assignments ;
; HEX3[2]  ; Incomplete set of assignments ;
; HEX3[3]  ; Incomplete set of assignments ;
; HEX3[4]  ; Incomplete set of assignments ;
; HEX3[5]  ; Incomplete set of assignments ;
; HEX3[6]  ; Incomplete set of assignments ;
; SW[16]   ; Incomplete set of assignments ;
; SW[17]   ; Incomplete set of assignments ;
; CLOCK_50 ; Incomplete set of assignments ;
; LEDG[0]  ; Missing location assignment   ;
; LEDG[1]  ; Missing location assignment   ;
; LEDG[2]  ; Missing location assignment   ;
; LEDG[3]  ; Missing location assignment   ;
; LEDG[4]  ; Missing location assignment   ;
; LEDG[5]  ; Missing location assignment   ;
; LEDG[6]  ; Missing location assignment   ;
; LEDG[7]  ; Missing location assignment   ;
; LEDG[8]  ; Missing location assignment   ;
; LEDR[0]  ; Missing location assignment   ;
; LEDR[1]  ; Missing location assignment   ;
; LEDR[2]  ; Missing location assignment   ;
; LEDR[3]  ; Missing location assignment   ;
; LEDR[4]  ; Missing location assignment   ;
; LEDR[5]  ; Missing location assignment   ;
; LEDR[6]  ; Missing location assignment   ;
; LEDR[7]  ; Missing location assignment   ;
; LEDR[8]  ; Missing location assignment   ;
; LEDR[9]  ; Missing location assignment   ;
; LEDR[10] ; Missing location assignment   ;
; LEDR[11] ; Missing location assignment   ;
; LEDR[12] ; Missing location assignment   ;
; LEDR[13] ; Missing location assignment   ;
; LEDR[14] ; Missing location assignment   ;
; LEDR[15] ; Missing location assignment   ;
; LEDR[16] ; Missing location assignment   ;
; LEDR[17] ; Missing location assignment   ;
; SW[0]    ; Missing location assignment   ;
; SW[1]    ; Missing location assignment   ;
; SW[2]    ; Missing location assignment   ;
; SW[3]    ; Missing location assignment   ;
; SW[4]    ; Missing location assignment   ;
; SW[5]    ; Missing location assignment   ;
; SW[6]    ; Missing location assignment   ;
; SW[7]    ; Missing location assignment   ;
; SW[8]    ; Missing location assignment   ;
; SW[9]    ; Missing location assignment   ;
; SW[10]   ; Missing location assignment   ;
; SW[11]   ; Missing location assignment   ;
; SW[12]   ; Missing location assignment   ;
; SW[13]   ; Missing location assignment   ;
; SW[14]   ; Missing location assignment   ;
; SW[15]   ; Missing location assignment   ;
; HEX4[0]  ; Missing location assignment   ;
; HEX4[1]  ; Missing location assignment   ;
; HEX4[2]  ; Missing location assignment   ;
; HEX4[3]  ; Missing location assignment   ;
; HEX4[4]  ; Missing location assignment   ;
; HEX4[5]  ; Missing location assignment   ;
; HEX4[6]  ; Missing location assignment   ;
; HEX5[0]  ; Missing location assignment   ;
; HEX5[1]  ; Missing location assignment   ;
; HEX5[2]  ; Missing location assignment   ;
; HEX5[3]  ; Missing location assignment   ;
; HEX5[4]  ; Missing location assignment   ;
; HEX5[5]  ; Missing location assignment   ;
; HEX5[6]  ; Missing location assignment   ;
; HEX6[0]  ; Missing location assignment   ;
; HEX6[1]  ; Missing location assignment   ;
; HEX6[2]  ; Missing location assignment   ;
; HEX6[3]  ; Missing location assignment   ;
; HEX6[4]  ; Missing location assignment   ;
; HEX6[5]  ; Missing location assignment   ;
; HEX6[6]  ; Missing location assignment   ;
; HEX7[0]  ; Missing location assignment   ;
; HEX7[1]  ; Missing location assignment   ;
; HEX7[2]  ; Missing location assignment   ;
; HEX7[3]  ; Missing location assignment   ;
; HEX7[4]  ; Missing location assignment   ;
; HEX7[5]  ; Missing location assignment   ;
; HEX7[6]  ; Missing location assignment   ;
; HEX0[0]  ; Missing location assignment   ;
; HEX0[1]  ; Missing location assignment   ;
; HEX0[2]  ; Missing location assignment   ;
; HEX0[3]  ; Missing location assignment   ;
; HEX0[4]  ; Missing location assignment   ;
; HEX0[5]  ; Missing location assignment   ;
; HEX0[6]  ; Missing location assignment   ;
; HEX1[0]  ; Missing location assignment   ;
; HEX1[1]  ; Missing location assignment   ;
; HEX1[2]  ; Missing location assignment   ;
; HEX1[3]  ; Missing location assignment   ;
; HEX1[4]  ; Missing location assignment   ;
; HEX1[5]  ; Missing location assignment   ;
; HEX1[6]  ; Missing location assignment   ;
; HEX2[0]  ; Missing location assignment   ;
; HEX2[1]  ; Missing location assignment   ;
; HEX2[2]  ; Missing location assignment   ;
; HEX2[3]  ; Missing location assignment   ;
; HEX2[4]  ; Missing location assignment   ;
; HEX2[5]  ; Missing location assignment   ;
; HEX2[6]  ; Missing location assignment   ;
; HEX3[0]  ; Missing location assignment   ;
; HEX3[1]  ; Missing location assignment   ;
; HEX3[2]  ; Missing location assignment   ;
; HEX3[3]  ; Missing location assignment   ;
; HEX3[4]  ; Missing location assignment   ;
; HEX3[5]  ; Missing location assignment   ;
; HEX3[6]  ; Missing location assignment   ;
; SW[16]   ; Missing location assignment   ;
; SW[17]   ; Missing location assignment   ;
; CLOCK_50 ; Missing location assignment   ;
+----------+-------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                    ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |Modified16                                                                                                                             ; 5283 (6)    ; 1500 (0)                  ; 0 (0)         ; 46096       ; 18   ; 0            ; 0       ; 0         ; 0         ; 102  ; 0            ; 3783 (6)     ; 151 (0)           ; 1349 (0)         ; |Modified16                                                                                                                                                                                                                                                                                                                                            ; Modified16                        ; work         ;
;    |DRAM:DRAM1|                                                                                                                         ; 66 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 30 (0)           ; |Modified16|DRAM:DRAM1                                                                                                                                                                                                                                                                                                                                 ; DRAM                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 66 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 30 (0)           ; |Modified16|DRAM:DRAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_1hm1:auto_generated|                                                                                               ; 66 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 30 (0)           ; |Modified16|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_1hm1                   ; work         ;
;             |altsyncram_rmc2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_rmc2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 66 (43)     ; 37 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (15)      ; 7 (7)             ; 30 (21)          ; |Modified16|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |Modified16|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |IRAM:IRAM1|                                                                                                                         ; 66 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 30 (0)           ; |Modified16|IRAM:IRAM1                                                                                                                                                                                                                                                                                                                                 ; IRAM                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 66 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 30 (0)           ; |Modified16|IRAM:IRAM1|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                 ; altsyncram                        ; work         ;
;          |altsyncram_3um1:auto_generated|                                                                                               ; 66 (0)      ; 37 (0)                    ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (0)       ; 7 (0)             ; 30 (0)           ; |Modified16|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated                                                                                                                                                                                                                                                                  ; altsyncram_3um1                   ; work         ;
;             |altsyncram_o3d2:altsyncram1|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2048        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1                                                                                                                                                                                                                                      ; altsyncram_o3d2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 66 (43)     ; 37 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 29 (15)      ; 7 (7)             ; 30 (21)          ; |Modified16|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                        ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |Modified16|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                     ; sld_rom_sr                        ; work         ;
;    |MemController8:drammemc|                                                                                                            ; 289 (289)   ; 80 (80)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 209 (209)    ; 0 (0)             ; 80 (80)          ; |Modified16|MemController8:drammemc                                                                                                                                                                                                                                                                                                                    ; MemController8                    ; work         ;
;    |MemController8:irammemc|                                                                                                            ; 227 (227)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 156 (156)    ; 46 (46)           ; 25 (25)          ; |Modified16|MemController8:irammemc                                                                                                                                                                                                                                                                                                                    ; MemController8                    ; work         ;
;    |PLL:PLL1|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|PLL:PLL1                                                                                                                                                                                                                                                                                                                                   ; PLL                               ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|PLL:PLL1|altpll:altpll_component                                                                                                                                                                                                                                                                                                           ; altpll                            ; work         ;
;          |PLL_altpll:auto_generated|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                                 ; PLL_altpll                        ; work         ;
;    |char7:C11|                                                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C11                                                                                                                                                                                                                                                                                                                                  ; char7                             ; work         ;
;    |char7:C1|                                                                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C1                                                                                                                                                                                                                                                                                                                                   ; char7                             ; work         ;
;    |char7:C21|                                                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C21                                                                                                                                                                                                                                                                                                                                  ; char7                             ; work         ;
;    |char7:C2|                                                                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C2                                                                                                                                                                                                                                                                                                                                   ; char7                             ; work         ;
;    |char7:C31|                                                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C31                                                                                                                                                                                                                                                                                                                                  ; char7                             ; work         ;
;    |char7:C3|                                                                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C3                                                                                                                                                                                                                                                                                                                                   ; char7                             ; work         ;
;    |char7:C41|                                                                                                                          ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C41                                                                                                                                                                                                                                                                                                                                  ; char7                             ; work         ;
;    |char7:C4|                                                                                                                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |Modified16|char7:C4                                                                                                                                                                                                                                                                                                                                   ; char7                             ; work         ;
;    |clkdiv:clkdiv1|                                                                                                                     ; 110 (110)   ; 65 (65)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 45 (45)      ; 0 (0)             ; 65 (65)          ; |Modified16|clkdiv:clkdiv1                                                                                                                                                                                                                                                                                                                             ; clkdiv                            ; work         ;
;    |core:core0|                                                                                                                         ; 610 (0)     ; 154 (0)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 448 (0)      ; 12 (0)            ; 150 (0)          ; |Modified16|core:core0                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 243 (53)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 235 (45)     ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|ALU:ALUAC                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_hlm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hlm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_kdm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_kdm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (71)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                 ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_4et:auto_generated|                                                                                                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated                                                                                                                                                                                                                                                                                ; mult_4et                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                                                         ; alt_mac_mult                      ; work         ;
;                   |mac_mult_vvg1:auto_generated|                                                                                        ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated                                                                                                                                                                                                                            ; mac_mult_vvg1                     ; work         ;
;                      |mult_nrl:mult1|                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1                                                                                                                                                                                                             ; mult_nrl                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 73 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 12 (0)           ; |Modified16|core:core0|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                             ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 73 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (0)       ; 0 (0)             ; 12 (0)           ; |Modified16|core:core0|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                   ; lpm_mux                           ; work         ;
;             |mux_t0d:auto_generated|                                                                                                    ; 73 (73)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 61 (61)      ; 0 (0)             ; 12 (12)          ; |Modified16|core:core0|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_t0d:auto_generated                                                                                                                                                                                                                                                            ; mux_t0d                           ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 118 (118)   ; 26 (26)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 34 (34)          ; |Modified16|core:core0|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_r701:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_r701:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_r701                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 8 (8)             ; 8 (8)            ; |Modified16|core:core0|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 4 (4)             ; 12 (12)          ; |Modified16|core:core0|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 13 (13)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:IRreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:IRreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 12 (12)          ; |Modified16|core:core0|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                              ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core0|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                               ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                                     ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                           ; lpm_mux                           ; work         ;
;             |mux_bvc:auto_generated|                                                                                                    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core0|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_bvc:auto_generated                                                                                                                                                                                                                                                    ; mux_bvc                           ; work         ;
;    |core:core10|                                                                                                                        ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core10                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core10|Control_Unit:CU1                                                                                                                                                                                                                                                                                                               ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_i901:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_i901                   ; work         ;
;    |core:core11|                                                                                                                        ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core11                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core11|Control_Unit:CU1                                                                                                                                                                                                                                                                                                               ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_j901:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_j901                   ; work         ;
;    |core:core12|                                                                                                                        ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core12                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core12|Control_Unit:CU1                                                                                                                                                                                                                                                                                                               ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_k901:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_k901                   ; work         ;
;    |core:core13|                                                                                                                        ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core13                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core13|Control_Unit:CU1                                                                                                                                                                                                                                                                                                               ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_l901:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_l901                   ; work         ;
;    |core:core14|                                                                                                                        ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core14                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core14|Control_Unit:CU1                                                                                                                                                                                                                                                                                                               ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_m901:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_m901                   ; work         ;
;    |core:core15|                                                                                                                        ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core15                                                                                                                                                                                                                                                                                                                                ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core15|Control_Unit:CU1                                                                                                                                                                                                                                                                                                               ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_n901:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_n901                   ; work         ;
;    |core:core1|                                                                                                                         ; 609 (0)     ; 154 (0)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 447 (0)      ; 10 (0)            ; 152 (0)          ; |Modified16|core:core1                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 244 (53)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 236 (45)     ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|ALU:ALUAC                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 74 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_hlm:auto_generated|                                                                                             ; 74 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hlm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 74 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 74 (74)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (74)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_kdm:auto_generated|                                                                                             ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_kdm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 71 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 71 (70)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 71 (70)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                 ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_4et:auto_generated|                                                                                                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated                                                                                                                                                                                                                                                                                ; mult_4et                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                                                         ; alt_mac_mult                      ; work         ;
;                   |mac_mult_vvg1:auto_generated|                                                                                        ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated                                                                                                                                                                                                                            ; mac_mult_vvg1                     ; work         ;
;                      |mult_nrl:mult1|                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1                                                                                                                                                                                                             ; mult_nrl                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 14 (0)           ; |Modified16|core:core1|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                             ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 58 (0)       ; 0 (0)             ; 14 (0)           ; |Modified16|core:core1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                   ; lpm_mux                           ; work         ;
;             |mux_t0d:auto_generated|                                                                                                    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 58 (58)      ; 0 (0)             ; 14 (14)          ; |Modified16|core:core1|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_t0d:auto_generated                                                                                                                                                                                                                                                            ; mux_t0d                           ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 119 (119)   ; 26 (26)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 85 (85)      ; 0 (0)             ; 34 (34)          ; |Modified16|core:core1|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_s701:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_s701:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_s701                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 6 (6)             ; 10 (10)          ; |Modified16|core:core1|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 4 (4)             ; 12 (12)          ; |Modified16|core:core1|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:IRreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:IRreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                              ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core1|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                               ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                                     ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                           ; lpm_mux                           ; work         ;
;             |mux_bvc:auto_generated|                                                                                                    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core1|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_bvc:auto_generated                                                                                                                                                                                                                                                    ; mux_bvc                           ; work         ;
;    |core:core2|                                                                                                                         ; 607 (0)     ; 154 (0)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 444 (0)      ; 9 (0)             ; 154 (0)          ; |Modified16|core:core2                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 244 (54)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 236 (46)     ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|ALU:ALUAC                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_hlm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hlm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_kdm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_kdm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (71)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                 ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_4et:auto_generated|                                                                                                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated                                                                                                                                                                                                                                                                                ; mult_4et                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                                                         ; alt_mac_mult                      ; work         ;
;                   |mac_mult_vvg1:auto_generated|                                                                                        ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated                                                                                                                                                                                                                            ; mac_mult_vvg1                     ; work         ;
;                      |mult_nrl:mult1|                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1                                                                                                                                                                                                             ; mult_nrl                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 15 (0)           ; |Modified16|core:core2|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                             ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 15 (0)           ; |Modified16|core:core2|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                   ; lpm_mux                           ; work         ;
;             |mux_t0d:auto_generated|                                                                                                    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 15 (15)          ; |Modified16|core:core2|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_t0d:auto_generated                                                                                                                                                                                                                                                            ; mux_t0d                           ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 118 (118)   ; 26 (26)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 83 (83)      ; 0 (0)             ; 35 (35)          ; |Modified16|core:core2|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_t701:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_t701:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_t701                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 4 (4)             ; 12 (12)          ; |Modified16|core:core2|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 5 (5)             ; 11 (11)          ; |Modified16|core:core2|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:IRreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:IRreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                              ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core2|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                               ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                                     ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                           ; lpm_mux                           ; work         ;
;             |mux_bvc:auto_generated|                                                                                                    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core2|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_bvc:auto_generated                                                                                                                                                                                                                                                    ; mux_bvc                           ; work         ;
;    |core:core3|                                                                                                                         ; 610 (0)     ; 146 (0)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 464 (0)      ; 10 (0)            ; 136 (0)          ; |Modified16|core:core3                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 246 (54)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 238 (46)     ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|ALU:ALUAC                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_hlm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hlm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 74 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_kdm:auto_generated|                                                                                             ; 74 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_kdm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 74 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 74 (73)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 74 (73)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                 ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_4et:auto_generated|                                                                                                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated                                                                                                                                                                                                                                                                                ; mult_4et                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                                                         ; alt_mac_mult                      ; work         ;
;                   |mac_mult_vvg1:auto_generated|                                                                                        ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated                                                                                                                                                                                                                            ; mac_mult_vvg1                     ; work         ;
;                      |mult_nrl:mult1|                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1                                                                                                                                                                                                             ; mult_nrl                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 6 (0)            ; |Modified16|core:core3|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                             ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (0)       ; 0 (0)             ; 6 (0)            ; |Modified16|core:core3|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                   ; lpm_mux                           ; work         ;
;             |mux_t0d:auto_generated|                                                                                                    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 66 (66)      ; 0 (0)             ; 6 (6)            ; |Modified16|core:core3|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_t0d:auto_generated                                                                                                                                                                                                                                                            ; mux_t0d                           ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 118 (118)   ; 26 (26)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 26 (26)          ; |Modified16|core:core3|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_u701:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_u701:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_u701                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 4 (4)             ; 12 (12)          ; |Modified16|core:core3|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 6 (6)             ; 10 (10)          ; |Modified16|core:core3|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |Modified16|core:core3|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                              ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core3|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                               ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                                     ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                           ; lpm_mux                           ; work         ;
;             |mux_bvc:auto_generated|                                                                                                    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core3|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_bvc:auto_generated                                                                                                                                                                                                                                                    ; mux_bvc                           ; work         ;
;    |core:core4|                                                                                                                         ; 615 (0)     ; 154 (0)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 453 (0)      ; 18 (0)            ; 144 (0)          ; |Modified16|core:core4                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 243 (53)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 234 (45)     ; 0 (0)             ; 9 (8)            ; |Modified16|core:core4|ALU:ALUAC                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 73 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 73 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_hlm:auto_generated|                                                                                             ; 73 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 73 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hlm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 73 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 73 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 73 (73)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 73 (73)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 1 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_kdm:auto_generated|                                                                                             ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 1 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_kdm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 71 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 1 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 71 (70)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (69)      ; 0 (0)             ; 1 (1)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                 ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_4et:auto_generated|                                                                                                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated                                                                                                                                                                                                                                                                                ; mult_4et                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                                                         ; alt_mac_mult                      ; work         ;
;                   |mac_mult_vvg1:auto_generated|                                                                                        ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated                                                                                                                                                                                                                            ; mac_mult_vvg1                     ; work         ;
;                      |mult_nrl:mult1|                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1                                                                                                                                                                                                             ; mult_nrl                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 13 (0)           ; |Modified16|core:core4|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                             ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 13 (0)           ; |Modified16|core:core4|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                   ; lpm_mux                           ; work         ;
;             |mux_t0d:auto_generated|                                                                                                    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 13 (13)          ; |Modified16|core:core4|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_t0d:auto_generated                                                                                                                                                                                                                                                            ; mux_t0d                           ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 118 (118)   ; 26 (26)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 92 (92)      ; 0 (0)             ; 26 (26)          ; |Modified16|core:core4|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_v701:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_v701:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_v701                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 13 (13)          ; |Modified16|core:core4|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 7 (7)             ; 9 (9)            ; |Modified16|core:core4|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:IRreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 0 (0)            ; |Modified16|core:core4|Module_Reg:IRreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                              ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core4|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                               ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                                     ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                           ; lpm_mux                           ; work         ;
;             |mux_bvc:auto_generated|                                                                                                    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core4|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_bvc:auto_generated                                                                                                                                                                                                                                                    ; mux_bvc                           ; work         ;
;    |core:core5|                                                                                                                         ; 605 (0)     ; 154 (0)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 443 (0)      ; 8 (0)             ; 154 (0)          ; |Modified16|core:core5                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 243 (53)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 235 (45)     ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|ALU:ALUAC                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_hlm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hlm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (72)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_kdm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_kdm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (71)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                 ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_4et:auto_generated|                                                                                                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated                                                                                                                                                                                                                                                                                ; mult_4et                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                                                         ; alt_mac_mult                      ; work         ;
;                   |mac_mult_vvg1:auto_generated|                                                                                        ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated                                                                                                                                                                                                                            ; mac_mult_vvg1                     ; work         ;
;                      |mult_nrl:mult1|                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1                                                                                                                                                                                                             ; mult_nrl                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 16 (0)           ; |Modified16|core:core5|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                             ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 16 (0)           ; |Modified16|core:core5|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                   ; lpm_mux                           ; work         ;
;             |mux_t0d:auto_generated|                                                                                                    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 56 (56)      ; 0 (0)             ; 16 (16)          ; |Modified16|core:core5|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_t0d:auto_generated                                                                                                                                                                                                                                                            ; mux_t0d                           ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 118 (118)   ; 26 (26)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 34 (34)          ; |Modified16|core:core5|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_0801:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_0801:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_0801                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 5 (5)             ; 11 (11)          ; |Modified16|core:core5|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 13 (13)          ; |Modified16|core:core5|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:IRreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:IRreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                              ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core5|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                               ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                                     ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                           ; lpm_mux                           ; work         ;
;             |mux_bvc:auto_generated|                                                                                                    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core5|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_bvc:auto_generated                                                                                                                                                                                                                                                    ; mux_bvc                           ; work         ;
;    |core:core6|                                                                                                                         ; 606 (0)     ; 154 (0)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 444 (0)      ; 9 (0)             ; 153 (0)          ; |Modified16|core:core6                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |ALU:ALUAC|                                                                                                                       ; 243 (55)    ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 235 (47)     ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|ALU:ALUAC                                                                                                                                                                                                                                                                                                                       ; ALU                               ; work         ;
;          |lpm_divide:Div0|                                                                                                              ; 70 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Div0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_hlm:auto_generated|                                                                                             ; 70 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_hlm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 70 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 70 (70)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 70 (70)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Div0|lpm_divide_hlm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;          |lpm_divide:Mod0|                                                                                                              ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                       ; lpm_divide                        ; work         ;
;             |lpm_divide_kdm:auto_generated|                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated                                                                                                                                                                                                                                                                         ; lpm_divide_kdm                    ; work         ;
;                |sign_div_unsign_fkh:divider|                                                                                            ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider                                                                                                                                                                                                                                             ; sign_div_unsign_fkh               ; work         ;
;                   |alt_u_div_i4f:divider|                                                                                               ; 72 (71)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 72 (71)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider                                                                                                                                                                                                                       ; alt_u_div_i4f                     ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_divide:Mod0|lpm_divide_kdm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_i4f:divider|add_sub_8pc:add_sub_1                                                                                                                                                                                                 ; add_sub_8pc                       ; work         ;
;          |lpm_mult:Mult0|                                                                                                               ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                        ; lpm_mult                          ; work         ;
;             |mult_4et:auto_generated|                                                                                                   ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated                                                                                                                                                                                                                                                                                ; mult_4et                          ; work         ;
;                |alt_mac_mult:mac_mult1|                                                                                                 ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1                                                                                                                                                                                                                                                         ; alt_mac_mult                      ; work         ;
;                   |mac_mult_vvg1:auto_generated|                                                                                        ; 46 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated                                                                                                                                                                                                                            ; mac_mult_vvg1                     ; work         ;
;                      |mult_nrl:mult1|                                                                                                   ; 46 (46)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 46 (46)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|ALU:ALUAC|lpm_mult:Mult0|mult_4et:auto_generated|alt_mac_mult:mac_mult1|mac_mult_vvg1:auto_generated|mult_nrl:mult1                                                                                                                                                                                                             ; mult_nrl                          ; work         ;
;       |BUS_MUX:BUS_MSelect|                                                                                                             ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 15 (0)           ; |Modified16|core:core6|BUS_MUX:BUS_MSelect                                                                                                                                                                                                                                                                                                             ; BUS_MUX                           ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 72 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 15 (0)           ; |Modified16|core:core6|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                                   ; lpm_mux                           ; work         ;
;             |mux_t0d:auto_generated|                                                                                                    ; 72 (72)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 57 (57)      ; 0 (0)             ; 15 (15)          ; |Modified16|core:core6|BUS_MUX:BUS_MSelect|lpm_mux:LPM_MUX_component|mux_t0d:auto_generated                                                                                                                                                                                                                                                            ; mux_t0d                           ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 118 (118)   ; 26 (26)                   ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 84 (84)      ; 0 (0)             ; 34 (34)          ; |Modified16|core:core6|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_1801:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 5120        ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_1801:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_1801                   ; work         ;
;       |Module_RP_CP:CPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 4 (4)             ; 12 (12)          ; |Modified16|core:core6|Module_RP_CP:CPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_RP_CP:RPreg|                                                                                                              ; 27 (27)     ; 16 (16)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 11 (11)      ; 5 (5)             ; 11 (11)          ; |Modified16|core:core6|Module_RP_CP:RPreg                                                                                                                                                                                                                                                                                                              ; Module_RP_CP                      ; work         ;
;       |Module_Reg:ADDRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:ADDRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:EOPCreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:EOPCreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:GSPreg|                                                                                                               ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:GSPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:IRreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:IRreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:MULRreg|                                                                                                              ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:MULRreg                                                                                                                                                                                                                                                                                                              ; Module_Reg                        ; work         ;
;       |Module_Reg:MVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:MVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:PCreg|                                                                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:PCreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_Reg:STPreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:STPreg                                                                                                                                                                                                                                                                                                               ; Module_Reg                        ; work         ;
;       |Module_Reg:WVreg|                                                                                                                ; 9 (9)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_Reg:WVreg                                                                                                                                                                                                                                                                                                                ; Module_Reg                        ; work         ;
;       |Module_RegF:CIDreg|                                                                                                              ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_RegF:CIDreg                                                                                                                                                                                                                                                                                                              ; Module_RegF                       ; work         ;
;       |Module_RegF:MCreg|                                                                                                               ; 16 (16)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 8 (8)            ; |Modified16|core:core6|Module_RegF:MCreg                                                                                                                                                                                                                                                                                                               ; Module_RegF                       ; work         ;
;       |Pointer_MUX:Pointer_MSelect|                                                                                                     ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|Pointer_MUX:Pointer_MSelect                                                                                                                                                                                                                                                                                                     ; Pointer_MUX                       ; work         ;
;          |lpm_mux:LPM_MUX_component|                                                                                                    ; 16 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (0)       ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component                                                                                                                                                                                                                                                                           ; lpm_mux                           ; work         ;
;             |mux_bvc:auto_generated|                                                                                                    ; 16 (16)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 0 (0)            ; |Modified16|core:core6|Pointer_MUX:Pointer_MSelect|lpm_mux:LPM_MUX_component|mux_bvc:auto_generated                                                                                                                                                                                                                                                    ; mux_bvc                           ; work         ;
;    |core:core7|                                                                                                                         ; 5 (0)       ; 4 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 4 (0)            ; |Modified16|core:core7                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 4 (4)            ; |Modified16|core:core7|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:WideOr11_rtl_0|                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;             |altsyncram_2801:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 16          ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_2801                   ; work         ;
;    |core:core8|                                                                                                                         ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core8                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core8|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_9801:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_9801                   ; work         ;
;    |core:core9|                                                                                                                         ; 7 (0)       ; 3 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (0)        ; 0 (0)             ; 3 (0)            ; |Modified16|core:core9                                                                                                                                                                                                                                                                                                                                 ; core                              ; work         ;
;       |Control_Unit:CU1|                                                                                                                ; 7 (7)       ; 3 (3)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |Modified16|core:core9|Control_Unit:CU1                                                                                                                                                                                                                                                                                                                ; Control_Unit                      ; work         ;
;          |altsyncram:Selector0_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0                                                                                                                                                                                                                                                                                     ; altsyncram                        ; work         ;
;             |altsyncram_a801:auto_generated|                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 768         ; 1    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated                                                                                                                                                                                                                                                      ; altsyncram_a801                   ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 189 (1)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 77 (1)       ; 15 (0)            ; 97 (0)           ; |Modified16|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 188 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (0)       ; 15 (0)            ; 97 (0)           ; |Modified16|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 188 (0)     ; 112 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (0)       ; 15 (0)            ; 97 (0)           ; |Modified16|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 188 (7)     ; 112 (6)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 76 (1)       ; 15 (3)            ; 97 (0)           ; |Modified16|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 184 (0)     ; 106 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 75 (0)       ; 12 (0)            ; 97 (0)           ; |Modified16|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 184 (144)   ; 106 (78)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 75 (63)      ; 12 (10)           ; 97 (72)          ; |Modified16|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |Modified16|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 21 (21)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 17 (17)          ; |Modified16|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+-----------+------+--------------+--------------+-------------------+------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                      ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+----------+----------+---------------+---------------+-----------------------+-----+------+
; LEDG[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDG[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[12] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[13] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[14] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[15] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[16] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LEDR[17] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[0]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[1]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[2]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[3]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[4]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[5]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[6]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[7]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[8]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[9]    ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[10]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[11]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[12]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[13]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[14]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; SW[15]   ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX4[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX5[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX6[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX7[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SW[16]   ; Input    ; (6) 1313 ps   ; --            ; --                    ; --  ; --   ;
; SW[17]   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; CLOCK_50 ; Input    ; --            ; --            ; --                    ; --  ; --   ;
+----------+----------+---------------+---------------+-----------------------+-----+------+


+-----------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                  ;
+-----------------------------------+-------------------+---------+
; Source Pin / Fanout               ; Pad To Core Index ; Setting ;
+-----------------------------------+-------------------+---------+
; SW[0]                             ;                   ;         ;
; SW[1]                             ;                   ;         ;
; SW[2]                             ;                   ;         ;
; SW[3]                             ;                   ;         ;
; SW[4]                             ;                   ;         ;
; SW[5]                             ;                   ;         ;
; SW[6]                             ;                   ;         ;
; SW[7]                             ;                   ;         ;
; SW[8]                             ;                   ;         ;
; SW[9]                             ;                   ;         ;
; SW[10]                            ;                   ;         ;
; SW[11]                            ;                   ;         ;
; SW[12]                            ;                   ;         ;
; SW[13]                            ;                   ;         ;
; SW[14]                            ;                   ;         ;
; SW[15]                            ;                   ;         ;
; SW[16]                            ;                   ;         ;
;      - clkdiv:clkdiv1|clk_div~0   ; 0                 ; 6       ;
;      - clkdiv:clkdiv1|count[13]~0 ; 0                 ; 6       ;
;      - clkdiv:clkdiv1|count[31]~1 ; 0                 ; 6       ;
;      - clkdiv:clkdiv1|count[29]~4 ; 0                 ; 6       ;
; SW[17]                            ;                   ;         ;
; CLOCK_50                          ;                   ;         ;
+-----------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                    ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                    ; PIN_V12            ; 1       ; Clock                    ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                          ; LCCOMB_X34_Y29_N26 ; 1       ; Write enable             ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                             ; LCCOMB_X31_Y28_N0  ; 7       ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                             ; LCCOMB_X34_Y29_N0  ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                                                                                             ; LCCOMB_X34_Y29_N22 ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~10                                                                                                                                                                                                                                  ; LCCOMB_X34_Y29_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                                                                                                                                                                                                   ; LCCOMB_X32_Y29_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]~3                                                                                                                                                                                         ; LCCOMB_X29_Y31_N0  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~16                                                                                                                                                                                   ; LCCOMB_X29_Y31_N28 ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~19                                                                                                                                                                                   ; LCCOMB_X28_Y31_N26 ; 5       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|enable_write~0                                                                                                                                                                                                                                          ; LCCOMB_X34_Y28_N8  ; 1       ; Write enable             ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~0                                                                                                                                                                                                                                             ; LCCOMB_X36_Y30_N26 ; 7       ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~1                                                                                                                                                                                                                                             ; LCCOMB_X35_Y28_N22 ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|process_0~4                                                                                                                                                                                                                                             ; LCCOMB_X34_Y28_N6  ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1]~10                                                                                                                                                                                                                                  ; LCCOMB_X34_Y28_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1]~1                                                                                                                                                                                                                                   ; LCCOMB_X32_Y28_N12 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[1]~5                                                                                                                                                                                         ; LCCOMB_X31_Y31_N8  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~8                                                                                                                                                                                    ; LCCOMB_X30_Y31_N8  ; 5       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]~9                                                                                                                                                                                    ; LCCOMB_X31_Y31_N22 ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|RAMAddress~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X24_Y27_N18 ; 17      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|RAMwren                                                                                                                                                                                                                                                                                                                             ; FF_X25_Y28_N29     ; 1       ; Write enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|Selector4~4                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X21_Y28_N6  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|state.ac0                                                                                                                                                                                                                                                                                                                           ; FF_X27_Y28_N9      ; 55      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|state.ac1                                                                                                                                                                                                                                                                                                                           ; FF_X27_Y28_N27     ; 55      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|state.ac2                                                                                                                                                                                                                                                                                                                           ; FF_X24_Y27_N17     ; 52      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|state.ac3                                                                                                                                                                                                                                                                                                                           ; FF_X21_Y29_N25     ; 51      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|state.ac5                                                                                                                                                                                                                                                                                                                           ; FF_X23_Y28_N19     ; 38      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|state.ac6                                                                                                                                                                                                                                                                                                                           ; FF_X21_Y28_N31     ; 40      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:drammemc|state.free                                                                                                                                                                                                                                                                                                                          ; FF_X25_Y28_N7      ; 19      ; Sync. clear, Sync. load  ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|RAMAddress~0                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y18_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|Selector4~8                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X27_Y16_N4  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|state.ac0                                                                                                                                                                                                                                                                                                                           ; FF_X26_Y19_N19     ; 47      ; Clock enable, Sync. load ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|state.ac1                                                                                                                                                                                                                                                                                                                           ; FF_X26_Y16_N17     ; 45      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|state.ac2                                                                                                                                                                                                                                                                                                                           ; FF_X26_Y15_N17     ; 41      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|state.ac3                                                                                                                                                                                                                                                                                                                           ; FF_X26_Y15_N3      ; 40      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|state.ac5                                                                                                                                                                                                                                                                                                                           ; FF_X26_Y15_N29     ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|state.ac6                                                                                                                                                                                                                                                                                                                           ; FF_X27_Y17_N17     ; 30      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; MemController8:irammemc|state.free                                                                                                                                                                                                                                                                                                                          ; FF_X27_Y16_N11     ; 18      ; Sync. clear, Sync. load  ; no     ; --                   ; --               ; --                        ;
; PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                 ; PLL_1              ; 33      ; Clock                    ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; SW[17]                                                                                                                                                                                                                                                                                                                                                      ; PIN_V11            ; 33      ; Async. clear             ; yes    ; Global Clock         ; GCLK19           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y35_N0     ; 188     ; Clock                    ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X0_Y35_N0     ; 22      ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; clkdiv:clkdiv1|clk_div                                                                                                                                                                                                                                                                                                                                      ; FF_X27_Y31_N17     ; 1299    ; Clock                    ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; comb~4                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X32_Y22_N10 ; 32      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|ALU:ALUAC|dout[1]~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X37_Y26_N16 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Control_Unit:CU1|NXTSTATE[5]                                                                                                                                                                                                                                                                                                                     ; FF_X34_Y25_N1      ; 27      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core0|Control_Unit:CU1|RST_en[8]                                                                                                                                                                                                                                                                                                                       ; FF_X34_Y26_N29     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core0|Control_Unit:CU1|WRT_en[3]                                                                                                                                                                                                                                                                                                                       ; FF_X34_Y26_N5      ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core0|Control_Unit:CU1|WRT_en[4]                                                                                                                                                                                                                                                                                                                       ; FF_X34_Y24_N19     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core0|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_r701:auto_generated|ram_block1a0                                                                                                                                                                                                                                                           ; M9K_X33_Y26_N0     ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core0|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_r701:auto_generated|ram_block1a4                                                                                                                                                                                                                                                           ; M9K_X33_Y26_N0     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_RP_CP:CPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X39_Y22_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_RP_CP:RPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X36_Y22_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_Reg:ADDRreg|dout[5]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X35_Y26_N12 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_Reg:EOPCreg|dout[5]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X37_Y25_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_Reg:MULRreg|dout[3]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X35_Y23_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_Reg:MVreg|dout[3]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X35_Y27_N8  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_Reg:WVreg|dout[3]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X37_Y23_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core0|Module_RegF:CIDreg|dout[0]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X37_Y24_N0  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|ALU:ALUAC|dout[0]~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X27_Y34_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Control_Unit:CU1|NXTSTATE[5]                                                                                                                                                                                                                                                                                                                     ; FF_X35_Y32_N25     ; 27      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core1|Control_Unit:CU1|RST_en[8]                                                                                                                                                                                                                                                                                                                       ; FF_X32_Y33_N1      ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core1|Control_Unit:CU1|WRT_en[3]                                                                                                                                                                                                                                                                                                                       ; FF_X32_Y33_N27     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core1|Control_Unit:CU1|WRT_en[4]                                                                                                                                                                                                                                                                                                                       ; FF_X32_Y32_N5      ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core1|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_s701:auto_generated|ram_block1a0                                                                                                                                                                                                                                                           ; M9K_X33_Y32_N0     ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core1|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_s701:auto_generated|ram_block1a4                                                                                                                                                                                                                                                           ; M9K_X33_Y32_N0     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_RP_CP:CPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y32_N22 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_RP_CP:RPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y33_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_Reg:ADDRreg|dout[7]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X25_Y29_N28 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_Reg:EOPCreg|dout[2]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y33_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_Reg:MULRreg|dout[0]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y29_N20 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_Reg:MVreg|dout[1]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y33_N8  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_Reg:WVreg|dout[2]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X27_Y29_N20 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core1|Module_RegF:CIDreg|dout~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X31_Y33_N0  ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|ALU:ALUAC|dout[0]~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X26_Y23_N2  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Control_Unit:CU1|NXTSTATE[5]                                                                                                                                                                                                                                                                                                                     ; FF_X32_Y24_N1      ; 27      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core2|Control_Unit:CU1|RST_en[8]                                                                                                                                                                                                                                                                                                                       ; FF_X28_Y24_N31     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core2|Control_Unit:CU1|WRT_en[3]                                                                                                                                                                                                                                                                                                                       ; FF_X28_Y24_N19     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core2|Control_Unit:CU1|WRT_en[4]                                                                                                                                                                                                                                                                                                                       ; FF_X28_Y24_N23     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core2|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_t701:auto_generated|ram_block1a0                                                                                                                                                                                                                                                           ; M9K_X33_Y24_N0     ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core2|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_t701:auto_generated|ram_block1a4                                                                                                                                                                                                                                                           ; M9K_X33_Y24_N0     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_RP_CP:CPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y24_N22 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_RP_CP:RPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X24_Y23_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_Reg:ADDRreg|dout[3]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X21_Y26_N22 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_Reg:EOPCreg|dout[3]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y24_N2  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_Reg:MULRreg|dout[7]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y26_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_Reg:MVreg|dout[3]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X22_Y23_N28 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_Reg:WVreg|dout[2]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y26_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core2|Module_RegF:CIDreg|dout~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X22_Y24_N28 ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|ALU:ALUAC|dout[1]~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X10_Y22_N16 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Control_Unit:CU1|NXTSTATE[5]                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y22_N17     ; 27      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core3|Control_Unit:CU1|RST_en[8]                                                                                                                                                                                                                                                                                                                       ; FF_X16_Y22_N5      ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core3|Control_Unit:CU1|WRT_en[3]                                                                                                                                                                                                                                                                                                                       ; FF_X16_Y22_N31     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core3|Control_Unit:CU1|WRT_en[4]                                                                                                                                                                                                                                                                                                                       ; FF_X16_Y22_N3      ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core3|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_u701:auto_generated|ram_block1a0                                                                                                                                                                                                                                                           ; M9K_X9_Y22_N0      ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core3|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_u701:auto_generated|ram_block1a4                                                                                                                                                                                                                                                           ; M9K_X9_Y22_N0      ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_RP_CP:CPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X11_Y24_N6  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_RP_CP:RPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y23_N22 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_Reg:ADDRreg|dout[5]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y22_N2  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_Reg:EOPCreg|dout[2]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X13_Y22_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_Reg:MULRreg|dout[5]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y24_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_Reg:MVreg|dout[3]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y23_N22 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_Reg:WVreg|dout[3]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X14_Y22_N28 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core3|Module_RegF:CIDreg|dout[4]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X14_Y24_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|ALU:ALUAC|dout[2]~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y14_N8  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Control_Unit:CU1|NXTSTATE[5]                                                                                                                                                                                                                                                                                                                     ; FF_X18_Y19_N19     ; 27      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core4|Control_Unit:CU1|RST_en[8]                                                                                                                                                                                                                                                                                                                       ; FF_X17_Y16_N29     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core4|Control_Unit:CU1|WRT_en[3]                                                                                                                                                                                                                                                                                                                       ; FF_X17_Y16_N15     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core4|Control_Unit:CU1|WRT_en[4]                                                                                                                                                                                                                                                                                                                       ; FF_X17_Y16_N3      ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core4|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_v701:auto_generated|ram_block1a0                                                                                                                                                                                                                                                           ; M9K_X9_Y16_N0      ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core4|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_v701:auto_generated|ram_block1a4                                                                                                                                                                                                                                                           ; M9K_X9_Y16_N0      ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_RP_CP:CPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X13_Y17_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_RP_CP:RPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y19_N6  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_Reg:ADDRreg|dout[6]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y20_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_Reg:EOPCreg|dout[4]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y18_N0  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_Reg:MULRreg|dout[6]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X16_Y17_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_Reg:MVreg|dout[5]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X21_Y17_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_Reg:WVreg|dout[1]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y20_N28 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core4|Module_RegF:CIDreg|dout~1                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X16_Y17_N28 ; 7       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|ALU:ALUAC|dout[5]~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X12_Y28_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Control_Unit:CU1|NXTSTATE[5]                                                                                                                                                                                                                                                                                                                     ; FF_X22_Y27_N27     ; 27      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core5|Control_Unit:CU1|RST_en[8]                                                                                                                                                                                                                                                                                                                       ; FF_X19_Y28_N19     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core5|Control_Unit:CU1|WRT_en[3]                                                                                                                                                                                                                                                                                                                       ; FF_X19_Y28_N23     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core5|Control_Unit:CU1|WRT_en[4]                                                                                                                                                                                                                                                                                                                       ; FF_X19_Y28_N3      ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core5|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_0801:auto_generated|ram_block1a0                                                                                                                                                                                                                                                           ; M9K_X9_Y27_N0      ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core5|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_0801:auto_generated|ram_block1a4                                                                                                                                                                                                                                                           ; M9K_X9_Y27_N0      ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_RP_CP:CPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y27_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_RP_CP:RPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X18_Y27_N6  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_Reg:ADDRreg|dout[7]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y26_N14 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_Reg:EOPCreg|dout[7]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X15_Y29_N24 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_Reg:MULRreg|dout[6]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y27_N18 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_Reg:MVreg|dout[1]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X18_Y29_N8  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_Reg:WVreg|dout[5]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X19_Y27_N4  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core5|Module_RegF:CIDreg|dout[1]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X17_Y29_N2  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|ALU:ALUAC|dout[5]~3                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y16_N18 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Control_Unit:CU1|NXTSTATE[5]                                                                                                                                                                                                                                                                                                                     ; FF_X30_Y19_N3      ; 27      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core6|Control_Unit:CU1|RST_en[8]                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y20_N19     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core6|Control_Unit:CU1|WRT_en[3]                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y20_N31     ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core6|Control_Unit:CU1|WRT_en[4]                                                                                                                                                                                                                                                                                                                       ; FF_X30_Y20_N3      ; 9       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core6|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_1801:auto_generated|ram_block1a0                                                                                                                                                                                                                                                           ; M9K_X33_Y20_N0     ; 8       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; core:core6|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_1801:auto_generated|ram_block1a4                                                                                                                                                                                                                                                           ; M9K_X33_Y20_N0     ; 8       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_RP_CP:CPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X29_Y17_N6  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_RP_CP:RPreg|rbase[7]~2                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X31_Y21_N22 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_Reg:ADDRreg|dout[4]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y20_N10 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_Reg:EOPCreg|dout[6]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X27_Y18_N24 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_Reg:MULRreg|dout[3]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X28_Y21_N6  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_Reg:MVreg|dout[6]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y18_N6  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_Reg:WVreg|dout[6]~1                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X29_Y21_N20 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; core:core6|Module_RegF:CIDreg|dout[7]~1                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X31_Y18_N0  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X30_Y32_N31     ; 51      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X29_Y30_N28 ; 4       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X29_Y30_N30 ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X31_Y32_N22 ; 6       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2            ; LCCOMB_X29_Y29_N8  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                              ; FF_X32_Y30_N1      ; 12      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2                            ; LCCOMB_X31_Y30_N2  ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                              ; FF_X32_Y30_N15     ; 16      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                              ; FF_X35_Y29_N21     ; 12      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~12                           ; LCCOMB_X31_Y30_N28 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][3]                              ; FF_X31_Y30_N9      ; 16      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                              ; LCCOMB_X35_Y30_N24 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~18              ; LCCOMB_X29_Y31_N30 ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~19              ; LCCOMB_X29_Y30_N0  ; 5       ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X31_Y32_N10 ; 2       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X31_Y30_N18 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~13                    ; LCCOMB_X31_Y30_N30 ; 8       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]~13      ; LCCOMB_X29_Y30_N14 ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~22 ; LCCOMB_X28_Y30_N26 ; 5       ; Sync. clear              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]~23 ; LCCOMB_X29_Y30_N4  ; 5       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X30_Y32_N25     ; 15      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X30_Y32_N11     ; 12      ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X30_Y32_N29     ; 49      ; Sync. load               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X30_Y32_N18 ; 3       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X29_Y32_N17     ; 36      ; Async. clear             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X30_Y29_N0  ; 4       ; Clock enable             ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                        ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 33      ; 0                                    ; Global Clock         ; GCLK18           ; --                        ;
; SW[17]                                                                      ; PIN_V11        ; 33      ; 0                                    ; Global Clock         ; GCLK19           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                ; JTAG_X0_Y35_N0 ; 188     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; clkdiv:clkdiv1|clk_div                                                      ; FF_X27_Y31_N17 ; 1299    ; 0                                    ; Global Clock         ; GCLK13           ; --                        ;
+-----------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                             ; Type ; Mode           ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF                             ; Location       ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; DRAM_Init.mif                   ; M9K_X33_Y29_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ALTSYNCRAM ; M9K  ; True Dual Port ; Dual Clocks  ; 256          ; 8            ; 256          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 2048 ; 256                         ; 8                           ; 256                         ; 8                           ; 2048                ; 1    ; IRAM_new_algo.mif               ; M9K_X33_Y28_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core0|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_r701:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 256                         ; 20                          ; --                          ; --                          ; 5120                ; 1    ; FPGAdesign.Modified160.rtl.mif  ; M9K_X33_Y26_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ALTSYNCRAM                ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified1610.rtl.mif ; M9K_X9_Y20_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ALTSYNCRAM                ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified1611.rtl.mif ; M9K_X9_Y19_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ALTSYNCRAM                ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified1612.rtl.mif ; M9K_X9_Y24_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ALTSYNCRAM                ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified1613.rtl.mif ; M9K_X33_Y21_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ALTSYNCRAM                ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified1614.rtl.mif ; M9K_X33_Y19_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ALTSYNCRAM                ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified1615.rtl.mif ; M9K_X9_Y26_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core1|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_s701:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 256                         ; 20                          ; --                          ; --                          ; 5120                ; 1    ; FPGAdesign.Modified161.rtl.mif  ; M9K_X33_Y32_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core2|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_t701:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 256                         ; 20                          ; --                          ; --                          ; 5120                ; 1    ; FPGAdesign.Modified162.rtl.mif  ; M9K_X33_Y24_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core3|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_u701:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 256                         ; 20                          ; --                          ; --                          ; 5120                ; 1    ; FPGAdesign.Modified163.rtl.mif  ; M9K_X9_Y22_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core4|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_v701:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 256                         ; 20                          ; --                          ; --                          ; 5120                ; 1    ; FPGAdesign.Modified164.rtl.mif  ; M9K_X9_Y16_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core5|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_0801:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 256                         ; 20                          ; --                          ; --                          ; 5120                ; 1    ; FPGAdesign.Modified165.rtl.mif  ; M9K_X9_Y27_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core6|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_1801:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 256                         ; 20                          ; --                          ; --                          ; 5120                ; 1    ; FPGAdesign.Modified166.rtl.mif  ; M9K_X33_Y20_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM            ; Single Clock ; 256          ; 20           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 5120 ; 8                           ; 2                           ; --                          ; --                          ; 16                  ; 1    ; FPGAdesign.Modified167.rtl.mif  ; M9K_X33_Y22_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified168.rtl.mif  ; M9K_X9_Y18_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM            ; Single Clock ; 256          ; 17           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4352 ; 256                         ; 3                           ; --                          ; --                          ; 768                 ; 1    ; FPGAdesign.Modified169.rtl.mif  ; M9K_X9_Y17_N0  ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------------------------+----------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ALTSYNCRAM                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00101000) (50) (40) (28)    ;(00111100) (74) (60) (3C)   ;(00101000) (50) (40) (28)   ;(01000100) (104) (68) (44)   ;(00101000) (50) (40) (28)   ;(01000000) (100) (64) (40)   ;(01010100) (124) (84) (54)   ;(01011000) (130) (88) (58)   ;
;8;(00101100) (54) (44) (2C)    ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;(01101000) (150) (104) (68)   ;(10001000) (210) (136) (88)   ;(01111100) (174) (124) (7C)   ;(10101100) (254) (172) (AC)   ;
;16;(01010100) (124) (84) (54)    ;(01101000) (150) (104) (68)   ;(00011000) (30) (24) (18)   ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(01000000) (100) (64) (40)   ;(10000100) (204) (132) (84)   ;(00010000) (20) (16) (10)   ;
;24;(00101100) (54) (44) (2C)    ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;(00101100) (54) (44) (2C)   ;(01101100) (154) (108) (6C)   ;(00011000) (30) (24) (18)   ;(01111100) (174) (124) (7C)   ;(00101000) (50) (40) (28)   ;
;32;(01000100) (104) (68) (44)    ;(00101000) (50) (40) (28)   ;(01000000) (100) (64) (40)   ;(01011000) (130) (88) (58)   ;(01010100) (124) (84) (54)   ;(01110000) (160) (112) (70)   ;(00011000) (30) (24) (18)   ;(00101000) (50) (40) (28)   ;
;40;(01000100) (104) (68) (44)    ;(00101000) (50) (40) (28)   ;(00101000) (50) (40) (28)   ;(01000000) (100) (64) (40)   ;(01110100) (164) (116) (74)   ;(01011000) (130) (88) (58)   ;(01111000) (170) (120) (78)   ;(10010100) (224) (148) (94)   ;
;48;(01011010) (132) (90) (5A)    ;(00011100) (34) (28) (1C)   ;(00010100) (24) (20) (14)   ;(10001000) (210) (136) (88)   ;(01100000) (140) (96) (60)   ;(01011100) (134) (92) (5C)   ;(01111100) (174) (124) (7C)   ;(10001100) (214) (140) (8C)   ;
;56;(01010100) (124) (84) (54)    ;(01101100) (154) (108) (6C)   ;(00010100) (24) (20) (14)   ;(10001000) (210) (136) (88)   ;(01100100) (144) (100) (64)   ;(01011100) (134) (92) (5C)   ;(01111100) (174) (124) (7C)   ;(10010000) (220) (144) (90)   ;
;64;(01010100) (124) (84) (54)    ;(01110000) (160) (112) (70)   ;(00010100) (24) (20) (14)   ;(01001000) (110) (72) (48)   ;(01001100) (114) (76) (4C)   ;(01011000) (130) (88) (58)   ;(01010100) (124) (84) (54)   ;(01111100) (174) (124) (7C)   ;
;72;(00110000) (60) (48) (30)    ;(00110100) (64) (52) (34)   ;(00111000) (70) (56) (38)   ;(10011100) (234) (156) (9C)   ;(01000011) (103) (67) (43)   ;(01010000) (120) (80) (50)   ;(00011000) (30) (24) (18)   ;(00111100) (74) (60) (3C)   ;
;80;(10101100) (254) (172) (AC)    ;(01010100) (124) (84) (54)   ;(01101000) (150) (104) (68)   ;(10001000) (210) (136) (88)   ;(01010100) (124) (84) (54)   ;(10000000) (200) (128) (80)   ;(00100000) (40) (32) (20)   ;(00100100) (44) (36) (24)   ;
;88;(10100100) (244) (164) (A4)    ;(00101111) (57) (47) (2F)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;96;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;104;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;112;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;120;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;128;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ALTSYNCRAM                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000100) (4) (4) (04)    ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00001000) (10) (8) (08)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;8;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;16;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;24;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;32;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;40;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;48;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;56;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;64;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;72;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;80;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;88;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;96;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;104;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;112;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;120;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;
;128;(00000001) (1) (1) (01)    ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000001) (1) (1) (01)   ;(00000010) (2) (2) (02)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;136;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;144;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;152;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;160;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;168;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;176;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;184;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;192;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;200;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;208;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;216;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;224;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;232;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;240;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;
;248;(00000000) (0) (0) (00)    ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;(00000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core8|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_9801:auto_generated|ALTSYNCRAM                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core9|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_a801:auto_generated|ALTSYNCRAM                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core10|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_i901:auto_generated|ALTSYNCRAM                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core11|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_j901:auto_generated|ALTSYNCRAM                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core12|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_k901:auto_generated|ALTSYNCRAM                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core13|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_l901:auto_generated|ALTSYNCRAM                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core14|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_m901:auto_generated|ALTSYNCRAM                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core15|Control_Unit:CU1|altsyncram:Selector0_rtl_0|altsyncram_n901:auto_generated|ALTSYNCRAM                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;8;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;16;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;24;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;32;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;40;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;48;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;
;56;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000100) (4) (4) (04)   ;(00000000000000000) (0) (0) (00)   ;
;64;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;72;(00000000000000010) (2) (2) (02)    ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;
;80;(00000000000000010) (2) (2) (02)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;88;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;96;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;104;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;112;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;120;(00000000000000000) (0) (0) (00)    ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000010) (2) (2) (02)   ;(00000000000000110) (6) (6) (06)   ;(00000000000000110) (6) (6) (06)   ;
;128;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;136;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;144;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;152;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;
;160;(00000000000000000) (0) (0) (00)    ;(00000000000000000) (0) (0) (00)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;
;168;(00000000000000000) (0) (0) (00)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000000) (0) (0) (00)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;176;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;184;(00000000000000001) (1) (1) (01)    ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000001) (1) (1) (01)   ;(00000000000000101) (5) (5) (05)   ;(00000000000000101) (5) (5) (05)   ;
;192;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;200;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;208;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;216;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;224;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;232;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;240;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;
;248;(00000000000000011) (3) (3) (03)    ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000011) (3) (3) (03)   ;(00000000000000111) (7) (7) (07)   ;(00000000000000111) (7) (7) (07)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core7|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_2801:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000100000000000) (4000) (2048) (800)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;8;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;16;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;24;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;32;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;40;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;48;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;56;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;64;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;72;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;80;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;88;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;96;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;104;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;112;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;120;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;128;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;136;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;144;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;152;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;160;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;168;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;176;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;184;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;192;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;200;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;208;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;216;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;224;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;232;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;240;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;
;248;(00000000000000000000) (0) (0) (00)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core5|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_0801:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000001000000000) (401000) (131584) (20200)   ;
;8;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000111110000) (400760) (131568) (201F0)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;16;(00100000000100000000) (400400) (131328) (20100)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000010000000) (400200) (131200) (20080)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;24;(00100000000000010000) (400020) (131088) (20010)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;32;(00100000000001000000) (400100) (131136) (20040)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000100000) (400040) (131104) (20020)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;40;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;48;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;56;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000100) (4) (4) (04)   ;
;64;(00100000010000000000) (402000) (132096) (20400)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000001000) (10) (8) (08)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000010) (2) (2) (02)   ;
;72;(00100001010000000000) (412000) (136192) (21400)    ;(00000001000000000000) (10000) (4096) (1000)   ;(00000001000000000000) (10000) (4096) (1000)   ;(00000000000000000010) (2) (2) (02)   ;(00100010010000000000) (422000) (140288) (22400)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000000000000001000) (10) (8) (08)   ;
;80;(00100011000000000000) (430000) (143360) (23000)    ;(00100011000000000000) (430000) (143360) (23000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(01000100000000000000) (1040000) (278528) (44000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;88;(10001000000000000000) (2100000) (557056) (88000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(10010100000000000000) (2240000) (606208) (94000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;96;(11001100000000000000) (3140000) (835584) (CC000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00001100000000000000) (140000) (49152) (C000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;104;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;112;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;120;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000100) (400004) (131076) (20004)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;128;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;136;(00011000000000001000) (300010) (98312) (18008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00101000000000001000) (500010) (163848) (28008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;144;(00100100000000001000) (440010) (147464) (24008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;152;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;160;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000001) (400001) (131073) (20001)   ;
;168;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00110000000000001000) (600010) (196616) (30008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;176;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;184;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;192;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;200;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;208;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;216;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;224;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;232;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;240;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;248;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core6|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_1801:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000001000000000) (401000) (131584) (20200)   ;
;8;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000111110000) (400760) (131568) (201F0)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;16;(00100000000100000000) (400400) (131328) (20100)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000010000000) (400200) (131200) (20080)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;24;(00100000000000010000) (400020) (131088) (20010)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;32;(00100000000001000000) (400100) (131136) (20040)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000100000) (400040) (131104) (20020)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;40;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;48;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;56;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000100) (4) (4) (04)   ;
;64;(00100000010000000000) (402000) (132096) (20400)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000001000) (10) (8) (08)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000010) (2) (2) (02)   ;
;72;(00100001010000000000) (412000) (136192) (21400)    ;(00000001000000000000) (10000) (4096) (1000)   ;(00000001000000000000) (10000) (4096) (1000)   ;(00000000000000000010) (2) (2) (02)   ;(00100010010000000000) (422000) (140288) (22400)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000000000000001000) (10) (8) (08)   ;
;80;(00100011000000000000) (430000) (143360) (23000)    ;(00100011000000000000) (430000) (143360) (23000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(01000100000000000000) (1040000) (278528) (44000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;88;(10001000000000000000) (2100000) (557056) (88000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(10010100000000000000) (2240000) (606208) (94000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;96;(11001100000000000000) (3140000) (835584) (CC000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00001100000000000000) (140000) (49152) (C000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;104;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;112;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;120;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000100) (400004) (131076) (20004)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;128;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;136;(00011000000000001000) (300010) (98312) (18008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00101000000000001000) (500010) (163848) (28008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;144;(00100100000000001000) (440010) (147464) (24008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;152;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;160;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000001) (400001) (131073) (20001)   ;
;168;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00110000000000001000) (600010) (196616) (30008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;176;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;184;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;192;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;200;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;208;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;216;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;224;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;232;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;240;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;248;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core4|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_v701:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000001000000000) (401000) (131584) (20200)   ;
;8;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000111110000) (400760) (131568) (201F0)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;16;(00100000000100000000) (400400) (131328) (20100)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000010000000) (400200) (131200) (20080)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;24;(00100000000000010000) (400020) (131088) (20010)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;32;(00100000000001000000) (400100) (131136) (20040)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000100000) (400040) (131104) (20020)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;40;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;48;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;56;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000100) (4) (4) (04)   ;
;64;(00100000010000000000) (402000) (132096) (20400)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000001000) (10) (8) (08)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000010) (2) (2) (02)   ;
;72;(00100001010000000000) (412000) (136192) (21400)    ;(00000001000000000000) (10000) (4096) (1000)   ;(00000001000000000000) (10000) (4096) (1000)   ;(00000000000000000010) (2) (2) (02)   ;(00100010010000000000) (422000) (140288) (22400)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000000000000001000) (10) (8) (08)   ;
;80;(00100011000000000000) (430000) (143360) (23000)    ;(00100011000000000000) (430000) (143360) (23000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(01000100000000000000) (1040000) (278528) (44000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;88;(10001000000000000000) (2100000) (557056) (88000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(10010100000000000000) (2240000) (606208) (94000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;96;(11001100000000000000) (3140000) (835584) (CC000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00001100000000000000) (140000) (49152) (C000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;104;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;112;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;120;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000100) (400004) (131076) (20004)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;128;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;136;(00011000000000001000) (300010) (98312) (18008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00101000000000001000) (500010) (163848) (28008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;144;(00100100000000001000) (440010) (147464) (24008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;152;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;160;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000001) (400001) (131073) (20001)   ;
;168;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00110000000000001000) (600010) (196616) (30008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;176;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;184;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;192;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;200;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;208;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;216;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;224;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;232;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;240;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;248;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core3|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_u701:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000001000000000) (401000) (131584) (20200)   ;
;8;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000111110000) (400760) (131568) (201F0)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;16;(00100000000100000000) (400400) (131328) (20100)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000010000000) (400200) (131200) (20080)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;24;(00100000000000010000) (400020) (131088) (20010)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;32;(00100000000001000000) (400100) (131136) (20040)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000100000) (400040) (131104) (20020)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;40;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;48;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;56;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000100) (4) (4) (04)   ;
;64;(00100000010000000000) (402000) (132096) (20400)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000001000) (10) (8) (08)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000010) (2) (2) (02)   ;
;72;(00100001010000000000) (412000) (136192) (21400)    ;(00000001000000000000) (10000) (4096) (1000)   ;(00000001000000000000) (10000) (4096) (1000)   ;(00000000000000000010) (2) (2) (02)   ;(00100010010000000000) (422000) (140288) (22400)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000000000000001000) (10) (8) (08)   ;
;80;(00100011000000000000) (430000) (143360) (23000)    ;(00100011000000000000) (430000) (143360) (23000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(01000100000000000000) (1040000) (278528) (44000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;88;(10001000000000000000) (2100000) (557056) (88000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(10010100000000000000) (2240000) (606208) (94000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;96;(11001100000000000000) (3140000) (835584) (CC000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00001100000000000000) (140000) (49152) (C000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;104;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;112;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;120;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000100) (400004) (131076) (20004)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;128;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;136;(00011000000000001000) (300010) (98312) (18008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00101000000000001000) (500010) (163848) (28008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;144;(00100100000000001000) (440010) (147464) (24008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;152;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;160;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000001) (400001) (131073) (20001)   ;
;168;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00110000000000001000) (600010) (196616) (30008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;176;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;184;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;192;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;200;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;208;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;216;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;224;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;232;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;240;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;248;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core0|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_r701:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000001000000000) (401000) (131584) (20200)   ;
;8;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000111110000) (400760) (131568) (201F0)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;16;(00100000000100000000) (400400) (131328) (20100)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000010000000) (400200) (131200) (20080)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;24;(00100000000000010000) (400020) (131088) (20010)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;32;(00100000000001000000) (400100) (131136) (20040)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000100000) (400040) (131104) (20020)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;40;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;48;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;56;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000100) (4) (4) (04)   ;
;64;(00100000010000000000) (402000) (132096) (20400)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000001000) (10) (8) (08)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000010) (2) (2) (02)   ;
;72;(00100001010000000000) (412000) (136192) (21400)    ;(00000001000000000000) (10000) (4096) (1000)   ;(00000001000000000000) (10000) (4096) (1000)   ;(00000000000000000010) (2) (2) (02)   ;(00100010010000000000) (422000) (140288) (22400)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000000000000001000) (10) (8) (08)   ;
;80;(00100011000000000000) (430000) (143360) (23000)    ;(00100011000000000000) (430000) (143360) (23000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(01000100000000000000) (1040000) (278528) (44000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;88;(10001000000000000000) (2100000) (557056) (88000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(10010100000000000000) (2240000) (606208) (94000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;96;(11001100000000000000) (3140000) (835584) (CC000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00001100000000000000) (140000) (49152) (C000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;104;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;112;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;120;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000100) (400004) (131076) (20004)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;128;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;136;(00011000000000001000) (300010) (98312) (18008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00101000000000001000) (500010) (163848) (28008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;144;(00100100000000001000) (440010) (147464) (24008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;152;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;160;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000001) (400001) (131073) (20001)   ;
;168;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00110000000000001000) (600010) (196616) (30008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;176;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;184;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;192;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;200;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;208;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;216;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;224;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;232;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;240;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;248;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core2|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_t701:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000001000000000) (401000) (131584) (20200)   ;
;8;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000111110000) (400760) (131568) (201F0)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;16;(00100000000100000000) (400400) (131328) (20100)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000010000000) (400200) (131200) (20080)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;24;(00100000000000010000) (400020) (131088) (20010)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;32;(00100000000001000000) (400100) (131136) (20040)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000100000) (400040) (131104) (20020)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;40;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;48;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;56;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000100) (4) (4) (04)   ;
;64;(00100000010000000000) (402000) (132096) (20400)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000001000) (10) (8) (08)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000010) (2) (2) (02)   ;
;72;(00100001010000000000) (412000) (136192) (21400)    ;(00000001000000000000) (10000) (4096) (1000)   ;(00000001000000000000) (10000) (4096) (1000)   ;(00000000000000000010) (2) (2) (02)   ;(00100010010000000000) (422000) (140288) (22400)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000000000000001000) (10) (8) (08)   ;
;80;(00100011000000000000) (430000) (143360) (23000)    ;(00100011000000000000) (430000) (143360) (23000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(01000100000000000000) (1040000) (278528) (44000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;88;(10001000000000000000) (2100000) (557056) (88000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(10010100000000000000) (2240000) (606208) (94000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;96;(11001100000000000000) (3140000) (835584) (CC000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00001100000000000000) (140000) (49152) (C000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;104;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;112;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;120;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000100) (400004) (131076) (20004)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;128;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;136;(00011000000000001000) (300010) (98312) (18008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00101000000000001000) (500010) (163848) (28008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;144;(00100100000000001000) (440010) (147464) (24008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;152;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;160;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000001) (400001) (131073) (20001)   ;
;168;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00110000000000001000) (600010) (196616) (30008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;176;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;184;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;192;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;200;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;208;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;216;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;224;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;232;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;240;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;248;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |Modified16|core:core1|Control_Unit:CU1|altsyncram:WideOr11_rtl_0|altsyncram_s701:auto_generated|ALTSYNCRAM                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000001000000000) (401000) (131584) (20200)   ;
;8;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000111110000) (400760) (131568) (201F0)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;16;(00100000000100000000) (400400) (131328) (20100)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000010000000) (400200) (131200) (20080)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;24;(00100000000000010000) (400020) (131088) (20010)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;32;(00100000000001000000) (400100) (131136) (20040)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000100000) (400040) (131104) (20020)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;40;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;48;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;56;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000100) (4) (4) (04)   ;
;64;(00100000010000000000) (402000) (132096) (20400)    ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000001000) (10) (8) (08)   ;(00100000010000000000) (402000) (132096) (20400)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000000) (0) (0) (00)   ;(00000000000000000010) (2) (2) (02)   ;
;72;(00100001010000000000) (412000) (136192) (21400)    ;(00000001000000000000) (10000) (4096) (1000)   ;(00000001000000000000) (10000) (4096) (1000)   ;(00000000000000000010) (2) (2) (02)   ;(00100010010000000000) (422000) (140288) (22400)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000010000000000000) (20000) (8192) (2000)   ;(00000000000000001000) (10) (8) (08)   ;
;80;(00100011000000000000) (430000) (143360) (23000)    ;(00100011000000000000) (430000) (143360) (23000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(01000100000000000000) (1040000) (278528) (44000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;88;(10001000000000000000) (2100000) (557056) (88000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(10010100000000000000) (2240000) (606208) (94000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;96;(11001100000000000000) (3140000) (835584) (CC000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00001100000000000000) (140000) (49152) (C000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;104;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;112;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;120;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000100) (400004) (131076) (20004)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;128;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;136;(00011000000000001000) (300010) (98312) (18008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00101000000000001000) (500010) (163848) (28008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;144;(00100100000000001000) (440010) (147464) (24008)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;152;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;160;(00100000001000000000) (401000) (131584) (20200)    ;(00100000000000000001) (400001) (131073) (20001)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000100000000000) (404000) (133120) (20800)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000001) (400001) (131073) (20001)   ;
;168;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00110000000000001000) (600010) (196616) (30008)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;176;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;184;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;192;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;200;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;208;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;216;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;224;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;232;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;240;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;
;248;(00100000000000000000) (400000) (131072) (20000)    ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;(00100000000000000000) (400000) (131072) (20000)   ;


+------------------------------------------------------------+
; Routing Usage Summary                                      ;
+-----------------------------------+------------------------+
; Routing Resource Type             ; Usage                  ;
+-----------------------------------+------------------------+
; Block interconnects               ; 6,820 / 88,936 ( 8 % ) ;
; C16 interconnects                 ; 32 / 2,912 ( 1 % )     ;
; C4 interconnects                  ; 3,068 / 54,912 ( 6 % ) ;
; Direct links                      ; 1,221 / 88,936 ( 1 % ) ;
; GXB block output buffers          ; 0 / 1,600 ( 0 % )      ;
; Global clocks                     ; 4 / 20 ( 20 % )        ;
; Interquad Reference Clock Outputs ; 0 / 1 ( 0 % )          ;
; Interquad TXRX Clocks             ; 0 / 8 ( 0 % )          ;
; Interquad TXRX PCSRX outputs      ; 0 / 4 ( 0 % )          ;
; Interquad TXRX PCSTX outputs      ; 0 / 4 ( 0 % )          ;
; Local interconnects               ; 2,782 / 29,440 ( 9 % ) ;
; R24 interconnects                 ; 32 / 3,040 ( 1 % )     ;
; R4 interconnects                  ; 3,469 / 76,160 ( 5 % ) ;
+-----------------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.58) ; Number of LABs  (Total = 389) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 21                            ;
; 2                                           ; 5                             ;
; 3                                           ; 3                             ;
; 4                                           ; 4                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 14                            ;
; 8                                           ; 5                             ;
; 9                                           ; 3                             ;
; 10                                          ; 7                             ;
; 11                                          ; 6                             ;
; 12                                          ; 6                             ;
; 13                                          ; 10                            ;
; 14                                          ; 10                            ;
; 15                                          ; 52                            ;
; 16                                          ; 235                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.12) ; Number of LABs  (Total = 389) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 16                            ;
; 1 Clock                            ; 250                           ;
; 1 Clock enable                     ; 82                            ;
; 1 Sync. clear                      ; 18                            ;
; 1 Sync. load                       ; 53                            ;
; 2 Async. clears                    ; 1                             ;
; 2 Clock enables                    ; 15                            ;
; 2 Clocks                           ; 1                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 16.96) ; Number of LABs  (Total = 389) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 16                            ;
; 2                                            ; 8                             ;
; 3                                            ; 3                             ;
; 4                                            ; 4                             ;
; 5                                            ; 0                             ;
; 6                                            ; 1                             ;
; 7                                            ; 9                             ;
; 8                                            ; 8                             ;
; 9                                            ; 5                             ;
; 10                                           ; 7                             ;
; 11                                           ; 5                             ;
; 12                                           ; 6                             ;
; 13                                           ; 6                             ;
; 14                                           ; 6                             ;
; 15                                           ; 13                            ;
; 16                                           ; 85                            ;
; 17                                           ; 36                            ;
; 18                                           ; 16                            ;
; 19                                           ; 14                            ;
; 20                                           ; 34                            ;
; 21                                           ; 22                            ;
; 22                                           ; 9                             ;
; 23                                           ; 8                             ;
; 24                                           ; 18                            ;
; 25                                           ; 10                            ;
; 26                                           ; 13                            ;
; 27                                           ; 10                            ;
; 28                                           ; 8                             ;
; 29                                           ; 2                             ;
; 30                                           ; 0                             ;
; 31                                           ; 4                             ;
; 32                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.84) ; Number of LABs  (Total = 389) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 22                            ;
; 2                                               ; 10                            ;
; 3                                               ; 14                            ;
; 4                                               ; 17                            ;
; 5                                               ; 19                            ;
; 6                                               ; 35                            ;
; 7                                               ; 52                            ;
; 8                                               ; 56                            ;
; 9                                               ; 57                            ;
; 10                                              ; 29                            ;
; 11                                              ; 23                            ;
; 12                                              ; 20                            ;
; 13                                              ; 14                            ;
; 14                                              ; 6                             ;
; 15                                              ; 4                             ;
; 16                                              ; 10                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 16.02) ; Number of LABs  (Total = 389) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 3                             ;
; 2                                            ; 5                             ;
; 3                                            ; 7                             ;
; 4                                            ; 19                            ;
; 5                                            ; 6                             ;
; 6                                            ; 9                             ;
; 7                                            ; 6                             ;
; 8                                            ; 5                             ;
; 9                                            ; 6                             ;
; 10                                           ; 17                            ;
; 11                                           ; 24                            ;
; 12                                           ; 20                            ;
; 13                                           ; 25                            ;
; 14                                           ; 18                            ;
; 15                                           ; 21                            ;
; 16                                           ; 15                            ;
; 17                                           ; 17                            ;
; 18                                           ; 18                            ;
; 19                                           ; 23                            ;
; 20                                           ; 9                             ;
; 21                                           ; 17                            ;
; 22                                           ; 12                            ;
; 23                                           ; 11                            ;
; 24                                           ; 20                            ;
; 25                                           ; 9                             ;
; 26                                           ; 5                             ;
; 27                                           ; 12                            ;
; 28                                           ; 13                            ;
; 29                                           ; 3                             ;
; 30                                           ; 2                             ;
; 31                                           ; 5                             ;
; 32                                           ; 3                             ;
; 33                                           ; 1                             ;
; 34                                           ; 0                             ;
; 35                                           ; 0                             ;
; 36                                           ; 0                             ;
; 37                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 9     ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 21    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Inapplicable ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Inapplicable ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; No Location assignments found.                                           ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 0            ; 0            ; 0            ; 0            ; 0            ; 106       ; 0            ; 0            ; 106       ; 106       ; 0            ; 83           ; 0            ; 0            ; 19           ; 0            ; 83           ; 19           ; 0            ; 0            ; 0            ; 83           ; 0            ; 0            ; 0            ; 0            ; 0            ; 106       ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 106          ; 106          ; 106          ; 106          ; 106          ; 0         ; 106          ; 106          ; 0         ; 0         ; 106          ; 23           ; 106          ; 106          ; 87           ; 106          ; 23           ; 87           ; 106          ; 106          ; 106          ; 23           ; 106          ; 106          ; 106          ; 106          ; 106          ; 0         ; 106          ; 106          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; LEDG[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDG[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[12]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[13]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[14]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[15]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[16]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LEDR[17]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[0]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[1]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[2]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[3]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[4]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[5]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[6]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[7]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[8]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[9]               ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[10]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[11]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[12]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[13]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[14]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[15]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX4[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX5[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX6[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX7[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX0[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX1[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX2[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; HEX3[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[16]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SW[17]              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLOCK_50            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+-----------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                         ;
+------------------------------------------------------------------+----------------------------+
; Option                                                           ; Setting                    ;
+------------------------------------------------------------------+----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                        ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                        ;
; Enable device-wide output enable (DEV_OE)                        ; Off                        ;
; Enable INIT_DONE output                                          ; Off                        ;
; Configuration scheme                                             ; Active Serial              ;
; Error detection CRC                                              ; Off                        ;
; Enable input tri-state on active configuration pins in user mode ; Off                        ;
; Active Serial clock source                                       ; 40 MHz Internal Oscillator ;
; Configuration Voltage Level                                      ; Auto                       ;
; Force Configuration Voltage Level                                ; Off                        ;
; nCEO                                                             ; As output driving ground   ;
; Data[0]                                                          ; As input tri-stated        ;
; Data[1]/ASDO                                                     ; As input tri-stated        ;
; Data[7..2]                                                       ; Unreserved                 ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated        ;
; DCLK                                                             ; As output driving ground   ;
; Base pin-out file on sameframe device                            ; Off                        ;
+------------------------------------------------------------------+----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+----------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                  ;
+---------------------+----------------------+-------------------+
; Source Clock(s)     ; Destination Clock(s) ; Delay Added in ns ;
+---------------------+----------------------+-------------------+
; altera_reserved_tck ; altera_reserved_tck  ; 3.2               ;
+---------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                         ; Destination Register                                                                                                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[7] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a7~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a6~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[5] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a5~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[4] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a4~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a3~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a2~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[1] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a1~portb_datain_reg0  ; 0.113             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[0] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a0~portb_datain_reg0  ; 0.113             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.099             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.099             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.099             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.099             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.099             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.099             ;
; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; DRAM:DRAM1|altsyncram:altsyncram_component|altsyncram_1hm1:auto_generated|altsyncram_rmc2:altsyncram1|ram_block3a0~portb_address_reg0 ; 0.099             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[1] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.099             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[6] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.099             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[5] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.099             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.099             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[3] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.099             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[2] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a7~portb_address_reg0 ; 0.099             ;
; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[7] ; IRAM:IRAM1|altsyncram:altsyncram_component|altsyncram_3um1:auto_generated|altsyncram_o3d2:altsyncram1|ram_block3a1~portb_address_reg0 ; 0.099             ;
+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 30 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119004): Automatically selected device EP4CGX22CF19C6 for design FPGAdesign
Info (119005): Fitting design with smaller device may be possible, but smaller device must be specified
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CGX30CF19C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_NCEO~ is reserved at location R6
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location A4
    Info (169125): Pin ~ALTERA_ASDO~ is reserved at location B4
    Info (169125): Pin ~ALTERA_NCSO~ is reserved at location C5
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location D5
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (15535): Implemented PLL "PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|pll1" as MPLL PLL type File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/pll_altpll.v Line: 44
    Info (15099): Implementing clock multiplication of 20, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/pll_altpll.v Line: 44
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGAdesign.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Warning (332060): Node: clkdiv:clkdiv1|clk_div was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register clkdiv:clkdiv1|clkcount[16] is being clocked by clkdiv:clkdiv1|clk_div
Warning (332060): Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register clkdiv:clkdiv1|clk_div is being clocked by CLOCK_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: PLL1|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
Info (176353): Automatically promoted node PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/pll_altpll.v Line: 80
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node clkdiv:clkdiv1|clk_div  File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/clkdiv.v Line: 6
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node clkdiv:clkdiv1|clk_div~0 File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/clkdiv.v Line: 6
        Info (176357): Destination node LEDG[8]~output File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v Line: 8
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node SW[17]~input (placed in PIN V11 (CLK14, DIFFCLK_6p)) File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/Modified16.v Line: 7
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 17 input, 83 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available
        Info (176213): I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  28 pins available
        Info (176213): I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available
        Info (176213): I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  0 pins available
Critical Warning (15534): PLL clock output PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] feeding the core has illegal output frequency of 1000.0 MHz that must be less than 472.6 MHz File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/pll_altpll.v Line: 44
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:01
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X13_Y21 to location X25_Y30
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.46 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Critical Warning (15534): PLL clock output PLL:PLL1|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] feeding the core has illegal output frequency of 1000.0 MHz that must be less than 472.6 MHz File: C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/db/pll_altpll.v Line: 44
Info (144001): Generated suppressed messages file C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/output_files/FPGAdesign.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 5713 megabytes
    Info: Processing ended: Tue Jul 06 03:34:40 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/inesh/Documents/FPGA-processor-design-dev/FPGA-processor-design-dev/src/output_files/FPGAdesign.fit.smsg.


