vhdl work "ipcore_dir/fifo_acp/example_design/fifo_acp_exdes.vhd"
vhdl work "ipcore_dir/fifo_acp/simulation/fifo_acp_dgen.vhd"
vhdl work "ipcore_dir/fifo_acp/simulation/fifo_acp_dverif.vhd"
vhdl work "ipcore_dir/fifo_acp/simulation/fifo_acp_pctrl.vhd"
vhdl work "ipcore_dir/fifo_acp/simulation/fifo_acp_pkg.vhd"
vhdl work "ipcore_dir/fifo_acp/simulation/fifo_acp_rng.vhd"
vhdl work "ipcore_dir/fifo_acp/simulation/fifo_acp_synth.vhd"
vhdl work "ipcore_dir/fifo_acp/simulation/fifo_acp_tb.vhd"
verilog work "ipcore_dir/fifo_acp.v"
verilog work "verilog/Ethernet/crc32.v"
verilog work "ipcore_dir/sum.v"
verilog work "verilog/MBO_uart_tx.v"
verilog work "verilog/MBO_uart_rx.v"
verilog work "verilog/Ethernet/udpHeader.v"
verilog work "verilog/Ethernet/ourHeader.v"
verilog work "verilog/Ethernet/ourDataTypeOne.v"
verilog work "verilog/Ethernet/messagePartialReporter.v"
verilog work "verilog/Ethernet/ipHeader.v"
verilog work "verilog/Ethernet/headerCutter.v"
verilog work "verilog/Ethernet/FourToEight.v"
verilog work "verilog/Ethernet/dataHolder.v"
verilog work "verilog/Ethernet/arp_parser.v"
verilog work "verilog/Ethernet/ARPanswerFormer.v"
verilog work "ipcore_dir/ROM_UART_DATA.v"
verilog work "ipcore_dir/fifo_25_12_5.v"
verilog work "verilog/laser_connect_top.v"
verilog work "verilog/ethernet/Ethernet_module_upper.v"
verilog work "verilog/adc_ltc2315.v"
verilog work "pll_laser.v"
verilog work "pll_2.v"
verilog work "pll.v"
verilog work "verilog/MBO_53_top.v"
