; BTOR description generated by 0.9 reduced for module TOP.
1 sort bitvec 16
2 input 1 #0.SPEC.b
3 sort bitvec 1
4 input 3 #1.IMP.clk
5 input 1 #1.IMP.din_a
6 input 1 #1.IMP.din_b
7 input 3 #1.IMP.rst_n
8 input 1 #1.SPEC.a
9 input 1 #1.SPEC.b
10 input 1 #0.SPEC.a
11 input 3 #2.IMP.clk
12 input 1 #2.IMP.din_a
13 input 1 #2.IMP.din_b
14 input 3 #2.IMP.rst_n
15 input 1 #2.SPEC.a
16 input 1 #2.SPEC.b
17 input 3 #0.IMP.rst_n
18 input 3 #3.IMP.clk
19 input 1 #3.IMP.din_a
20 input 1 #3.IMP.din_b
21 input 3 #3.IMP.rst_n
22 input 1 #3.SPEC.a
23 input 1 #3.SPEC.b
24 input 1 #0.IMP.din_b
25 input 1 #0.IMP.din_a
26 input 3 #0.IMP.clk
27 eq 3 10 25
28 const 3 1
29 not 3 28
30 or 3 27 29
31 constraint 30
32 eq 3 2 24
33 not 3 28
34 or 3 32 33
35 constraint 34
36 sort bitvec 32
37 const 1 0000000000000000
38 concat 36 37 10
39 concat 36 37 2
40 mul 36 38 39
41 concat 36 37 5
42 concat 36 37 6
43 mul 36 41 42
44 eq 3 40 43
45 not 3 44
46 and 3 28 45
47 bad 46 fail1
48 concat 36 37 12
49 concat 36 37 13
50 mul 36 48 49
51 eq 3 40 50
52 not 3 51
53 and 3 28 52
54 bad 53 fail2
55 concat 36 37 25
56 concat 36 37 24
57 mul 36 55 56
58 eq 3 40 57
59 not 3 58
60 and 3 28 59
61 bad 60 pass1
62 eq 3 40 57
63 not 3 62
64 and 3 28 63
65 bad 64 pass2
66 uext 36 40 0 #0.SPEC.out
67 uext 36 43 0 #1.IMP.out_a
68 uext 36 57 0 #1.IMP.seq_out_a
69 concat 36 37 8
70 concat 36 37 9
71 mul 36 69 70
72 uext 36 71 0 #1.SPEC.out
73 const 36 00000000000000000000000000000000
74 uext 36 73 0 #0.IMP.seq_out_a
75 uext 36 50 0 #2.IMP.out_a
76 uext 36 43 0 #2.IMP.seq_out_a
77 concat 36 37 15
78 concat 36 37 16
79 mul 36 77 78
80 uext 36 79 0 #2.SPEC.out
81 uext 36 57 0 #0.IMP.out_a
82 concat 36 37 19
83 concat 36 37 20
84 mul 36 82 83
85 uext 36 84 0 #3.IMP.out_a
86 uext 36 50 0 #3.IMP.seq_out_a
87 concat 36 37 22
88 concat 36 37 23
89 mul 36 87 88
90 uext 36 89 0 #3
