var structclk__cfg__t =
[
    [ "family", "structclk__cfg__t.html#a356abddf853d7d56ac69cf6d5f466266", null ],
    [ "has_alt_48MHz", "structclk__cfg__t.html#ac9ca330af8c9a8b27c401ecd9f599246", null ],
    [ "has_pll_i2s", "structclk__cfg__t.html#a1ad4928f42ded146dae54783e1b180d1", null ],
    [ "has_pll_i2s_alt_input", "structclk__cfg__t.html#a9e81e99d43ef07cf1170755aeef4a9ef", null ],
    [ "has_pll_i2s_m", "structclk__cfg__t.html#a0b9cb62a219fc114e285f4bbed281ad3", null ],
    [ "has_pll_sai", "structclk__cfg__t.html#a8127a8d0c9c6a624d5ad1576ec67dad8", null ],
    [ "has_pll_sai_m", "structclk__cfg__t.html#afbdf0d9fec503c408343772a5f41e05b", null ],
    [ "hsi", "structclk__cfg__t.html#a1305c9110a217e8ea7dd0954b9a1eed2", null ],
    [ "hsi_prediv", "structclk__cfg__t.html#ae2337a02edce6d9275de4e706ab003b8", null ],
    [ "max_apb1", "structclk__cfg__t.html#a0312f92cbff96343035172a3ab5cd49c", null ],
    [ "max_apb2", "structclk__cfg__t.html#af3827fb1aafd95986ebd944dea4f360e", null ],
    [ "max_coreclock", "structclk__cfg__t.html#a0f5e5530f2e8f9858db7ca7be838cfb4", null ],
    [ "need_48MHz", "structclk__cfg__t.html#af09635cbdebf3bdf0cca8252169230f4", null ],
    [ "pll", "structclk__cfg__t.html#a80a69b8e036ab088d161308199771351", null ]
];