---
title: "Publication"
permalink: /publication/
author_profile: true
---

## Power Modeling

One work has been evaluated as top-43% by IEEE/ACM MICRO 2024. Now it is submitted to IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems(TCAD).
<!-- Li Q, Lv W X, Han J. LIGHTNING: A \underline{Light}weight Power Modeling Framework Based on Bit-Level Proxy a\underline{n}d Boost\underline{ing} Binary Tree for Complex Power Patterns on Heterogeneous Platform. -->

## Hardware Transaction Memory

- Wan L, Chao F, Li Q, et al. LockillerTM: Enhancing Performance Lower Bounds in Best-Effort Hardware Transactional Memory[C]//2024 **IEEE International Parallel and Distributed Processing Symposium (IPDPS)**. IEEE, 2024: 865-875. [paper](http://Leon924.github.io/files/IPDPS2024-LockillerTM.pdf).


## Design Space Exploration

- Li Q, Tao J, Han J. SPARK: An automatic score-power-area efficient RISC-V processor microarchitecture SeeKer[J]. **Microelectronics Journal,** 2023. [paper](http://Leon924.github.io/files/SPARK.pdf).


## Dynamic Gesture Recognition

- Zhang Y, Rong Y, Duan X, et al. An Energy-Efficient BNN Accelerator With Two-Stage Value Prediction for Sparse-Edge Gesture Recognition[J]. **IEEE Transactions on Circuits and Systems I: Regular Papers**, 2023. [paper](http://Leon924.github.io/files/TCAS1-BNNchip.pdf).

- Zhang Y L, Li Q, Zhang H, et al. A 28 nm, 397 Î¼W real-time dynamic gesture recognition chip based on RISC-V processor[J]. **Microelectronics Journal**, 2021. [paper](http://Leon924.github.io/files/DGRCHIP.pdf).

- Zhang Y L, Wang W Z, Li Q, et al. An Ultra-low-power High-precision Dynamic Gesture Recognition Coprocessor Based On RISC-V Architecture[C]//2020 IEEE 15th **International Conference on Solid-State & Integrated Circuit Technology (ICSICT)**. IEEE, 2020. [paper](http://Leon924.github.io/files/dgr-icsict.pdf).
