;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* LED */
LED__0__INTTYPE EQU CYREG_PICU5_INTTYPE4
LED__0__MASK EQU 0x10
LED__0__PC EQU CYREG_PRT5_PC4
LED__0__PORT EQU 5
LED__0__SHIFT EQU 4
LED__AG EQU CYREG_PRT5_AG
LED__AMUX EQU CYREG_PRT5_AMUX
LED__BIE EQU CYREG_PRT5_BIE
LED__BIT_MASK EQU CYREG_PRT5_BIT_MASK
LED__BYP EQU CYREG_PRT5_BYP
LED__CTL EQU CYREG_PRT5_CTL
LED__DM0 EQU CYREG_PRT5_DM0
LED__DM1 EQU CYREG_PRT5_DM1
LED__DM2 EQU CYREG_PRT5_DM2
LED__DR EQU CYREG_PRT5_DR
LED__INP_DIS EQU CYREG_PRT5_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
LED__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT5_LCD_EN
LED__MASK EQU 0x10
LED__PORT EQU 5
LED__PRT EQU CYREG_PRT5_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
LED__PS EQU CYREG_PRT5_PS
LED__SHIFT EQU 4
LED__SLW EQU CYREG_PRT5_SLW

/* I2C1 */
I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
I2C1_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
I2C1_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
I2C1_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB06_A0
I2C1_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB06_A1
I2C1_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
I2C1_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB06_D0
I2C1_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB06_D1
I2C1_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2C1_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
I2C1_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB06_F0
I2C1_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB06_F1
I2C1_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
I2C1_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
I2C1_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
I2C1_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
I2C1_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
I2C1_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
I2C1_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
I2C1_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
I2C1_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB05_A0
I2C1_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB05_A1
I2C1_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
I2C1_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB05_D0
I2C1_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB05_D1
I2C1_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
I2C1_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
I2C1_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB05_F0
I2C1_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB05_F1
I2C1_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C1_bI2C_UDB_StsReg__0__POS EQU 0
I2C1_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C1_bI2C_UDB_StsReg__1__POS EQU 1
I2C1_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C1_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
I2C1_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2C1_bI2C_UDB_StsReg__2__POS EQU 2
I2C1_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C1_bI2C_UDB_StsReg__3__POS EQU 3
I2C1_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2C1_bI2C_UDB_StsReg__4__POS EQU 4
I2C1_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C1_bI2C_UDB_StsReg__5__POS EQU 5
I2C1_bI2C_UDB_StsReg__MASK EQU 0x3F
I2C1_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
I2C1_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C1_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C1_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C1_bI2C_UDB_StsReg__STATUS_CNT_REG EQU CYREG_B0_UDB07_ST_CTL
I2C1_bI2C_UDB_StsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB07_ST_CTL
I2C1_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
I2C1_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2C1_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB07_08_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB07_08_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB07_08_MSK
I2C1_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB07_08_MSK
I2C1_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C1_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C1_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C1_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C1_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2C1_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2C1_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2C1_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2C1_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2C1_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB07_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB07_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB07_ST_CTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2C1_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB07_MSK_ACTL
I2C1_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB07_MSK
I2C1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C1_I2C_IRQ__INTC_MASK EQU 0x01
I2C1_I2C_IRQ__INTC_NUMBER EQU 0
I2C1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* IO_2 */
IO_2__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
IO_2__0__MASK EQU 0x01
IO_2__0__PC EQU CYREG_PRT0_PC0
IO_2__0__PORT EQU 0
IO_2__0__SHIFT EQU 0
IO_2__AG EQU CYREG_PRT0_AG
IO_2__AMUX EQU CYREG_PRT0_AMUX
IO_2__BIE EQU CYREG_PRT0_BIE
IO_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IO_2__BYP EQU CYREG_PRT0_BYP
IO_2__CTL EQU CYREG_PRT0_CTL
IO_2__DM0 EQU CYREG_PRT0_DM0
IO_2__DM1 EQU CYREG_PRT0_DM1
IO_2__DM2 EQU CYREG_PRT0_DM2
IO_2__DR EQU CYREG_PRT0_DR
IO_2__INP_DIS EQU CYREG_PRT0_INP_DIS
IO_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IO_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IO_2__LCD_EN EQU CYREG_PRT0_LCD_EN
IO_2__MASK EQU 0x01
IO_2__PORT EQU 0
IO_2__PRT EQU CYREG_PRT0_PRT
IO_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IO_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IO_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IO_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IO_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IO_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IO_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IO_2__PS EQU CYREG_PRT0_PS
IO_2__SHIFT EQU 0
IO_2__SLW EQU CYREG_PRT0_SLW

/* IO_3 */
IO_3__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
IO_3__0__MASK EQU 0x02
IO_3__0__PC EQU CYREG_PRT0_PC1
IO_3__0__PORT EQU 0
IO_3__0__SHIFT EQU 1
IO_3__AG EQU CYREG_PRT0_AG
IO_3__AMUX EQU CYREG_PRT0_AMUX
IO_3__BIE EQU CYREG_PRT0_BIE
IO_3__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IO_3__BYP EQU CYREG_PRT0_BYP
IO_3__CTL EQU CYREG_PRT0_CTL
IO_3__DM0 EQU CYREG_PRT0_DM0
IO_3__DM1 EQU CYREG_PRT0_DM1
IO_3__DM2 EQU CYREG_PRT0_DM2
IO_3__DR EQU CYREG_PRT0_DR
IO_3__INP_DIS EQU CYREG_PRT0_INP_DIS
IO_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
IO_3__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IO_3__LCD_EN EQU CYREG_PRT0_LCD_EN
IO_3__MASK EQU 0x02
IO_3__PORT EQU 0
IO_3__PRT EQU CYREG_PRT0_PRT
IO_3__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IO_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IO_3__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IO_3__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IO_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IO_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IO_3__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IO_3__PS EQU CYREG_PRT0_PS
IO_3__SHIFT EQU 1
IO_3__SLW EQU CYREG_PRT0_SLW

/* IO_4 */
IO_4__0__INTTYPE EQU CYREG_PICU5_INTTYPE5
IO_4__0__MASK EQU 0x20
IO_4__0__PC EQU CYREG_PRT5_PC5
IO_4__0__PORT EQU 5
IO_4__0__SHIFT EQU 5
IO_4__AG EQU CYREG_PRT5_AG
IO_4__AMUX EQU CYREG_PRT5_AMUX
IO_4__BIE EQU CYREG_PRT5_BIE
IO_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IO_4__BYP EQU CYREG_PRT5_BYP
IO_4__CTL EQU CYREG_PRT5_CTL
IO_4__DM0 EQU CYREG_PRT5_DM0
IO_4__DM1 EQU CYREG_PRT5_DM1
IO_4__DM2 EQU CYREG_PRT5_DM2
IO_4__DR EQU CYREG_PRT5_DR
IO_4__INP_DIS EQU CYREG_PRT5_INP_DIS
IO_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IO_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IO_4__LCD_EN EQU CYREG_PRT5_LCD_EN
IO_4__MASK EQU 0x20
IO_4__PORT EQU 5
IO_4__PRT EQU CYREG_PRT5_PRT
IO_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IO_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IO_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IO_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IO_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IO_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IO_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IO_4__PS EQU CYREG_PRT5_PS
IO_4__SHIFT EQU 5
IO_4__SLW EQU CYREG_PRT5_SLW

/* IO_5 */
IO_5__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
IO_5__0__MASK EQU 0x40
IO_5__0__PC EQU CYREG_PRT5_PC6
IO_5__0__PORT EQU 5
IO_5__0__SHIFT EQU 6
IO_5__AG EQU CYREG_PRT5_AG
IO_5__AMUX EQU CYREG_PRT5_AMUX
IO_5__BIE EQU CYREG_PRT5_BIE
IO_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IO_5__BYP EQU CYREG_PRT5_BYP
IO_5__CTL EQU CYREG_PRT5_CTL
IO_5__DM0 EQU CYREG_PRT5_DM0
IO_5__DM1 EQU CYREG_PRT5_DM1
IO_5__DM2 EQU CYREG_PRT5_DM2
IO_5__DR EQU CYREG_PRT5_DR
IO_5__INP_DIS EQU CYREG_PRT5_INP_DIS
IO_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IO_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IO_5__LCD_EN EQU CYREG_PRT5_LCD_EN
IO_5__MASK EQU 0x40
IO_5__PORT EQU 5
IO_5__PRT EQU CYREG_PRT5_PRT
IO_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IO_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IO_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IO_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IO_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IO_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IO_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IO_5__PS EQU CYREG_PRT5_PS
IO_5__SHIFT EQU 6
IO_5__SLW EQU CYREG_PRT5_SLW

/* IO_6 */
IO_6__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
IO_6__0__MASK EQU 0x80
IO_6__0__PC EQU CYREG_PRT2_PC7
IO_6__0__PORT EQU 2
IO_6__0__SHIFT EQU 7
IO_6__AG EQU CYREG_PRT2_AG
IO_6__AMUX EQU CYREG_PRT2_AMUX
IO_6__BIE EQU CYREG_PRT2_BIE
IO_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_6__BYP EQU CYREG_PRT2_BYP
IO_6__CTL EQU CYREG_PRT2_CTL
IO_6__DM0 EQU CYREG_PRT2_DM0
IO_6__DM1 EQU CYREG_PRT2_DM1
IO_6__DM2 EQU CYREG_PRT2_DM2
IO_6__DR EQU CYREG_PRT2_DR
IO_6__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_6__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_6__MASK EQU 0x80
IO_6__PORT EQU 2
IO_6__PRT EQU CYREG_PRT2_PRT
IO_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_6__PS EQU CYREG_PRT2_PS
IO_6__SHIFT EQU 7
IO_6__SLW EQU CYREG_PRT2_SLW

/* IO_7 */
IO_7__0__INTTYPE EQU CYREG_PICU5_INTTYPE7
IO_7__0__MASK EQU 0x80
IO_7__0__PC EQU CYREG_PRT5_PC7
IO_7__0__PORT EQU 5
IO_7__0__SHIFT EQU 7
IO_7__AG EQU CYREG_PRT5_AG
IO_7__AMUX EQU CYREG_PRT5_AMUX
IO_7__BIE EQU CYREG_PRT5_BIE
IO_7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IO_7__BYP EQU CYREG_PRT5_BYP
IO_7__CTL EQU CYREG_PRT5_CTL
IO_7__DM0 EQU CYREG_PRT5_DM0
IO_7__DM1 EQU CYREG_PRT5_DM1
IO_7__DM2 EQU CYREG_PRT5_DM2
IO_7__DR EQU CYREG_PRT5_DR
IO_7__INP_DIS EQU CYREG_PRT5_INP_DIS
IO_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IO_7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IO_7__LCD_EN EQU CYREG_PRT5_LCD_EN
IO_7__MASK EQU 0x80
IO_7__PORT EQU 5
IO_7__PRT EQU CYREG_PRT5_PRT
IO_7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IO_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IO_7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IO_7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IO_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IO_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IO_7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IO_7__PS EQU CYREG_PRT5_PS
IO_7__SHIFT EQU 7
IO_7__SLW EQU CYREG_PRT5_SLW

/* IO_8 */
IO_8__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
IO_8__0__MASK EQU 0x10
IO_8__0__PC EQU CYREG_PRT6_PC4
IO_8__0__PORT EQU 6
IO_8__0__SHIFT EQU 4
IO_8__AG EQU CYREG_PRT6_AG
IO_8__AMUX EQU CYREG_PRT6_AMUX
IO_8__BIE EQU CYREG_PRT6_BIE
IO_8__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IO_8__BYP EQU CYREG_PRT6_BYP
IO_8__CTL EQU CYREG_PRT6_CTL
IO_8__DM0 EQU CYREG_PRT6_DM0
IO_8__DM1 EQU CYREG_PRT6_DM1
IO_8__DM2 EQU CYREG_PRT6_DM2
IO_8__DR EQU CYREG_PRT6_DR
IO_8__INP_DIS EQU CYREG_PRT6_INP_DIS
IO_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
IO_8__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IO_8__LCD_EN EQU CYREG_PRT6_LCD_EN
IO_8__MASK EQU 0x10
IO_8__PORT EQU 6
IO_8__PRT EQU CYREG_PRT6_PRT
IO_8__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IO_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IO_8__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IO_8__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IO_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IO_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IO_8__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IO_8__PS EQU CYREG_PRT6_PS
IO_8__SHIFT EQU 4
IO_8__SLW EQU CYREG_PRT6_SLW

/* IO_9 */
IO_9__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
IO_9__0__MASK EQU 0x40
IO_9__0__PC EQU CYREG_PRT6_PC6
IO_9__0__PORT EQU 6
IO_9__0__SHIFT EQU 6
IO_9__AG EQU CYREG_PRT6_AG
IO_9__AMUX EQU CYREG_PRT6_AMUX
IO_9__BIE EQU CYREG_PRT6_BIE
IO_9__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IO_9__BYP EQU CYREG_PRT6_BYP
IO_9__CTL EQU CYREG_PRT6_CTL
IO_9__DM0 EQU CYREG_PRT6_DM0
IO_9__DM1 EQU CYREG_PRT6_DM1
IO_9__DM2 EQU CYREG_PRT6_DM2
IO_9__DR EQU CYREG_PRT6_DR
IO_9__INP_DIS EQU CYREG_PRT6_INP_DIS
IO_9__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
IO_9__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IO_9__LCD_EN EQU CYREG_PRT6_LCD_EN
IO_9__MASK EQU 0x40
IO_9__PORT EQU 6
IO_9__PRT EQU CYREG_PRT6_PRT
IO_9__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IO_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IO_9__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IO_9__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IO_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IO_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IO_9__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IO_9__PS EQU CYREG_PRT6_PS
IO_9__SHIFT EQU 6
IO_9__SLW EQU CYREG_PRT6_SLW

/* SCL0 */
SCL0__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
SCL0__0__MASK EQU 0x10
SCL0__0__PC EQU CYREG_PRT12_PC4
SCL0__0__PORT EQU 12
SCL0__0__SHIFT EQU 4
SCL0__AG EQU CYREG_PRT12_AG
SCL0__BIE EQU CYREG_PRT12_BIE
SCL0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL0__BYP EQU CYREG_PRT12_BYP
SCL0__DM0 EQU CYREG_PRT12_DM0
SCL0__DM1 EQU CYREG_PRT12_DM1
SCL0__DM2 EQU CYREG_PRT12_DM2
SCL0__DR EQU CYREG_PRT12_DR
SCL0__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL0__MASK EQU 0x10
SCL0__PORT EQU 12
SCL0__PRT EQU CYREG_PRT12_PRT
SCL0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL0__PS EQU CYREG_PRT12_PS
SCL0__SHIFT EQU 4
SCL0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL0__SLW EQU CYREG_PRT12_SLW

/* SCL1 */
SCL1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL1__0__MASK EQU 0x01
SCL1__0__PC EQU CYREG_PRT12_PC0
SCL1__0__PORT EQU 12
SCL1__0__SHIFT EQU 0
SCL1__AG EQU CYREG_PRT12_AG
SCL1__BIE EQU CYREG_PRT12_BIE
SCL1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL1__BYP EQU CYREG_PRT12_BYP
SCL1__DM0 EQU CYREG_PRT12_DM0
SCL1__DM1 EQU CYREG_PRT12_DM1
SCL1__DM2 EQU CYREG_PRT12_DM2
SCL1__DR EQU CYREG_PRT12_DR
SCL1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL1__MASK EQU 0x01
SCL1__PORT EQU 12
SCL1__PRT EQU CYREG_PRT12_PRT
SCL1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL1__PS EQU CYREG_PRT12_PS
SCL1__SHIFT EQU 0
SCL1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL1__SLW EQU CYREG_PRT12_SLW

/* SDA0 */
SDA0__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
SDA0__0__MASK EQU 0x20
SDA0__0__PC EQU CYREG_PRT12_PC5
SDA0__0__PORT EQU 12
SDA0__0__SHIFT EQU 5
SDA0__AG EQU CYREG_PRT12_AG
SDA0__BIE EQU CYREG_PRT12_BIE
SDA0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA0__BYP EQU CYREG_PRT12_BYP
SDA0__DM0 EQU CYREG_PRT12_DM0
SDA0__DM1 EQU CYREG_PRT12_DM1
SDA0__DM2 EQU CYREG_PRT12_DM2
SDA0__DR EQU CYREG_PRT12_DR
SDA0__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA0__MASK EQU 0x20
SDA0__PORT EQU 12
SDA0__PRT EQU CYREG_PRT12_PRT
SDA0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA0__PS EQU CYREG_PRT12_PS
SDA0__SHIFT EQU 5
SDA0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA0__SLW EQU CYREG_PRT12_SLW

/* SDA1 */
SDA1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA1__0__MASK EQU 0x02
SDA1__0__PC EQU CYREG_PRT12_PC1
SDA1__0__PORT EQU 12
SDA1__0__SHIFT EQU 1
SDA1__AG EQU CYREG_PRT12_AG
SDA1__BIE EQU CYREG_PRT12_BIE
SDA1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA1__BYP EQU CYREG_PRT12_BYP
SDA1__DM0 EQU CYREG_PRT12_DM0
SDA1__DM1 EQU CYREG_PRT12_DM1
SDA1__DM2 EQU CYREG_PRT12_DM2
SDA1__DR EQU CYREG_PRT12_DR
SDA1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA1__MASK EQU 0x02
SDA1__PORT EQU 12
SDA1__PRT EQU CYREG_PRT12_PRT
SDA1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA1__PS EQU CYREG_PRT12_PS
SDA1__SHIFT EQU 1
SDA1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA1__SLW EQU CYREG_PRT12_SLW

/* IO_10 */
IO_10__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
IO_10__0__MASK EQU 0x80
IO_10__0__PC EQU CYREG_PRT6_PC7
IO_10__0__PORT EQU 6
IO_10__0__SHIFT EQU 7
IO_10__AG EQU CYREG_PRT6_AG
IO_10__AMUX EQU CYREG_PRT6_AMUX
IO_10__BIE EQU CYREG_PRT6_BIE
IO_10__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IO_10__BYP EQU CYREG_PRT6_BYP
IO_10__CTL EQU CYREG_PRT6_CTL
IO_10__DM0 EQU CYREG_PRT6_DM0
IO_10__DM1 EQU CYREG_PRT6_DM1
IO_10__DM2 EQU CYREG_PRT6_DM2
IO_10__DR EQU CYREG_PRT6_DR
IO_10__INP_DIS EQU CYREG_PRT6_INP_DIS
IO_10__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
IO_10__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IO_10__LCD_EN EQU CYREG_PRT6_LCD_EN
IO_10__MASK EQU 0x80
IO_10__PORT EQU 6
IO_10__PRT EQU CYREG_PRT6_PRT
IO_10__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IO_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IO_10__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IO_10__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IO_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IO_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IO_10__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IO_10__PS EQU CYREG_PRT6_PS
IO_10__SHIFT EQU 7
IO_10__SLW EQU CYREG_PRT6_SLW

/* IO_11 */
IO_11__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
IO_11__0__MASK EQU 0x20
IO_11__0__PC EQU CYREG_PRT6_PC5
IO_11__0__PORT EQU 6
IO_11__0__SHIFT EQU 5
IO_11__AG EQU CYREG_PRT6_AG
IO_11__AMUX EQU CYREG_PRT6_AMUX
IO_11__BIE EQU CYREG_PRT6_BIE
IO_11__BIT_MASK EQU CYREG_PRT6_BIT_MASK
IO_11__BYP EQU CYREG_PRT6_BYP
IO_11__CTL EQU CYREG_PRT6_CTL
IO_11__DM0 EQU CYREG_PRT6_DM0
IO_11__DM1 EQU CYREG_PRT6_DM1
IO_11__DM2 EQU CYREG_PRT6_DM2
IO_11__DR EQU CYREG_PRT6_DR
IO_11__INP_DIS EQU CYREG_PRT6_INP_DIS
IO_11__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
IO_11__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
IO_11__LCD_EN EQU CYREG_PRT6_LCD_EN
IO_11__MASK EQU 0x20
IO_11__PORT EQU 6
IO_11__PRT EQU CYREG_PRT6_PRT
IO_11__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
IO_11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
IO_11__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
IO_11__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
IO_11__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
IO_11__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
IO_11__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
IO_11__PS EQU CYREG_PRT6_PS
IO_11__SHIFT EQU 5
IO_11__SLW EQU CYREG_PRT6_SLW

/* IO_12 */
IO_12__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
IO_12__0__MASK EQU 0x40
IO_12__0__PC EQU CYREG_PRT2_PC6
IO_12__0__PORT EQU 2
IO_12__0__SHIFT EQU 6
IO_12__AG EQU CYREG_PRT2_AG
IO_12__AMUX EQU CYREG_PRT2_AMUX
IO_12__BIE EQU CYREG_PRT2_BIE
IO_12__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_12__BYP EQU CYREG_PRT2_BYP
IO_12__CTL EQU CYREG_PRT2_CTL
IO_12__DM0 EQU CYREG_PRT2_DM0
IO_12__DM1 EQU CYREG_PRT2_DM1
IO_12__DM2 EQU CYREG_PRT2_DM2
IO_12__DR EQU CYREG_PRT2_DR
IO_12__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_12__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_12__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_12__MASK EQU 0x40
IO_12__PORT EQU 2
IO_12__PRT EQU CYREG_PRT2_PRT
IO_12__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_12__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_12__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_12__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_12__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_12__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_12__PS EQU CYREG_PRT2_PS
IO_12__SHIFT EQU 6
IO_12__SLW EQU CYREG_PRT2_SLW

/* IO_13 */
IO_13__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
IO_13__0__MASK EQU 0x20
IO_13__0__PC EQU CYREG_PRT2_PC5
IO_13__0__PORT EQU 2
IO_13__0__SHIFT EQU 5
IO_13__AG EQU CYREG_PRT2_AG
IO_13__AMUX EQU CYREG_PRT2_AMUX
IO_13__BIE EQU CYREG_PRT2_BIE
IO_13__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_13__BYP EQU CYREG_PRT2_BYP
IO_13__CTL EQU CYREG_PRT2_CTL
IO_13__DM0 EQU CYREG_PRT2_DM0
IO_13__DM1 EQU CYREG_PRT2_DM1
IO_13__DM2 EQU CYREG_PRT2_DM2
IO_13__DR EQU CYREG_PRT2_DR
IO_13__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_13__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_13__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_13__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_13__MASK EQU 0x20
IO_13__PORT EQU 2
IO_13__PRT EQU CYREG_PRT2_PRT
IO_13__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_13__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_13__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_13__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_13__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_13__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_13__PS EQU CYREG_PRT2_PS
IO_13__SHIFT EQU 5
IO_13__SLW EQU CYREG_PRT2_SLW

/* IO_14 */
IO_14__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
IO_14__0__MASK EQU 0x80
IO_14__0__PC EQU CYREG_PRT12_PC7
IO_14__0__PORT EQU 12
IO_14__0__SHIFT EQU 7
IO_14__AG EQU CYREG_PRT12_AG
IO_14__BIE EQU CYREG_PRT12_BIE
IO_14__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IO_14__BYP EQU CYREG_PRT12_BYP
IO_14__DM0 EQU CYREG_PRT12_DM0
IO_14__DM1 EQU CYREG_PRT12_DM1
IO_14__DM2 EQU CYREG_PRT12_DM2
IO_14__DR EQU CYREG_PRT12_DR
IO_14__INP_DIS EQU CYREG_PRT12_INP_DIS
IO_14__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IO_14__MASK EQU 0x80
IO_14__PORT EQU 12
IO_14__PRT EQU CYREG_PRT12_PRT
IO_14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IO_14__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IO_14__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IO_14__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IO_14__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IO_14__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IO_14__PS EQU CYREG_PRT12_PS
IO_14__SHIFT EQU 7
IO_14__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IO_14__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IO_14__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IO_14__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IO_14__SLW EQU CYREG_PRT12_SLW

/* IO_15 */
IO_15__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
IO_15__0__MASK EQU 0x40
IO_15__0__PC EQU CYREG_PRT12_PC6
IO_15__0__PORT EQU 12
IO_15__0__SHIFT EQU 6
IO_15__AG EQU CYREG_PRT12_AG
IO_15__BIE EQU CYREG_PRT12_BIE
IO_15__BIT_MASK EQU CYREG_PRT12_BIT_MASK
IO_15__BYP EQU CYREG_PRT12_BYP
IO_15__DM0 EQU CYREG_PRT12_DM0
IO_15__DM1 EQU CYREG_PRT12_DM1
IO_15__DM2 EQU CYREG_PRT12_DM2
IO_15__DR EQU CYREG_PRT12_DR
IO_15__INP_DIS EQU CYREG_PRT12_INP_DIS
IO_15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
IO_15__MASK EQU 0x40
IO_15__PORT EQU 12
IO_15__PRT EQU CYREG_PRT12_PRT
IO_15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
IO_15__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
IO_15__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
IO_15__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
IO_15__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
IO_15__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
IO_15__PS EQU CYREG_PRT12_PS
IO_15__SHIFT EQU 6
IO_15__SIO_CFG EQU CYREG_PRT12_SIO_CFG
IO_15__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
IO_15__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
IO_15__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
IO_15__SLW EQU CYREG_PRT12_SLW

/* IO_16 */
IO_16__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
IO_16__0__MASK EQU 0x10
IO_16__0__PC EQU CYREG_PRT2_PC4
IO_16__0__PORT EQU 2
IO_16__0__SHIFT EQU 4
IO_16__AG EQU CYREG_PRT2_AG
IO_16__AMUX EQU CYREG_PRT2_AMUX
IO_16__BIE EQU CYREG_PRT2_BIE
IO_16__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_16__BYP EQU CYREG_PRT2_BYP
IO_16__CTL EQU CYREG_PRT2_CTL
IO_16__DM0 EQU CYREG_PRT2_DM0
IO_16__DM1 EQU CYREG_PRT2_DM1
IO_16__DM2 EQU CYREG_PRT2_DM2
IO_16__DR EQU CYREG_PRT2_DR
IO_16__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_16__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_16__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_16__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_16__MASK EQU 0x10
IO_16__PORT EQU 2
IO_16__PRT EQU CYREG_PRT2_PRT
IO_16__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_16__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_16__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_16__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_16__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_16__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_16__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_16__PS EQU CYREG_PRT2_PS
IO_16__SHIFT EQU 4
IO_16__SLW EQU CYREG_PRT2_SLW

/* IO_17 */
IO_17__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
IO_17__0__MASK EQU 0x80
IO_17__0__PC EQU CYREG_PRT1_PC7
IO_17__0__PORT EQU 1
IO_17__0__SHIFT EQU 7
IO_17__AG EQU CYREG_PRT1_AG
IO_17__AMUX EQU CYREG_PRT1_AMUX
IO_17__BIE EQU CYREG_PRT1_BIE
IO_17__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IO_17__BYP EQU CYREG_PRT1_BYP
IO_17__CTL EQU CYREG_PRT1_CTL
IO_17__DM0 EQU CYREG_PRT1_DM0
IO_17__DM1 EQU CYREG_PRT1_DM1
IO_17__DM2 EQU CYREG_PRT1_DM2
IO_17__DR EQU CYREG_PRT1_DR
IO_17__INP_DIS EQU CYREG_PRT1_INP_DIS
IO_17__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IO_17__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IO_17__LCD_EN EQU CYREG_PRT1_LCD_EN
IO_17__MASK EQU 0x80
IO_17__PORT EQU 1
IO_17__PRT EQU CYREG_PRT1_PRT
IO_17__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IO_17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IO_17__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IO_17__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IO_17__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IO_17__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IO_17__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IO_17__PS EQU CYREG_PRT1_PS
IO_17__SHIFT EQU 7
IO_17__SLW EQU CYREG_PRT1_SLW

/* IO_18 */
IO_18__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
IO_18__0__MASK EQU 0x40
IO_18__0__PC EQU CYREG_PRT1_PC6
IO_18__0__PORT EQU 1
IO_18__0__SHIFT EQU 6
IO_18__AG EQU CYREG_PRT1_AG
IO_18__AMUX EQU CYREG_PRT1_AMUX
IO_18__BIE EQU CYREG_PRT1_BIE
IO_18__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IO_18__BYP EQU CYREG_PRT1_BYP
IO_18__CTL EQU CYREG_PRT1_CTL
IO_18__DM0 EQU CYREG_PRT1_DM0
IO_18__DM1 EQU CYREG_PRT1_DM1
IO_18__DM2 EQU CYREG_PRT1_DM2
IO_18__DR EQU CYREG_PRT1_DR
IO_18__INP_DIS EQU CYREG_PRT1_INP_DIS
IO_18__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IO_18__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IO_18__LCD_EN EQU CYREG_PRT1_LCD_EN
IO_18__MASK EQU 0x40
IO_18__PORT EQU 1
IO_18__PRT EQU CYREG_PRT1_PRT
IO_18__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IO_18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IO_18__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IO_18__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IO_18__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IO_18__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IO_18__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IO_18__PS EQU CYREG_PRT1_PS
IO_18__SHIFT EQU 6
IO_18__SLW EQU CYREG_PRT1_SLW

/* IO_19 */
IO_19__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
IO_19__0__MASK EQU 0x08
IO_19__0__PC EQU CYREG_PRT2_PC3
IO_19__0__PORT EQU 2
IO_19__0__SHIFT EQU 3
IO_19__AG EQU CYREG_PRT2_AG
IO_19__AMUX EQU CYREG_PRT2_AMUX
IO_19__BIE EQU CYREG_PRT2_BIE
IO_19__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_19__BYP EQU CYREG_PRT2_BYP
IO_19__CTL EQU CYREG_PRT2_CTL
IO_19__DM0 EQU CYREG_PRT2_DM0
IO_19__DM1 EQU CYREG_PRT2_DM1
IO_19__DM2 EQU CYREG_PRT2_DM2
IO_19__DR EQU CYREG_PRT2_DR
IO_19__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_19__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_19__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_19__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_19__MASK EQU 0x08
IO_19__PORT EQU 2
IO_19__PRT EQU CYREG_PRT2_PRT
IO_19__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_19__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_19__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_19__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_19__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_19__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_19__PS EQU CYREG_PRT2_PS
IO_19__SHIFT EQU 3
IO_19__SLW EQU CYREG_PRT2_SLW

/* IO_20 */
IO_20__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
IO_20__0__MASK EQU 0x04
IO_20__0__PC EQU CYREG_PRT2_PC2
IO_20__0__PORT EQU 2
IO_20__0__SHIFT EQU 2
IO_20__AG EQU CYREG_PRT2_AG
IO_20__AMUX EQU CYREG_PRT2_AMUX
IO_20__BIE EQU CYREG_PRT2_BIE
IO_20__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_20__BYP EQU CYREG_PRT2_BYP
IO_20__CTL EQU CYREG_PRT2_CTL
IO_20__DM0 EQU CYREG_PRT2_DM0
IO_20__DM1 EQU CYREG_PRT2_DM1
IO_20__DM2 EQU CYREG_PRT2_DM2
IO_20__DR EQU CYREG_PRT2_DR
IO_20__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_20__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_20__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_20__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_20__MASK EQU 0x04
IO_20__PORT EQU 2
IO_20__PRT EQU CYREG_PRT2_PRT
IO_20__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_20__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_20__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_20__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_20__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_20__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_20__PS EQU CYREG_PRT2_PS
IO_20__SHIFT EQU 2
IO_20__SLW EQU CYREG_PRT2_SLW

/* IO_21 */
IO_21__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
IO_21__0__MASK EQU 0x01
IO_21__0__PC EQU CYREG_PRT2_PC0
IO_21__0__PORT EQU 2
IO_21__0__SHIFT EQU 0
IO_21__AG EQU CYREG_PRT2_AG
IO_21__AMUX EQU CYREG_PRT2_AMUX
IO_21__BIE EQU CYREG_PRT2_BIE
IO_21__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_21__BYP EQU CYREG_PRT2_BYP
IO_21__CTL EQU CYREG_PRT2_CTL
IO_21__DM0 EQU CYREG_PRT2_DM0
IO_21__DM1 EQU CYREG_PRT2_DM1
IO_21__DM2 EQU CYREG_PRT2_DM2
IO_21__DR EQU CYREG_PRT2_DR
IO_21__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_21__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_21__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_21__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_21__MASK EQU 0x01
IO_21__PORT EQU 2
IO_21__PRT EQU CYREG_PRT2_PRT
IO_21__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_21__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_21__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_21__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_21__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_21__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_21__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_21__PS EQU CYREG_PRT2_PS
IO_21__SHIFT EQU 0
IO_21__SLW EQU CYREG_PRT2_SLW

/* IO_22 */
IO_22__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
IO_22__0__MASK EQU 0x10
IO_22__0__PC EQU CYREG_PRT1_PC4
IO_22__0__PORT EQU 1
IO_22__0__SHIFT EQU 4
IO_22__AG EQU CYREG_PRT1_AG
IO_22__AMUX EQU CYREG_PRT1_AMUX
IO_22__BIE EQU CYREG_PRT1_BIE
IO_22__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IO_22__BYP EQU CYREG_PRT1_BYP
IO_22__CTL EQU CYREG_PRT1_CTL
IO_22__DM0 EQU CYREG_PRT1_DM0
IO_22__DM1 EQU CYREG_PRT1_DM1
IO_22__DM2 EQU CYREG_PRT1_DM2
IO_22__DR EQU CYREG_PRT1_DR
IO_22__INP_DIS EQU CYREG_PRT1_INP_DIS
IO_22__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IO_22__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IO_22__LCD_EN EQU CYREG_PRT1_LCD_EN
IO_22__MASK EQU 0x10
IO_22__PORT EQU 1
IO_22__PRT EQU CYREG_PRT1_PRT
IO_22__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IO_22__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IO_22__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IO_22__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IO_22__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IO_22__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IO_22__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IO_22__PS EQU CYREG_PRT1_PS
IO_22__SHIFT EQU 4
IO_22__SLW EQU CYREG_PRT1_SLW

/* IO_23 */
IO_23__0__INTTYPE EQU CYREG_PICU1_INTTYPE3
IO_23__0__MASK EQU 0x08
IO_23__0__PC EQU CYREG_PRT1_PC3
IO_23__0__PORT EQU 1
IO_23__0__SHIFT EQU 3
IO_23__AG EQU CYREG_PRT1_AG
IO_23__AMUX EQU CYREG_PRT1_AMUX
IO_23__BIE EQU CYREG_PRT1_BIE
IO_23__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IO_23__BYP EQU CYREG_PRT1_BYP
IO_23__CTL EQU CYREG_PRT1_CTL
IO_23__DM0 EQU CYREG_PRT1_DM0
IO_23__DM1 EQU CYREG_PRT1_DM1
IO_23__DM2 EQU CYREG_PRT1_DM2
IO_23__DR EQU CYREG_PRT1_DR
IO_23__INP_DIS EQU CYREG_PRT1_INP_DIS
IO_23__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IO_23__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IO_23__LCD_EN EQU CYREG_PRT1_LCD_EN
IO_23__MASK EQU 0x08
IO_23__PORT EQU 1
IO_23__PRT EQU CYREG_PRT1_PRT
IO_23__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IO_23__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IO_23__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IO_23__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IO_23__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IO_23__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IO_23__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IO_23__PS EQU CYREG_PRT1_PS
IO_23__SHIFT EQU 3
IO_23__SLW EQU CYREG_PRT1_SLW

/* IO_24 */
IO_24__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
IO_24__0__MASK EQU 0x04
IO_24__0__PC EQU CYREG_PRT1_PC2
IO_24__0__PORT EQU 1
IO_24__0__SHIFT EQU 2
IO_24__AG EQU CYREG_PRT1_AG
IO_24__AMUX EQU CYREG_PRT1_AMUX
IO_24__BIE EQU CYREG_PRT1_BIE
IO_24__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IO_24__BYP EQU CYREG_PRT1_BYP
IO_24__CTL EQU CYREG_PRT1_CTL
IO_24__DM0 EQU CYREG_PRT1_DM0
IO_24__DM1 EQU CYREG_PRT1_DM1
IO_24__DM2 EQU CYREG_PRT1_DM2
IO_24__DR EQU CYREG_PRT1_DR
IO_24__INP_DIS EQU CYREG_PRT1_INP_DIS
IO_24__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IO_24__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IO_24__LCD_EN EQU CYREG_PRT1_LCD_EN
IO_24__MASK EQU 0x04
IO_24__PORT EQU 1
IO_24__PRT EQU CYREG_PRT1_PRT
IO_24__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IO_24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IO_24__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IO_24__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IO_24__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IO_24__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IO_24__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IO_24__PS EQU CYREG_PRT1_PS
IO_24__SHIFT EQU 2
IO_24__SLW EQU CYREG_PRT1_SLW

/* IO_25 */
IO_25__0__INTTYPE EQU CYREG_PICU5_INTTYPE0
IO_25__0__MASK EQU 0x01
IO_25__0__PC EQU CYREG_PRT5_PC0
IO_25__0__PORT EQU 5
IO_25__0__SHIFT EQU 0
IO_25__AG EQU CYREG_PRT5_AG
IO_25__AMUX EQU CYREG_PRT5_AMUX
IO_25__BIE EQU CYREG_PRT5_BIE
IO_25__BIT_MASK EQU CYREG_PRT5_BIT_MASK
IO_25__BYP EQU CYREG_PRT5_BYP
IO_25__CTL EQU CYREG_PRT5_CTL
IO_25__DM0 EQU CYREG_PRT5_DM0
IO_25__DM1 EQU CYREG_PRT5_DM1
IO_25__DM2 EQU CYREG_PRT5_DM2
IO_25__DR EQU CYREG_PRT5_DR
IO_25__INP_DIS EQU CYREG_PRT5_INP_DIS
IO_25__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
IO_25__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
IO_25__LCD_EN EQU CYREG_PRT5_LCD_EN
IO_25__MASK EQU 0x01
IO_25__PORT EQU 5
IO_25__PRT EQU CYREG_PRT5_PRT
IO_25__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
IO_25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
IO_25__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
IO_25__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
IO_25__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
IO_25__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
IO_25__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
IO_25__PS EQU CYREG_PRT5_PS
IO_25__SHIFT EQU 0
IO_25__SLW EQU CYREG_PRT5_SLW

/* IO_26 */
IO_26__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
IO_26__0__MASK EQU 0x02
IO_26__0__PC EQU CYREG_PRT2_PC1
IO_26__0__PORT EQU 2
IO_26__0__SHIFT EQU 1
IO_26__AG EQU CYREG_PRT2_AG
IO_26__AMUX EQU CYREG_PRT2_AMUX
IO_26__BIE EQU CYREG_PRT2_BIE
IO_26__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IO_26__BYP EQU CYREG_PRT2_BYP
IO_26__CTL EQU CYREG_PRT2_CTL
IO_26__DM0 EQU CYREG_PRT2_DM0
IO_26__DM1 EQU CYREG_PRT2_DM1
IO_26__DM2 EQU CYREG_PRT2_DM2
IO_26__DR EQU CYREG_PRT2_DR
IO_26__INP_DIS EQU CYREG_PRT2_INP_DIS
IO_26__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IO_26__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IO_26__LCD_EN EQU CYREG_PRT2_LCD_EN
IO_26__MASK EQU 0x02
IO_26__PORT EQU 2
IO_26__PRT EQU CYREG_PRT2_PRT
IO_26__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IO_26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IO_26__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IO_26__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IO_26__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IO_26__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IO_26__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IO_26__PS EQU CYREG_PRT2_PS
IO_26__SHIFT EQU 1
IO_26__SLW EQU CYREG_PRT2_SLW

/* IO_27 */
IO_27__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
IO_27__0__MASK EQU 0x20
IO_27__0__PC EQU CYREG_PRT1_PC5
IO_27__0__PORT EQU 1
IO_27__0__SHIFT EQU 5
IO_27__AG EQU CYREG_PRT1_AG
IO_27__AMUX EQU CYREG_PRT1_AMUX
IO_27__BIE EQU CYREG_PRT1_BIE
IO_27__BIT_MASK EQU CYREG_PRT1_BIT_MASK
IO_27__BYP EQU CYREG_PRT1_BYP
IO_27__CTL EQU CYREG_PRT1_CTL
IO_27__DM0 EQU CYREG_PRT1_DM0
IO_27__DM1 EQU CYREG_PRT1_DM1
IO_27__DM2 EQU CYREG_PRT1_DM2
IO_27__DR EQU CYREG_PRT1_DR
IO_27__INP_DIS EQU CYREG_PRT1_INP_DIS
IO_27__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
IO_27__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
IO_27__LCD_EN EQU CYREG_PRT1_LCD_EN
IO_27__MASK EQU 0x20
IO_27__PORT EQU 1
IO_27__PRT EQU CYREG_PRT1_PRT
IO_27__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
IO_27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
IO_27__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
IO_27__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
IO_27__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
IO_27__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
IO_27__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
IO_27__PS EQU CYREG_PRT1_PS
IO_27__SHIFT EQU 5
IO_27__SLW EQU CYREG_PRT1_SLW

/* SPIM_1 */
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB04_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB04_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB04_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB04_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB04_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_1_BSPIM_RxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIM_1_BSPIM_RxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
SPIM_1_BSPIM_RxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
SPIM_1_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
SPIM_1_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
SPIM_1_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB10_A0
SPIM_1_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB10_A1
SPIM_1_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
SPIM_1_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB10_D0
SPIM_1_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB10_D1
SPIM_1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
SPIM_1_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB10_F0
SPIM_1_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB10_F1
SPIM_1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIM_1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
SPIM_1_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
SPIM_1_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
SPIM_1_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB11_A0
SPIM_1_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB11_A1
SPIM_1_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
SPIM_1_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB11_D0
SPIM_1_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB11_D1
SPIM_1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_1_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
SPIM_1_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB11_F0
SPIM_1_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB11_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x02
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x04
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x04

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x1000
USBUART_dp_int__INTC_NUMBER EQU 12
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ord_int__INTC_MASK EQU 0x2000000
USBUART_ord_int__INTC_NUMBER EQU 25
USBUART_ord_int__INTC_PRIOR_NUM EQU 7
USBUART_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBUART_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* SPI_ADDR */
SPI_ADDR_Sync_ctrl_reg__0__MASK EQU 0x01
SPI_ADDR_Sync_ctrl_reg__0__POS EQU 0
SPI_ADDR_Sync_ctrl_reg__1__MASK EQU 0x02
SPI_ADDR_Sync_ctrl_reg__1__POS EQU 1
SPI_ADDR_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPI_ADDR_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPI_ADDR_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPI_ADDR_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
SPI_ADDR_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
SPI_ADDR_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPI_ADDR_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPI_ADDR_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
SPI_ADDR_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
SPI_ADDR_Sync_ctrl_reg__2__MASK EQU 0x04
SPI_ADDR_Sync_ctrl_reg__2__POS EQU 2
SPI_ADDR_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPI_ADDR_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
SPI_ADDR_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPI_ADDR_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
SPI_ADDR_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
SPI_ADDR_Sync_ctrl_reg__MASK EQU 0x07
SPI_ADDR_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_ADDR_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPI_ADDR_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* I2C_EEPROM */
I2C_EEPROM_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_EEPROM_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_EEPROM_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_EEPROM_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_EEPROM_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_EEPROM_I2C_FF__D EQU CYREG_I2C_D
I2C_EEPROM_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_EEPROM_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_EEPROM_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_EEPROM_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_EEPROM_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_EEPROM_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_EEPROM_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_EEPROM_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_EEPROM_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_EEPROM_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_EEPROM_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_EEPROM_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_EEPROM_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_EEPROM_I2C_IRQ__INTC_NUMBER EQU 15
I2C_EEPROM_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_EEPROM_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_EEPROM_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_EEPROM_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 64000000
BCLK__BUS_CLK__KHZ EQU 64000
BCLK__BUS_CLK__MHZ EQU 64
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E133069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 0
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 0
CYDEV_INTR_RISING EQU 0x00008001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
CyScBoostClk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
CyScBoostClk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
CyScBoostClk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
CyScBoostClk__CFG2_SRC_SEL_MASK EQU 0x07
CyScBoostClk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
CyScBoostClk__CFG3_PHASE_DLY_MASK EQU 0x0F
CyScBoostClk__INDEX EQU 0x00
CyScBoostClk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
CyScBoostClk__PM_ACT_MSK EQU 0x01
CyScBoostClk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
CyScBoostClk__PM_STBY_MSK EQU 0x01
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
