GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\gowin_pll\gowin_pll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram\ip_psram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\tangcart_msx.v'
Undeclared symbol 'mem_clk', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\tangcart_msx.v":82)
Undeclared symbol 'mem_clk_lock', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\tangcart_msx.v":83)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\uart\ip_uart.v'
Compiling module 'tangcart_msx'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\tangcart_msx.v":27)
Compiling module 'Gowin_PLL'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\gowin_pll\gowin_pll.v":10)
Compiling module 'ip_psram_tester'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":27)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":158)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":163)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":170)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":180)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":186)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":261)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":327)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":345)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":370)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":385)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":405)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":430)
WARN  (EX3791) : Expression size 15 truncated to fit in target size 14("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_tester\ip_psram_tester.v":445)
Compiling module 'ip_psram'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram\ip_psram.v":27)
Compiling module 'PSRAM_Memory_Interface_2CH_Top'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":6400)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module '**'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\psram_memory_interface_2ch\psram_memory_interface_2ch.v":0)
Compiling module 'ip_uart(clk_freq=54000000)'("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\uart\ip_uart.v":27)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\uart\ip_uart.v":68)
WARN  (EX2565) : Input 'clkfb' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\tangcart_msx.v":86)
NOTE  (EX0101) : Current top module is "tangcart_msx"
[5%] Running netlist conversion ...
WARN  (CV0018) : Input button[1] is unused("D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\src\tangcart_msx.v":30)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\gwsynthesis\TangcartMSX.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\PSRAM_Test\impl\gwsynthesis\TangcartMSX_syn.rpt.html" completed
GowinSynthesis finish
