report_timing -group REGIN -delay_type min -path_type full_clock -max_paths 100 -transition_time -nets -attributes -nosplit 
 
****************************************
Report : timing
        -path full_clock
        -delay min
        -nets
        -group REGIN
        -max_paths 100
        -transition_time
Design : bp_softcore
Version: O-2018.06-SP4
Date   : Thu Mar 12 12:09:12 2020
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: Inactive.

  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U152/QN (NOR2X0)              0.04      0.06 *     0.16 f
  uce_0__uce/n66 (net)           1                   0.00       0.16 f
  uce_0__uce/state_r_reg_2_/D (DFFX1)      0.04      0.00 *     0.16 f
  data arrival time                                             0.16

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U147/QN (NOR2X0)              0.04      0.06 *     0.16 f
  uce_0__uce/n70 (net)           1                   0.00       0.16 f
  uce_0__uce/state_r_reg_0_/D (DFFX1)      0.04      0.00 *     0.16 f
  data arrival time                                             0.16

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.16
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U25/QN (NOR2X0)                0.04      0.06 *     0.16 f
  uce_0__uce/index_counter/n17 (net)            1                   0.00       0.16 f
  uce_0__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.16 f
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  fifo_0__mem_fifo/reset_i (bsg_one_fifo_width_p570_2)              0.00       0.10 r
  fifo_0__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_11)     0.00       0.10 r
  fifo_0__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_0__mem_fifo/dff_full/U4/QN (NOR2X0)                0.05      0.06 *     0.16 f
  fifo_0__mem_fifo/dff_full/n2 (net)            1                   0.00       0.16 f
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.05      0.00 *     0.16 f
  data arrival time                                                            0.16

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.16
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U12/QN (NOR2X0)                0.03      0.07 *     0.17 f
  uce_0__uce/index_counter/n27 (net)            1                   0.00       0.17 f
  uce_0__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  fifo_1__mem_fifo/reset_i (bsg_one_fifo_width_p570_3)              0.00       0.10 r
  fifo_1__mem_fifo/reset_i (net)                                    0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (bsg_dff_reset_width_p1_21)     0.00       0.10 r
  fifo_1__mem_fifo/dff_full/reset_i (net)                           0.00       0.10 r
  fifo_1__mem_fifo/dff_full/U4/QN (NOR2X0)                0.04      0.07 *     0.17 f
  fifo_1__mem_fifo/dff_full/n3 (net)            1                   0.00       0.17 f
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/D (DFFX1)       0.04      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.83


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U25/QN (NOR2X0)                0.04      0.07 *     0.17 f
  uce_1__uce/index_counter/n27 (net)            1                   0.00       0.17 f
  uce_1__uce/index_counter/ctr_r_reg_0_/D (DFFX1)         0.04      0.00 *     0.17 f
  data arrival time                                                            0.17

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_0_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.17
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.82


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U12/QN (NOR2X0)                0.03      0.08 *     0.18 f
  uce_1__uce/index_counter/n20 (net)            1                   0.00       0.18 f
  uce_1__uce/index_counter/ctr_r_reg_5_/D (DFFX1)         0.03      0.00 *     0.18 f
  data arrival time                                                            0.18

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_5_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.18
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.81


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_0_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U89/QN (NOR3X0)               0.06      0.09 *     0.19 f
  uce_1__uce/n127 (net)          1                   0.00       0.19 f
  uce_1__uce/state_r_reg_0_/D (DFFX1)      0.06      0.00 *     0.19 f
  data arrival time                                             0.19

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_0_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.19
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.80


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                   0.00       0.10 r
  uce_0__uce/reset_i (net)                           0.00       0.10 r
  uce_0__uce/U13/ZN (INVX0)                0.03      0.04 *     0.14 f
  uce_0__uce/n138 (net)          1                   0.00       0.14 f
  uce_0__uce/U149/Q (OA21X1)               0.03      0.06 *     0.20 f
  uce_0__uce/n68 (net)           1                   0.00       0.20 f
  uce_0__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.20 f
  data arrival time                                             0.20

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_0__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.20
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.79


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.04      0.06 *     0.16 f
  uce_1__uce/n130 (net)          2                   0.00       0.16 f
  uce_1__uce/U94/Q (OA21X1)                0.03      0.06 *     0.22 f
  uce_1__uce/n128 (net)          1                   0.00       0.22 f
  uce_1__uce/state_r_reg_1_/D (DFFX1)      0.03      0.00 *     0.22 f
  data arrival time                                             0.22

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_1_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.22
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.77


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.23 f
  uce_0__uce/index_counter/n23 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U23/Q (OA21X1)                 0.03      0.07 *     0.23 f
  uce_0__uce/index_counter/n19 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U15/Q (OA21X1)                 0.03      0.07 *     0.23 f
  uce_0__uce/index_counter/n25 (net)            1                   0.00       0.23 f
  uce_0__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.23 f
  data arrival time                                                            0.23

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.23
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/state_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout     Trans      Incr       Path      Attributes
  ------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  input external delay                               0.10       0.10 r
  reset_i (in)                             0.00      0.00       0.10 r
  reset_i (net)                 19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                   0.00       0.10 r
  uce_1__uce/reset_i (net)                           0.00       0.10 r
  uce_1__uce/U10/ZN (INVX0)                0.04      0.06 *     0.16 f
  uce_1__uce/n130 (net)          2                   0.00       0.16 f
  uce_1__uce/U100/Q (OA221X1)              0.03      0.07 *     0.24 f
  uce_1__uce/n129 (net)          1                   0.00       0.24 f
  uce_1__uce/state_r_reg_2_/D (DFFX1)      0.03      0.00 *     0.24 f
  data arrival time                                             0.24

  clock core_clk (rise edge)                         0.00       0.00
  clock network delay (ideal)                        0.00       0.00
  clock uncertainty                                  1.00       1.00
  uce_1__uce/state_r_reg_2_/CLK (DFFX1)              0.00       1.00 r
  library hold time                                 -0.01       0.99
  data required time                                            0.99
  ------------------------------------------------------------------------------------------
  data required time                                            0.99
  data arrival time                                            -0.24
  ------------------------------------------------------------------------------------------
  slack (VIOLATED)                                             -0.76


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U15/Q (OA21X1)                 0.03      0.06 *     0.24 f
  uce_1__uce/index_counter/n22 (net)            1                   0.00       0.24 f
  uce_1__uce/index_counter/ctr_r_reg_4_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_4_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U23/Q (OA21X1)                 0.03      0.06 *     0.24 f
  uce_1__uce/index_counter/n26 (net)            1                   0.00       0.24 f
  uce_1__uce/index_counter/ctr_r_reg_1_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_1_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U17/Q (OA21X1)                 0.03      0.06 *     0.24 f
  uce_1__uce/index_counter/n24 (net)            1                   0.00       0.24 f
  uce_1__uce/index_counter/ctr_r_reg_3_/D (DFFX1)         0.03      0.00 *     0.24 f
  data arrival time                                                            0.24

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_3_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.24
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_2)     0.00     0.10 r
  uce_0__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_0__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_0__uce/index_counter/n20 (net)            4                   0.00       0.17 f
  uce_0__uce/index_counter/U20/Q (OA221X1)                0.04      0.08 *     0.25 f
  uce_0__uce/index_counter/n21 (net)            1                   0.00       0.25 f
  uce_0__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.04      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.75


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_1__uce/index_counter/ctr_r_reg_2_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_1__uce/reset_i (bp_uce_02_3)                                  0.00       0.10 r
  uce_1__uce/reset_i (net)                                          0.00       0.10 r
  uce_1__uce/index_counter/reset_i (bsg_counter_set_down_width_p6_3)     0.00     0.10 r
  uce_1__uce/index_counter/reset_i (net)                            0.00       0.10 r
  uce_1__uce/index_counter/U14/ZN (INVX0)                 0.05      0.07 *     0.17 f
  uce_1__uce/index_counter/n28 (net)            4                   0.00       0.17 f
  uce_1__uce/index_counter/U20/Q (OA221X1)                0.03      0.08 *     0.25 f
  uce_1__uce/index_counter/n25 (net)            1                   0.00       0.25 f
  uce_1__uce/index_counter/ctr_r_reg_2_/D (DFFX1)         0.03      0.00 *     0.25 f
  data arrival time                                                            0.25

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_1__uce/index_counter/ctr_r_reg_2_/CLK (DFFX1)                 0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.25
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.74


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_12_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U45/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n26 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_12_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_12_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_14_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U42/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n30 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_14_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_14_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_4_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U53/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n10 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_4_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_4_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_10_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U47/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n22 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_10_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_10_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_11_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U46/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n24 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_11_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_11_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_8_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U49/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n18 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_8_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_8_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_9_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U48/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n20 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_9_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_9_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.68


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_13_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U43/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n28 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_13_/D (DFFX1)       0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_13_/CLK (DFFX1)               0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_3_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U54/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n8 (net)             1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_3_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_3_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_5_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U52/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n12 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_5_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_5_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_6_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U51/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n14 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_6_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_6_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_1_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U55/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n4 (net)             1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_1_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_1_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: reset_i (input port clocked by core_clk)
  Endpoint: uce_0__uce/cache_req_reg/data_r_reg_7_
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  reset_i (in)                                            0.00      0.00       0.10 r
  reset_i (net)                                19                   0.00       0.10 r
  uce_0__uce/reset_i (bp_uce_02_2)                                  0.00       0.10 r
  uce_0__uce/reset_i (net)                                          0.00       0.10 r
  uce_0__uce/cache_req_reg/reset_i (bsg_dff_reset_en_width_p110_2)     0.00     0.10 r
  uce_0__uce/cache_req_reg/reset_i (net)                            0.00       0.10 r
  uce_0__uce/cache_req_reg/U7/QN (NOR2X0)                 0.17      0.13 *     0.23 f
  uce_0__uce/cache_req_reg/n7 (net)            14                   0.00       0.23 f
  uce_0__uce/cache_req_reg/U50/Q (AO22X1)                 0.03      0.09 *     0.32 f
  uce_0__uce/cache_req_reg/n16 (net)            1                   0.00       0.32 f
  uce_0__uce/cache_req_reg/data_r_reg_7_/D (DFFX1)        0.03      0.00 *     0.32 f
  data arrival time                                                            0.32

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  uce_0__uce/cache_req_reg/data_r_reg_7_/CLK (DFFX1)                0.00       1.00 r
  library hold time                                                -0.01       0.99
  data required time                                                           0.99
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           0.99
  data arrival time                                                           -0.32
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.67


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[142] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U79/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n77 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[142] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[127] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[127] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U127/Z (NBUFFX2)             0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n126 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[127] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[126] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U31/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n30 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[23] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.20 r
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[131] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[131] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U131/Z (NBUFFX2)             0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n130 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[131] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[173] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[173] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U78/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n76 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[173] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[125] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U55/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n54 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[39] (in)                                      0.00      0.00       0.10 r
  io_resp_i[39] (net)                           2                   0.00       0.10 r
  U3184/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[609] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[39] (net)                                   0.00       0.19 r
  uce_1__uce/U813/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[26] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[65] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[69] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[26] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[26] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1235/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[147] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U63/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n61 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[147] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[158] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[158] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U126/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n125 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[158] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[16] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.17 r
  uce_0__uce/U730/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[124] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U79/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n78 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[126] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U47/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n45 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[126] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[24] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.17 r
  uce_0__uce/U738/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[132] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[132] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U107/Z (NBUFFX2)             0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n106 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[132] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[34] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[34] (net)                          2                   0.00       0.10 r
  U3325/Q (AO222X1)                                       0.10      0.10 *     0.20 r
  mem_resp_li[34] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[34] (net)                                   0.00       0.20 r
  uce_0__uce/U748/Q (AND2X1)                              0.04      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[19] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[21] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1014/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[142] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[142] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U91/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n90 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[142] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[157] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U30/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n29 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[23] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.20 r
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[162] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[162] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U130/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n129 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[162] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[204] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[204] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U77/Z (NBUFFX2)           0.04      0.07 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n75 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[204] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[156] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U54/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n53 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[39] (in)                                      0.00      0.00       0.10 r
  io_resp_i[39] (net)                           2                   0.00       0.10 r
  U3184/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[609] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[39] (net)                                   0.00       0.19 r
  uce_1__uce/U813/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[26] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[65] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[69] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[26] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[26] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1235/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[178] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[178] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U62/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n60 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[178] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[125] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U59/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n57 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[125] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[189] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[189] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U125/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n124 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[189] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[32] (net)                          2                   0.00       0.10 r
  U3322/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[32] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.20 r
  uce_0__uce/U746/Q (AND2X1)                              0.04      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[17] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[140] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[140] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U103/Z (NBUFFX2)             0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n102 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[140] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[16] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.17 r
  uce_0__uce/U730/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[155] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U78/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n77 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[157] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[157] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U46/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n44 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[157] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[29] (net)                          2                   0.00       0.10 r
  U3319/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[29] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.17 r
  uce_0__uce/U743/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[14] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[137] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[137] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U99/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n98 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[137] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[24] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.17 r
  uce_0__uce/U738/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[163] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[163] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U106/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n105 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[163] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[27] (net)                          2                   0.00       0.10 r
  U3316/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[27] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.17 r
  uce_0__uce/U741/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[12] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[135] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U63/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n62 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[135] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[35] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[35] (net)                          2                   0.00       0.10 r
  U3326/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[35] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[35] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[35] (net)                                   0.00       0.17 r
  uce_0__uce/U749/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[22] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[22] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[20] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[22] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[22] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[22] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[22] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[22] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[22] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1015/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[19] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[143] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[143] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U83/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n82 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[143] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[26] (net)                          2                   0.00       0.10 r
  U3315/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[26] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.17 r
  uce_0__uce/U740/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[11] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[134] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U43/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n42 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[134] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[124] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U103/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n101 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[124] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[34] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[34] (net)                          2                   0.00       0.10 r
  U3325/Q (AO222X1)                                       0.10      0.10 *     0.20 r
  mem_resp_li[34] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[34] (net)                                   0.00       0.20 r
  uce_0__uce/U748/Q (AND2X1)                              0.04      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[19] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[21] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1014/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[173] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[173] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U90/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n89 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[173] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[188] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[188] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U29/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n28 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[235] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[235] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U76/Z (NBUFFX2)           0.04      0.07 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n74 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[235] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[23] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.20 r
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[193] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[193] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U129/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n128 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[193] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[187] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U53/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n52 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[38] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[38] (net)                          2                   0.00       0.10 r
  U3329/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[38] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[38] (net)                                   0.00       0.17 r
  uce_0__uce/U752/Q (AND2X1)                              0.09      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[23] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[25] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[25] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1018/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[146] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[146] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U95/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n94 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[146] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[42]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[42] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[42] (net)                          2                   0.00       0.10 r
  U3333/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[42] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[42] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[42] (net)                                   0.00       0.17 r
  uce_0__uce/U756/Q (AND2X1)                              0.09      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[29] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[29] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[27] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[29] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[29] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[29] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[29] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[29] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[29] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[29] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[29] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1022/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[26] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[150] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[150] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U23/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n22 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[150] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[39] (in)                                      0.00      0.00       0.10 r
  io_resp_i[39] (net)                           2                   0.00       0.10 r
  U3184/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[609] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[39] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[39] (net)                                   0.00       0.19 r
  uce_1__uce/U813/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[26] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[26] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[65] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[69] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[69] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[26] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[26] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[26] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[26] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[26] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1235/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[23] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[209] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[209] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U61/Z (NBUFFX2)           0.04      0.07 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n59 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[209] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[26] (in)                                      0.00      0.00       0.10 r
  io_resp_i[26] (net)                           2                   0.00       0.10 r
  U3169/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[596] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[26] (net)                                   0.00       0.19 r
  uce_1__uce/U800/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[13] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[52] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[56] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[56] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[13] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[13] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[13] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1221/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[10] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[134] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[134] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U111/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n109 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[134] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[156] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[156] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U58/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n56 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[156] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[32]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[32] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[32] (net)                          2                   0.00       0.10 r
  U3322/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[32] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[32] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[32] (net)                                   0.00       0.20 r
  uce_0__uce/U746/Q (AND2X1)                              0.04      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[19] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[19] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[17] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[19] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[19] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[19] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[19] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[19] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[19] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[19] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1012/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[16] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[171] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[171] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U102/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n101 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[171] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[220] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[220] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U124/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n123 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[220] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[16] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[16] (net)                          2                   0.00       0.10 r
  U3303/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[16] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[16] (net)                                   0.00       0.17 r
  uce_0__uce/U730/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[3] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[1] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[3] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[3] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[3] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[3] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[3] (net)                         0.00       0.26 r
  core/fe/mem/icache/U996/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[0] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[186] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[186] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U77/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n76 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[186] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[27] (in)                                      0.00      0.00       0.10 r
  io_resp_i[27] (net)                           2                   0.00       0.10 r
  U3171/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[597] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[27] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[27] (net)                                   0.00       0.19 r
  uce_1__uce/U801/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[14] (net)            3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[14] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[53] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[57] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[57] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[14] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[14] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[14] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[14] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[14] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1222/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[11] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[135] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U67/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n65 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[135] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1551/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1504 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[34] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[34] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[34] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[18] (in)                                      0.00      0.00       0.10 r
  io_resp_i[18] (net)                           2                   0.00       0.10 r
  U3159/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[588] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[18] (net)                                   0.00       0.19 r
  uce_1__uce/U792/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[5] (net)             3                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[5] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[44] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[48] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[48] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[5] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[5] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[5] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[5] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[5] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1213/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[2] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[188] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[188] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U45/Z (NBUFFX2)           0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n43 (net)       1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[188] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[39]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[39] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[39] (net)                          2                   0.00       0.10 r
  U3330/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[39] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[39] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[39] (net)                                   0.00       0.17 r
  uce_0__uce/U753/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[26] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[26] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[24] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[26] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[26] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[26] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[26] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[26] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[26] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[26] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1019/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[23] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[147] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[147] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U87/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n86 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[147] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[29]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[29] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[29] (net)                          2                   0.00       0.10 r
  U3319/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[29] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[29] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[29] (net)                                   0.00       0.17 r
  uce_0__uce/U743/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[16] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[16] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[14] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[16] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[16] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[16] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[16] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[16] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[16] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[16] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1009/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[13] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[168] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[168] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U98/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n97 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[168] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1551/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1504 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[65] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[65] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[65] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: io_resp_i[16]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[16] (in)                                      0.00      0.00       0.10 r
  io_resp_i[16] (net)                           2                   0.00       0.10 r
  U3157/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[586] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[16] (net)                                   0.00       0.19 r
  uce_1__uce/U790/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[3] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[3] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[42] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[46] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[46] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[3] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[3] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[3] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[3] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[3] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1211/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[0] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[155] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[155] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U102/Z (NBUFFX2)          0.03      0.06 *     0.42 r
  core/be/be_mem/dcache/tag_mem/n100 (net)      1                   0.00       0.42 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[155] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[27]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[27] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[27] (net)                          2                   0.00       0.10 r
  U3316/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[27] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[27] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[27] (net)                                   0.00       0.17 r
  uce_0__uce/U741/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[14] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[14] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[12] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[14] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[14] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[14] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[14] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[14] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[14] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[14] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1007/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[11] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[166] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[166] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U62/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n61 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[166] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1551/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1504 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[3] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[3] (net)                        0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[3] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[24]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[24] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[24] (net)                          2                   0.00       0.10 r
  U3312/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[24] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[24] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[24] (net)                                   0.00       0.17 r
  uce_0__uce/U738/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[11] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[11] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[9] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[11] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[11] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[11] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[11] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[11] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[11] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[11] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1004/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[8] (net)     5                 0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[194] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[194] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U105/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n104 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[194] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[35]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[35] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[35] (net)                          2                   0.00       0.10 r
  U3326/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[35] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[35] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[35] (net)                                   0.00       0.17 r
  uce_0__uce/U749/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[22] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[22] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[20] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[22] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[22] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[22] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[22] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[22] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[22] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[22] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1015/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[19] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[174] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[174] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U82/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n81 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[174] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[19]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[19] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[19] (net)                          2                   0.00       0.10 r
  U3306/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[19] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[19] (net)                                   0.00       0.20 r
  uce_0__uce/U733/Q (AND2X1)                              0.03      0.07 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[6] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[4] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[6] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[6] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[6] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[6] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[6] (net)                         0.00       0.26 r
  core/fe/mem/icache/U999/Q (AND2X2)                      0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[3] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1551/Z (NBUFFX2)                    0.05      0.07 *     0.42 r
  core/fe/mem/icache/n1504 (net)                4                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/data_i[96] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.42 r
  core/fe/mem/icache/tag_mem/data_i[96] (net)                       0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[96] (saed90_248x64_1P_bit)     0.05     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[219] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[219] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U28/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n27 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[219] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[26]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[26] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[26] (net)                          2                   0.00       0.10 r
  U3315/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[26] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[26] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[26] (net)                                   0.00       0.17 r
  uce_0__uce/U740/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[13] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[13] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[11] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[13] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[13] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[13] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[13] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[13] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[13] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[13] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1006/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[10] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[165] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[165] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U42/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n41 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[165] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[34] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[34] (net)                          2                   0.00       0.10 r
  U3325/Q (AO222X1)                                       0.10      0.10 *     0.20 r
  mem_resp_li[34] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[34] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[34] (net)                                   0.00       0.20 r
  uce_0__uce/U748/Q (AND2X1)                              0.04      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[21] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[21] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[19] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[21] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[21] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[21] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[21] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[21] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[21] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1014/Q (AND2X2)                     0.07      0.09 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[18] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[204] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[204] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U89/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n88 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[204] (saed90_248x64_1P_bit)     0.04     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[41]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[41] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[41] (net)                          2                   0.00       0.10 r
  U3332/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[41] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[41] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[41] (net)                                   0.00       0.17 r
  uce_0__uce/U755/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[28] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[28] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[26] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[28] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[28] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[28] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[28] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[28] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[28] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[28] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1021/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[25] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[149] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[149] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U71/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n70 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[149] (saed90_248x64_1P_bit)     0.03     0.00 *     0.42 r
  data arrival time                                                            0.42

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.42
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.63


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1106/Z (NBUFFX2)                    0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1469 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[33] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[33] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[33] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[28]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[28] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[28] (net)                          2                   0.00       0.10 r
  U3318/Q (AO222X1)                                       0.06      0.08 *     0.18 r
  mem_resp_li[28] (net)                         1                   0.00       0.18 r
  uce_0__uce/mem_resp_i[28] (bp_uce_02_2)                           0.00       0.18 r
  uce_0__uce/mem_resp_i[28] (net)                                   0.00       0.18 r
  uce_0__uce/U742/Q (AND2X1)                              0.08      0.09 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[15] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[15] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[13] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[15] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[15] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[15] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[15] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[15] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[15] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[15] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1008/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[12] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[136] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[136] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U75/Z (NBUFFX2)              0.03      0.06 *     0.42 r
  core/fe/mem/icache/tag_mem/n74 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[136] (saed90_248x64_1P_bit)     0.03     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[23]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[23] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[23] (net)                          2                   0.00       0.10 r
  U3311/Q (AO222X1)                                       0.11      0.10 *     0.20 r
  mem_resp_li[23] (net)                         1                   0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (bp_uce_02_2)                           0.00       0.20 r
  uce_0__uce/mem_resp_i[23] (net)                                   0.00       0.20 r
  uce_0__uce/U737/Q (AND2X1)                              0.03      0.07 *     0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (net)            1                   0.00       0.27 r
  uce_0__uce/tag_mem_pkt_o[10] (bp_uce_02_2)                        0.00       0.27 r
  tag_mem_pkt_li[8] (net)                                           0.00       0.27 r
  core/tag_mem_pkt_i[10] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[10] (net)                                      0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (bp_fe_top_02_0)                        0.00       0.27 r
  core/fe/tag_mem_pkt_i[10] (net)                                   0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (bp_fe_mem_02_0)                    0.00       0.27 r
  core/fe/mem/tag_mem_pkt_i[10] (net)                               0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (bp_fe_icache_02_0)          0.00       0.27 r
  core/fe/mem/icache/tag_mem_pkt_i[10] (net)                        0.00       0.27 r
  core/fe/mem/icache/U1003/Q (AND2X2)                     0.07      0.09 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[7] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[224] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[224] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U128/Z (NBUFFX2)             0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n127 (net)         1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[224] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1106/Z (NBUFFX2)                    0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1469 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[64] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[64] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[64] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[17] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[17] (net)                          2                   0.00       0.10 r
  U3304/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[17] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[17] (net)                                   0.00       0.17 r
  uce_0__uce/U731/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[4] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[2] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[4] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[4] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[4] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[4] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[4] (net)                         0.00       0.26 r
  core/fe/mem/icache/U997/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[1] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/tag_mem/data_i[218] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.35 r
  core/fe/mem/icache/tag_mem/data_i[218] (net)                      0.00       0.35 r
  core/fe/mem/icache/tag_mem/U52/Z (NBUFFX2)              0.04      0.07 *     0.42 r
  core/fe/mem/icache/tag_mem/n51 (net)          1                   0.00       0.42 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[218] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1106/Z (NBUFFX2)                    0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1469 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[2] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[2] (net)                        0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[2] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: io_resp_i[17]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[17] (in)                                      0.00      0.00       0.10 r
  io_resp_i[17] (net)                           2                   0.00       0.10 r
  U3158/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[587] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[17] (net)                                   0.00       0.19 r
  uce_1__uce/U791/Q (AND2X1)                              0.06      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[4] (net)             2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[4] (bp_uce_02_3)                         0.00       0.27 r
  tag_mem_pkt_li[43] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[47] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[47] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[4] (bp_be_top_02_0)                         0.00       0.27 r
  core/be/tag_mem_pkt_i[4] (net)                                    0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[4] (bp_be_mem_top_02_0)              0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[4] (net)                             0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (bp_be_dcache_02_0_0)      0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[4] (net)                      0.00       0.27 r
  core/be/be_mem/dcache/U1212/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[1] (net)     5              0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[187] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.36 r
  core/be/be_mem/dcache/tag_mem/data_i[187] (net)                   0.00       0.36 r
  core/be/be_mem/dcache/tag_mem/U57/Z (NBUFFX2)           0.03      0.06 *     0.43 r
  core/be/be_mem/dcache/tag_mem/n55 (net)       1                   0.00       0.43 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[187] (saed90_248x64_1P_bit)     0.03     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[18]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[18] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[18] (net)                          2                   0.00       0.10 r
  U3305/Q (AO222X1)                                       0.05      0.07 *     0.17 r
  mem_resp_li[18] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[18] (net)                                   0.00       0.17 r
  uce_0__uce/U732/Q (AND2X1)                              0.08      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (net)             1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[5] (bp_uce_02_2)                         0.00       0.26 r
  tag_mem_pkt_li[3] (net)                                           0.00       0.26 r
  core/tag_mem_pkt_i[5] (bp_core_minimal_02_0)                      0.00       0.26 r
  core/tag_mem_pkt_i[5] (net)                                       0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (bp_fe_top_02_0)                         0.00       0.26 r
  core/fe/tag_mem_pkt_i[5] (net)                                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (bp_fe_mem_02_0)                     0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[5] (net)                                0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (bp_fe_icache_02_0)           0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[5] (net)                         0.00       0.26 r
  core/fe/mem/icache/U998/Q (AND2X2)                      0.07      0.10 *     0.35 r
  core/fe/mem/icache/tag_mem_data_li[2] (net)     5                 0.00       0.35 r
  core/fe/mem/icache/U1106/Z (NBUFFX2)                    0.05      0.07 *     0.43 r
  core/fe/mem/icache/n1469 (net)                4                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/data_i[95] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.43 r
  core/fe/mem/icache/tag_mem/data_i[95] (net)                       0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[95] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: mem_resp_i[38]
              (input port clocked by core_clk)
  Endpoint: core/fe/mem/icache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  mem_resp_i[38] (in)                                     0.00      0.00       0.10 r
  mem_resp_i[38] (net)                          2                   0.00       0.10 r
  U3329/Q (AO222X1)                                       0.06      0.07 *     0.17 r
  mem_resp_li[38] (net)                         1                   0.00       0.17 r
  uce_0__uce/mem_resp_i[38] (bp_uce_02_2)                           0.00       0.17 r
  uce_0__uce/mem_resp_i[38] (net)                                   0.00       0.17 r
  uce_0__uce/U752/Q (AND2X1)                              0.09      0.09 *     0.26 r
  uce_0__uce/tag_mem_pkt_o[25] (net)            1                   0.00       0.26 r
  uce_0__uce/tag_mem_pkt_o[25] (bp_uce_02_2)                        0.00       0.26 r
  tag_mem_pkt_li[23] (net)                                          0.00       0.26 r
  core/tag_mem_pkt_i[25] (bp_core_minimal_02_0)                     0.00       0.26 r
  core/tag_mem_pkt_i[25] (net)                                      0.00       0.26 r
  core/fe/tag_mem_pkt_i[25] (bp_fe_top_02_0)                        0.00       0.26 r
  core/fe/tag_mem_pkt_i[25] (net)                                   0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[25] (bp_fe_mem_02_0)                    0.00       0.26 r
  core/fe/mem/tag_mem_pkt_i[25] (net)                               0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (bp_fe_icache_02_0)          0.00       0.26 r
  core/fe/mem/icache/tag_mem_pkt_i[25] (net)                        0.00       0.26 r
  core/fe/mem/icache/U1018/Q (AND2X2)                     0.07      0.10 *     0.36 r
  core/fe/mem/icache/tag_mem_data_li[22] (net)     5                0.00       0.36 r
  core/fe/mem/icache/tag_mem/data_i[177] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_2)     0.00     0.36 r
  core/fe/mem/icache/tag_mem/data_i[177] (net)                      0.00       0.36 r
  core/fe/mem/icache/tag_mem/U94/Z (NBUFFX2)              0.04      0.07 *     0.43 r
  core/fe/mem/icache/tag_mem/n93 (net)          1                   0.00       0.43 r
  core/fe/mem/icache/tag_mem/macro_mem/I1[177] (saed90_248x64_1P_bit)     0.04     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/fe/mem/icache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62


  Startpoint: io_resp_i[34]
              (input port clocked by core_clk)
  Endpoint: core/be/be_mem/dcache/tag_mem/macro_mem
            (rising edge-triggered flip-flop clocked by core_clk)
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout     Trans      Incr       Path      Attributes
  ---------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  input external delay                                              0.10       0.10 r
  io_resp_i[34] (in)                                      0.00      0.00       0.10 r
  io_resp_i[34] (net)                           2                   0.00       0.10 r
  U3178/Q (AO222X1)                                       0.09      0.09 *     0.19 r
  mem_resp_li[604] (net)                        1                   0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (bp_uce_02_3)                           0.00       0.19 r
  uce_1__uce/mem_resp_i[34] (net)                                   0.00       0.19 r
  uce_1__uce/U808/Q (AND2X1)                              0.05      0.08 *     0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (net)            2                   0.00       0.27 r
  uce_1__uce/tag_mem_pkt_o[21] (bp_uce_02_3)                        0.00       0.27 r
  tag_mem_pkt_li[60] (net)                                          0.00       0.27 r
  core/tag_mem_pkt_i[64] (bp_core_minimal_02_0)                     0.00       0.27 r
  core/tag_mem_pkt_i[64] (net)                                      0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (bp_be_top_02_0)                        0.00       0.27 r
  core/be/tag_mem_pkt_i[21] (net)                                   0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (bp_be_mem_top_02_0)             0.00       0.27 r
  core/be/be_mem/tag_mem_pkt_i[21] (net)                            0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (bp_be_dcache_02_0_0)     0.00       0.27 r
  core/be/be_mem/dcache/tag_mem_pkt_i[21] (net)                     0.00       0.27 r
  core/be/be_mem/dcache/U1230/Q (AND2X2)                  0.06      0.09 *     0.36 r
  core/be/be_mem/dcache/tag_mem_data_li[18] (net)     5             0.00       0.36 r
  core/be/be_mem/dcache/U3154/Z (NBUFFX2)                 0.05      0.07 *     0.43 r
  core/be/be_mem/dcache/n1464 (net)             4                   0.00       0.43 r
  core/be/be_mem/dcache/tag_mem/data_i[49] (bsg_mem_1rw_sync_mask_write_bit_width_p248_els_p64_3)     0.00     0.43 r
  core/be/be_mem/dcache/tag_mem/data_i[49] (net)                    0.00       0.43 r
  core/be/be_mem/dcache/tag_mem/macro_mem/I1[49] (saed90_248x64_1P_bit)     0.05     0.00 *     0.43 r
  data arrival time                                                            0.43

  clock core_clk (rise edge)                                        0.00       0.00
  clock network delay (ideal)                                       0.00       0.00
  clock uncertainty                                                 1.00       1.00
  core/be/be_mem/dcache/tag_mem/macro_mem/CE1 (saed90_248x64_1P_bit)     0.00     1.00 r
  library hold time                                                 0.05       1.05
  data required time                                                           1.05
  ---------------------------------------------------------------------------------------------------------
  data required time                                                           1.05
  data arrival time                                                           -0.43
  ---------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                            -0.62




