%YAML 1.2
---
name: Plain Text (SystemVerilog)
scope: source.systemverilog
hidden: true
file_extensions:
  - sv
  - svh
  - vh
contexts:
  main: []
