#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xf8a4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xf8a680 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0xf95420 .functor NOT 1, L_0xfbfc30, C4<0>, C4<0>, C4<0>;
L_0xfbf9c0 .functor XOR 1, L_0xfbf860, L_0xfbf920, C4<0>, C4<0>;
L_0xfbfb20 .functor XOR 1, L_0xfbf9c0, L_0xfbfa80, C4<0>, C4<0>;
v0xfbc060_0 .net *"_ivl_10", 0 0, L_0xfbfa80;  1 drivers
v0xfbc160_0 .net *"_ivl_12", 0 0, L_0xfbfb20;  1 drivers
v0xfbc240_0 .net *"_ivl_2", 0 0, L_0xfbee00;  1 drivers
v0xfbc300_0 .net *"_ivl_4", 0 0, L_0xfbf860;  1 drivers
v0xfbc3e0_0 .net *"_ivl_6", 0 0, L_0xfbf920;  1 drivers
v0xfbc510_0 .net *"_ivl_8", 0 0, L_0xfbf9c0;  1 drivers
v0xfbc5f0_0 .net "a", 0 0, v0xfb9990_0;  1 drivers
v0xfbc690_0 .net "b", 0 0, v0xfb9a30_0;  1 drivers
v0xfbc730_0 .net "c", 0 0, v0xfb9ad0_0;  1 drivers
v0xfbc7d0_0 .var "clk", 0 0;
v0xfbc870_0 .net "d", 0 0, v0xfb9c40_0;  1 drivers
v0xfbc910_0 .net "out_dut", 0 0, L_0xfbf620;  1 drivers
v0xfbc9b0_0 .net "out_ref", 0 0, L_0xfbd980;  1 drivers
v0xfbca50_0 .var/2u "stats1", 159 0;
v0xfbcaf0_0 .var/2u "strobe", 0 0;
v0xfbcb90_0 .net "tb_match", 0 0, L_0xfbfc30;  1 drivers
v0xfbcc50_0 .net "tb_mismatch", 0 0, L_0xf95420;  1 drivers
v0xfbce20_0 .net "wavedrom_enable", 0 0, v0xfb9d30_0;  1 drivers
v0xfbcec0_0 .net "wavedrom_title", 511 0, v0xfb9dd0_0;  1 drivers
L_0xfbee00 .concat [ 1 0 0 0], L_0xfbd980;
L_0xfbf860 .concat [ 1 0 0 0], L_0xfbd980;
L_0xfbf920 .concat [ 1 0 0 0], L_0xfbf620;
L_0xfbfa80 .concat [ 1 0 0 0], L_0xfbd980;
L_0xfbfc30 .cmp/eeq 1, L_0xfbee00, L_0xfbfb20;
S_0xf8a810 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0xf8a680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xf8af90 .functor NOT 1, v0xfb9ad0_0, C4<0>, C4<0>, C4<0>;
L_0xf95ce0 .functor NOT 1, v0xfb9a30_0, C4<0>, C4<0>, C4<0>;
L_0xfbd0d0 .functor AND 1, L_0xf8af90, L_0xf95ce0, C4<1>, C4<1>;
L_0xfbd170 .functor NOT 1, v0xfb9c40_0, C4<0>, C4<0>, C4<0>;
L_0xfbd2a0 .functor NOT 1, v0xfb9990_0, C4<0>, C4<0>, C4<0>;
L_0xfbd3a0 .functor AND 1, L_0xfbd170, L_0xfbd2a0, C4<1>, C4<1>;
L_0xfbd480 .functor OR 1, L_0xfbd0d0, L_0xfbd3a0, C4<0>, C4<0>;
L_0xfbd540 .functor AND 1, v0xfb9990_0, v0xfb9ad0_0, C4<1>, C4<1>;
L_0xfbd600 .functor AND 1, L_0xfbd540, v0xfb9c40_0, C4<1>, C4<1>;
L_0xfbd6c0 .functor OR 1, L_0xfbd480, L_0xfbd600, C4<0>, C4<0>;
L_0xfbd830 .functor AND 1, v0xfb9a30_0, v0xfb9ad0_0, C4<1>, C4<1>;
L_0xfbd8a0 .functor AND 1, L_0xfbd830, v0xfb9c40_0, C4<1>, C4<1>;
L_0xfbd980 .functor OR 1, L_0xfbd6c0, L_0xfbd8a0, C4<0>, C4<0>;
v0xf95690_0 .net *"_ivl_0", 0 0, L_0xf8af90;  1 drivers
v0xf95730_0 .net *"_ivl_10", 0 0, L_0xfbd3a0;  1 drivers
v0xfb8180_0 .net *"_ivl_12", 0 0, L_0xfbd480;  1 drivers
v0xfb8240_0 .net *"_ivl_14", 0 0, L_0xfbd540;  1 drivers
v0xfb8320_0 .net *"_ivl_16", 0 0, L_0xfbd600;  1 drivers
v0xfb8450_0 .net *"_ivl_18", 0 0, L_0xfbd6c0;  1 drivers
v0xfb8530_0 .net *"_ivl_2", 0 0, L_0xf95ce0;  1 drivers
v0xfb8610_0 .net *"_ivl_20", 0 0, L_0xfbd830;  1 drivers
v0xfb86f0_0 .net *"_ivl_22", 0 0, L_0xfbd8a0;  1 drivers
v0xfb87d0_0 .net *"_ivl_4", 0 0, L_0xfbd0d0;  1 drivers
v0xfb88b0_0 .net *"_ivl_6", 0 0, L_0xfbd170;  1 drivers
v0xfb8990_0 .net *"_ivl_8", 0 0, L_0xfbd2a0;  1 drivers
v0xfb8a70_0 .net "a", 0 0, v0xfb9990_0;  alias, 1 drivers
v0xfb8b30_0 .net "b", 0 0, v0xfb9a30_0;  alias, 1 drivers
v0xfb8bf0_0 .net "c", 0 0, v0xfb9ad0_0;  alias, 1 drivers
v0xfb8cb0_0 .net "d", 0 0, v0xfb9c40_0;  alias, 1 drivers
v0xfb8d70_0 .net "out", 0 0, L_0xfbd980;  alias, 1 drivers
S_0xfb8ed0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0xf8a680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0xfb9990_0 .var "a", 0 0;
v0xfb9a30_0 .var "b", 0 0;
v0xfb9ad0_0 .var "c", 0 0;
v0xfb9ba0_0 .net "clk", 0 0, v0xfbc7d0_0;  1 drivers
v0xfb9c40_0 .var "d", 0 0;
v0xfb9d30_0 .var "wavedrom_enable", 0 0;
v0xfb9dd0_0 .var "wavedrom_title", 511 0;
S_0xfb9170 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0xfb8ed0;
 .timescale -12 -12;
v0xfb93d0_0 .var/2s "count", 31 0;
E_0xf853b0/0 .event negedge, v0xfb9ba0_0;
E_0xf853b0/1 .event posedge, v0xfb9ba0_0;
E_0xf853b0 .event/or E_0xf853b0/0, E_0xf853b0/1;
E_0xf85600 .event negedge, v0xfb9ba0_0;
E_0xf6f9f0 .event posedge, v0xfb9ba0_0;
S_0xfb94d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0xfb8ed0;
 .timescale -12 -12;
v0xfb96d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xfb97b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0xfb8ed0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xfb9f30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0xf8a680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0xfbdae0 .functor AND 1, v0xfb9990_0, v0xfb9a30_0, C4<1>, C4<1>;
L_0xfbdb50 .functor NOT 1, v0xfb9ad0_0, C4<0>, C4<0>, C4<0>;
L_0xfbdbe0 .functor AND 1, L_0xfbdae0, L_0xfbdb50, C4<1>, C4<1>;
L_0xfbdcf0 .functor NOT 1, v0xfb9c40_0, C4<0>, C4<0>, C4<0>;
L_0xfbdd90 .functor AND 1, L_0xfbdbe0, L_0xfbdcf0, C4<1>, C4<1>;
L_0xfbdea0 .functor NOT 1, v0xfb9a30_0, C4<0>, C4<0>, C4<0>;
L_0xfbdf50 .functor AND 1, v0xfb9990_0, L_0xfbdea0, C4<1>, C4<1>;
L_0xfbe010 .functor NOT 1, v0xfb9ad0_0, C4<0>, C4<0>, C4<0>;
L_0xfbe1e0 .functor AND 1, L_0xfbdf50, L_0xfbe010, C4<1>, C4<1>;
L_0xfbe2f0 .functor AND 1, L_0xfbe1e0, v0xfb9c40_0, C4<1>, C4<1>;
L_0xfbe520 .functor OR 1, L_0xfbdd90, L_0xfbe2f0, C4<0>, C4<0>;
L_0xfbe5e0 .functor NOT 1, v0xfb9990_0, C4<0>, C4<0>, C4<0>;
L_0xfbe7d0 .functor AND 1, L_0xfbe5e0, v0xfb9a30_0, C4<1>, C4<1>;
L_0xfbe9a0 .functor AND 1, L_0xfbe7d0, v0xfb9ad0_0, C4<1>, C4<1>;
L_0xfbe760 .functor NOT 1, v0xfb9c40_0, C4<0>, C4<0>, C4<0>;
L_0xfbeae0 .functor AND 1, L_0xfbe9a0, L_0xfbe760, C4<1>, C4<1>;
L_0xfbec80 .functor OR 1, L_0xfbe520, L_0xfbeae0, C4<0>, C4<0>;
L_0xfbed90 .functor AND 1, v0xfb9990_0, v0xfb9a30_0, C4<1>, C4<1>;
L_0xfbeea0 .functor AND 1, L_0xfbed90, v0xfb9ad0_0, C4<1>, C4<1>;
L_0xfbef60 .functor NOT 1, v0xfb9c40_0, C4<0>, C4<0>, C4<0>;
L_0xfbf080 .functor AND 1, L_0xfbeea0, L_0xfbef60, C4<1>, C4<1>;
L_0xfbf190 .functor OR 1, L_0xfbec80, L_0xfbf080, C4<0>, C4<0>;
L_0xfbf360 .functor AND 1, v0xfb9990_0, v0xfb9a30_0, C4<1>, C4<1>;
L_0xfbf3d0 .functor AND 1, L_0xfbf360, v0xfb9ad0_0, C4<1>, C4<1>;
L_0xfbf560 .functor AND 1, L_0xfbf3d0, v0xfb9c40_0, C4<1>, C4<1>;
L_0xfbf620 .functor OR 1, L_0xfbf190, L_0xfbf560, C4<0>, C4<0>;
v0xfba220_0 .net *"_ivl_0", 0 0, L_0xfbdae0;  1 drivers
v0xfba300_0 .net *"_ivl_10", 0 0, L_0xfbdea0;  1 drivers
v0xfba3e0_0 .net *"_ivl_12", 0 0, L_0xfbdf50;  1 drivers
v0xfba4d0_0 .net *"_ivl_14", 0 0, L_0xfbe010;  1 drivers
v0xfba5b0_0 .net *"_ivl_16", 0 0, L_0xfbe1e0;  1 drivers
v0xfba6e0_0 .net *"_ivl_18", 0 0, L_0xfbe2f0;  1 drivers
v0xfba7c0_0 .net *"_ivl_2", 0 0, L_0xfbdb50;  1 drivers
v0xfba8a0_0 .net *"_ivl_20", 0 0, L_0xfbe520;  1 drivers
v0xfba980_0 .net *"_ivl_22", 0 0, L_0xfbe5e0;  1 drivers
v0xfbaa60_0 .net *"_ivl_24", 0 0, L_0xfbe7d0;  1 drivers
v0xfbab40_0 .net *"_ivl_26", 0 0, L_0xfbe9a0;  1 drivers
v0xfbac20_0 .net *"_ivl_28", 0 0, L_0xfbe760;  1 drivers
v0xfbad00_0 .net *"_ivl_30", 0 0, L_0xfbeae0;  1 drivers
v0xfbade0_0 .net *"_ivl_32", 0 0, L_0xfbec80;  1 drivers
v0xfbaec0_0 .net *"_ivl_34", 0 0, L_0xfbed90;  1 drivers
v0xfbafa0_0 .net *"_ivl_36", 0 0, L_0xfbeea0;  1 drivers
v0xfbb080_0 .net *"_ivl_38", 0 0, L_0xfbef60;  1 drivers
v0xfbb270_0 .net *"_ivl_4", 0 0, L_0xfbdbe0;  1 drivers
v0xfbb350_0 .net *"_ivl_40", 0 0, L_0xfbf080;  1 drivers
v0xfbb430_0 .net *"_ivl_42", 0 0, L_0xfbf190;  1 drivers
v0xfbb510_0 .net *"_ivl_44", 0 0, L_0xfbf360;  1 drivers
v0xfbb5f0_0 .net *"_ivl_46", 0 0, L_0xfbf3d0;  1 drivers
v0xfbb6d0_0 .net *"_ivl_48", 0 0, L_0xfbf560;  1 drivers
v0xfbb7b0_0 .net *"_ivl_6", 0 0, L_0xfbdcf0;  1 drivers
v0xfbb890_0 .net *"_ivl_8", 0 0, L_0xfbdd90;  1 drivers
v0xfbb970_0 .net "a", 0 0, v0xfb9990_0;  alias, 1 drivers
v0xfbba10_0 .net "b", 0 0, v0xfb9a30_0;  alias, 1 drivers
v0xfbbb00_0 .net "c", 0 0, v0xfb9ad0_0;  alias, 1 drivers
v0xfbbbf0_0 .net "d", 0 0, v0xfb9c40_0;  alias, 1 drivers
v0xfbbce0_0 .net "out", 0 0, L_0xfbf620;  alias, 1 drivers
S_0xfbbe40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0xf8a680;
 .timescale -12 -12;
E_0xf85150 .event anyedge, v0xfbcaf0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xfbcaf0_0;
    %nor/r;
    %assign/vec4 v0xfbcaf0_0, 0;
    %wait E_0xf85150;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xfb8ed0;
T_3 ;
    %fork t_1, S_0xfb9170;
    %jmp t_0;
    .scope S_0xfb9170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xfb93d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xfb9c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfb9ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfb9a30_0, 0;
    %assign/vec4 v0xfb9990_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf6f9f0;
    %load/vec4 v0xfb93d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xfb93d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xfb9c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfb9ad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfb9a30_0, 0;
    %assign/vec4 v0xfb9990_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0xf85600;
    %fork TD_tb.stim1.wavedrom_stop, S_0xfb97b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xf853b0;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0xfb9990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfb9a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xfb9ad0_0, 0;
    %assign/vec4 v0xfb9c40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0xfb8ed0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0xf8a680;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbc7d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xfbcaf0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xf8a680;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xfbc7d0_0;
    %inv;
    %store/vec4 v0xfbc7d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xf8a680;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0xfb9ba0_0, v0xfbcc50_0, v0xfbc5f0_0, v0xfbc690_0, v0xfbc730_0, v0xfbc870_0, v0xfbc9b0_0, v0xfbc910_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xf8a680;
T_7 ;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xf8a680;
T_8 ;
    %wait E_0xf853b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbca50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbca50_0, 4, 32;
    %load/vec4 v0xfbcb90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbca50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xfbca50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbca50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xfbc9b0_0;
    %load/vec4 v0xfbc9b0_0;
    %load/vec4 v0xfbc910_0;
    %xor;
    %load/vec4 v0xfbc9b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbca50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xfbca50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xfbca50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth1/human/kmap2/iter0/response4/top_module.sv";
