stopwatch
=========

a verilog design for Logic course. ZJU 2013-2014 autumn, winter.
