/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2011
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *    dcl_pmu6261.c
 *
 * Project:
 * --------
 *   Maui_Software
 *
 * Description:
 * ------------
 *   This file is intended for PMU 6261 driver.
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 *             HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 * removed!
 *
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/
#include "reg_base.h"
#include "drv_comm.h"
#include "init.h"
#include "dcl.h"
#include "dcl_pmu_sw.h"
#include "custom_hw_default.h"
#include "device.h"
#include "us_timer.h"
#include "bmt_trc.h"

#if (defined(PMU_6261_REG_API))

#if defined(__MULTI_LEVEL_BACKLIGHT_SUPPORT__)

#define BL_ISINK_LEVEL                          (PWM_MAX_BACKLIGHT_LEVEL)

#else

#define BL_ISINK_LEVEL                          (PWM_MAX_LEVEL)

#endif // End of #if defined(__MULTI_LEVEL_BACKLIGHT_SUPPORT__)

extern PMU_CONTROL_HANDLER pmu_control_handler;
DCL_UINT16 pmu_parameter_size = 0;

extern kal_uint8 pwm_query_source_clk(kal_uint8 channel);

#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif


#ifdef PMU_DVT_TEST
#include "kal_debug.h"
#include "bmt_trc.h"
#include "eint.h"

#define OC_EINT 					35
#define OC_ACTIVE                   LEVEL_LOW	//oc active low/high

typedef struct
{
	kal_char* name;
	kal_uint32 address;
	kal_uint32 data;
}pmu_register_profile;


#if !defined(__UBL__) && !defined(__FUE__)
kal_char pmu_dbg_str[200];

static pmu_register_profile aPMURegBeg[]= {
	{"WR_PATH_CON0", 0xA0700000, 0x0004},			 
	{"AFUNC_DIN_CON0", 0xA0700004, 0x0000}, 		 
	{"AFUNC_XOSC_CON0", 0xA0700010, 0x8087},		 
	{"AFUNC_RTC_CON0", 0xA0700014, 0x0103}, 		 
	{"ABIST_CON0", 0xA0700020, 0x0000}, 			 
	{"ABIST_CON1", 0xA0700024, 0x0000}, 			 
	{"ABIST_CON2", 0xA0700028, 0x0000}, 			 
	{"ABIST_CON3", 0xA070002C, 0x0000}, 			 
	{"APB_CON0", 0xA0700050, 0x2200},				 
	{"ACCDET_CON0", 0xA0700060, 0xC000},			 
	{"ACCDET_CON1", 0xA0700064, 0x0000},			 
	{"AUX_CON0", 0xA0700080, 0x0000},				 
	{"AUX_CON1", 0xA0700084, 0x0000},				 
	{"AUX_CON2", 0xA0700088, 0x0000},				 
	{"AUX_CON3", 0xA070008C, 0x0000},				 
	{"AUX_CON4", 0xA0700090, 0x0000},				 
	{"AUX_CON5", 0xA0700094, 0x0000},				 
	{"AUX_CON6", 0xA0700098, 0x0001},				 
	{"AUX_CON7", 0xA070009C, 0x0880},				 
	{"LDO_CON0", 0xA07000C0, 0x0801},				 
	{"LDO_CON1", 0xA07000C4, 0x00F0},				 
	{"LDO_CON2", 0xA07000C8, 0x0800},				 
	{"VRF_CON0", 0xA0700100, 0x8403},				 
	{"VRF_CON1", 0xA0700104, 0x0000},				 
	{"VRF_CON2", 0xA0700108, 0x0000},				 
	{"VA_CON0", 0xA0700120, 0x8401},				 
	{"VA_CON1", 0xA0700124, 0x0000},				 
	{"VCAMA_CON0", 0xA0700130, 0x0412}, 			 
	{"VCAMA_CON1", 0xA0700134, 0x0000}, 			 
	{"VCAMA_CON2", 0xA0700138, 0x0000}, 			 
	{"VIO28_CON0", 0xA0700150, 0x8401}, 			 
	{"VIO28_CON1", 0xA0700154, 0x0000}, 			 
	{"VUSB_CON0", 0xA0700160, 0x8401},				 
	{"VUSB_CON1", 0xA0700164, 0x0000},				 
	{"VUSB_CON2", 0xA0700168, 0x0000},				 
	{"VSIM1_CON0", 0xA0700180, 0x0400}, 			 
	{"VSIM1_CON1", 0xA0700184, 0x0000}, 			 
	{"VSIM1_CON2", 0xA0700188, 0x0000}, 			 
	{"VSIM2_CON0", 0xA0700190, 0x0400}, 			 
	{"VSIM2_CON1", 0xA0700194, 0x0000}, 			 
	{"VSIM2_CON2", 0xA0700198, 0x0000}, 			 
	{"VRTC_CON0", 0xA07001A0, 0x0001},				 
	{"VIBR_CON0", 0xA07001B0, 0x0422},				 
	{"VIBR_CON1", 0xA07001B4, 0x0000},				 
	{"VIBR_CON2", 0xA07001B8, 0x0000},				 
	{"VMC_CON0", 0xA07001C0, 0x8442},				 
	{"VMC_CON1", 0xA07001C4, 0x0000},				 
	{"VMC_CON2", 0xA07001C8, 0x0004},				 
	{"VMC_CON3", 0xA07001CC, 0x0000},				 
	{"VSF_CON0", 0xA07001D0, 0x8431},				 
	{"VSF_CON1", 0xA07001D4, 0x0000},				 
	{"VSF_CON2", 0xA07001D8, 0x0001},				 
	{"VSF_CON3", 0xA07001DC, 0x0041},				 
	{"VIO18_CON0", 0xA0700200, 0x8401}, 			 
	{"VIO18_CON1", 0xA0700204, 0x0000}, 			 
	{"VCORE_CON0", 0xA0700230, 0x8481}, 			 
	{"VCORE_CON1", 0xA0700234, 0x0000}, 			 
	{"VCORE_CON3", 0xA070023C, 0x0080}, 			 
	{"CHR_CON0", 0xA0700A00, 0xF200},				 
	{"CHR_CON1", 0xA0700A04, 0x1032},				 
	{"CHR_CON2", 0xA0700A08, 0x000F},				 
	{"CHR_CON4", 0xA0700A10, 0x4200},				 
	{"CHR_CON5", 0xA0700A14, 0x2111},				 
	{"CHR_CON6", 0xA0700A18, 0x0000},				 
	{"CHR_CON7", 0xA0700A1C, 0x0000},				 
	{"CHR_CON8", 0xA0700A20, 0x0000},				 
	{"CHR_CON9", 0xA0700A24, 0x0010},				 
	{"CHR_CON10", 0xA0700A28, 0x0000},				 
	{"CHR_CON11", 0xA0700A2C, 0x0000},				 
	{"CHR_CON12", 0xA0700A30, 0x0410},				 
	{"CHR_CON13", 0xA0700A34, 0x0008},				 
	{"CHR_CON14", 0xA0700A38, 0x0000},				 
	{"CHR_CON15", 0xA0700A3C, 0x0059},				 
	{"STRUP_CON0", 0xA0700A80, 0x4010}, 			 
	{"STRUP_CON1", 0xA0700A84, 0x0000}, 			 
	{"STRUP_CON2", 0xA0700A88, 0x0000}, 			 
	{"STRUP_CON3", 0xA0700A8C, 0x00C8}, 			 
	{"STRUP_CON4", 0xA0700A90, 0x0000}, 			 
	{"ISINKS_CON0", 0xA0700C00, 0x00A0},			 
	{"ISINKS_CON2", 0xA0700C08, 0x0000},			 
	{"ISINK0_CON0", 0xA0700C10, 0x0000},			 
	{"ISINK0_CON1", 0xA0700C14, 0x000C},			 
	{"ISINK1_CON0", 0xA0700C20, 0x0000},			 
	{"ISINK1_CON1", 0xA0700C24, 0x000C},			 
	{"KPLED_CON0", 0xA0700C80, 0x0000}, 			 
	{"SPK_CON0", 0xA0700D00, 0x0000},				 
	{"SPK_CON3", 0xA0700D0C, 0x0000},				 
	{"SPK_CON6", 0xA0700D18, 0x0000},				 
	{"SPK_CON7", 0xA0700D1C, 0x0000},				 
	{"SPK_CON8", 0xA0700D20, 0x0200},				 
	{"SPK_CON9", 0xA0700D24, 0x0000},				 
	{"VSBST_CON0", 0xA0700D28, 0xC640}, 			 
	{"VSBST_CON1", 0xA0700D2C, 0x0003}, 			 
	{"VSBST_CON2", 0xA0700D30, 0x0000}, 			 
	{"VSBST_CON3", 0xA0700D34, 0x0000}, 			 
	{"VSBST_CON4", 0xA0700D38, 0x0012}, 			 
	{"VSBST_CON5", 0xA0700D3C, 0x000D}, 			 
	{"VSBST_CON6", 0xA0700D40, 0x400D}, 			 
	{"OC_CON0", 0xA0700E00, 0x0000},				 
	{"OC_CON7", 0xA0700E1C, 0x0000},				 
	{"OC_CON8", 0xA0700E20, 0x0000},				 
	{"OC_CON9", 0xA0700E24, 0x0000},				 
	{"OC_CON11", 0xA0700E2C, 0x0000},				 
	{"TEST_CON0", 0xA0700F00, 0x0000},				 
	{"TEST_CON1", 0xA0700F04, 0x0000},				 
	{"TEST_CON2", 0xA0700F08, 0x0000},				 
	{"TEST_CON3", 0xA0700F0C, 0x0000},				 
	{"RSV_CON0", 0xA0700F80, 0x0000},				 
	{"RSV_CON1", 0xA0700F84, 0x0000},				 
	{"FQMTR_CON0", 0xA0700FF0, 0x0000}, 			 
	{"FQMTR_CON1", 0xA0700FF4, 0x0000}, 			 
	{"FQMTR_CON2", 0xA0700FF8, 0x0000}, 			 
	{"FQMTR_CON3", 0xA0700FFC, 0x0000} 			 

};

void pmu_dvt_hisr()
{
	 EINT_UnMask(OC_EINT);
	 kal_sprintf(pmu_dbg_str,"------------------- pmu_dvt_hisr -----------------");
  	// tst_sys_trace(pmu_dbg_str);
	kal_print(pmu_dbg_str);

	//  drv_trace0(TRACE_GROUP_7, BMT_PMU_VCORE_OC_INTERRUPT);  
	//kal_prompt_trace(MOD_BMT, "vcore oc interrupt happen");
}


void pdt_oc_interrupt_register()
{

   // EINT_SW_Debounce_Init();
   EINT_SW_Debounce_Modify(OC_EINT,40);	// 32768Hz
	EINT_Registration(OC_EINT, KAL_TRUE, OC_ACTIVE, pmu_dvt_hisr, KAL_FALSE); //PMU_CHR_EINT_PIN=8
	
}


static kal_bool pdt_read_reg(kal_uint32 regAddr, void *pvalue)
{
#ifdef PMIC_PMIC_SERIES
    pdt_i2c_read_reg(PMIC_I2C_ID, (kal_uint8)regAddr, (kal_uint8*)pvalue);
#else
    *((kal_uint16*)pvalue) = DRV_Reg(regAddr);
#endif
}

kal_bool vCheckPMU()
{
	kal_uint16 u2PMUReg = 0;
    kal_uint16 u2Cnt = 0;
    kal_bool status = KAL_TRUE;;       

   for(u2Cnt = 0; u2Cnt < (sizeof(aPMURegBeg)/sizeof(pmu_register_profile)); ++u2Cnt)
   {
#if 0
/* under construction !*/
#else
        pdt_read_reg(aPMURegBeg[u2Cnt].address, &u2PMUReg);
#endif
       if(u2PMUReg != aPMURegBeg[u2Cnt].data)
       {
       	   kal_sprintf(pmu_dbg_str,"%s, PMUReg=0x%x, SpecReg=0x%x ",aPMURegBeg[u2Cnt].name,u2PMUReg,aPMURegBeg[u2Cnt].data);
		   //tst_sys_trace(pmu_dbg_str);	
	        kal_print(pmu_dbg_str);
			
//			kal_prompt_trace(MOD_BMT, "%s, PMUReg=0x%x, SpecReg=0x%x ",aPMURegBeg[u2Cnt].name,u2PMUReg,aPMURegBeg[u2Cnt].data);
//			drv_trace4(TRACE_GROUP_7, BMT_PMU_REGISTER_VALUE_CHECK,aPMURegBeg[u2Cnt].name,u2PMUReg,aPMURegBeg[u2Cnt].data,0);  
		
		    status = KAL_FALSE;
       }
   	}

    kal_sleep_task(100);
	return status;

}

#endif
#endif

const PMU_MOD_BASEADDR_ENTRY pmu_ldo_bb_profile[]=
{
	{VRF,  		    VRF_CON0},
	{VA,			VA_CON0},
	{VCAMA,			VCAMA_CON0},
	{VIO28,			VIO28_CON0},
	{VUSB,			VUSB_CON0},
	{VSIM1,			VSIM1_CON0},
	{VSIM2,			VSIM2_CON0},
	{VRTC,			VRTC_CON0},
	{VIBR,			VIBR_CON0},
	{VMC,			VMC_CON0},
	{VSF,			VSF_CON0},
	{VIO18,			VIO18_CON0},
	{VCORE,			VCORE_CON0},
};

const PMU_LDO_BUCK_LIST_ENUM pmu_gpiopower[]=
{
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VIO28,
   VMC,
   VMC,
   VMC,
   VMC,
   VMC,
   VMC,
   VSIM1,
   VSIM1,
   VSIM1,
   VSIM2,
   VSIM2,
   VSIM2,
   VIO28,
   VIO28,
   VIO18,
   VIO18,
   VIO18,
   VIO18,
   VIO18,
   VIO18,
   VIO18,
   VRF,
   VRF,
   VRF,
   VRF,
};


DCL_UINT16 pmu_ldo_bb_size;

DCL_UINT8 pmuModtoIdx[PMU_LDO_BUCK_MAX];

const PMU_FLAG_TABLE_ENTRY pmu_flags_table[]=
{
    {LDO_BUCK_EN,                LDO_BUCK_EN_OFFSET,                 LDO_BUCK_EN_MASK,               LDO_BUCK_EN_SHIFT               },
    {LDO_BUCK_ON_SEL,            LDO_BUCK_ON_SEL_OFFSET,             LDO_BUCK_ON_SEL_MASK,           LDO_BUCK_ON_SEL_SHIFT           },
    {LDO_BUCK_RS,                LDO_BUCK_RS_OFFSET,                 LDO_BUCK_RS_MASK,               LDO_BUCK_RS_SHIFT               },
    {LDO_BUCK_VOL_SEL,           LDO_BUCK_VOL_SEL_OFFSET,            LDO_BUCK_VOL_SEL_MASK,          LDO_BUCK_VOL_SEL_SHIFT          },
    {LDO_BUCK_NDIS_EN,           LDO_BUCK_NDIS_EN_OFFSET,            LDO_BUCK_NDIS_EN_MASK,          LDO_BUCK_NDIS_EN_SHIFT          },
    {LDO_BUCK_STB_SEL,           LDO_BUCK_STB_SEL_OFFSET,            LDO_BUCK_STB_SEL_MASK,          LDO_BUCK_STB_SEL_SHIFT          },
    {LDO_BUCK_OC_AUTO_OFF,       LDO_BUCK_OC_AUTO_OFF_OFFSET,        LDO_BUCK_OC_AUTO_OFF_MASK,      LDO_BUCK_OC_AUTO_OFF_SHIFT      },
    {LDO_BUCK_OCFB_EN,           LDO_BUCK_OCFB_EN_OFFSET,            LDO_BUCK_OCFB_EN_MASK,          LDO_BUCK_OCFB_EN_SHIFT          },
    {LDO_BUCK_OC_FLAG,           LDO_BUCK_OC_FLAG_OFFSET,            LDO_BUCK_OC_FLAG_MASK,          LDO_BUCK_OC_FLAG_SHIFT          },
    {LDO_BUCK_STATUS,            LDO_BUCK_STATUS_OFFSET,             LDO_BUCK_STATUS_MASK,           LDO_BUCK_STATUS_SHIFT           },
    {LDO_CAL,                    LDO_CAL_OFFSET,                     LDO_CAL_MASK,                   LDO_CAL_SHIFT                   },
    {LDO_OC_TD,                  LDO_OC_TD_OFFSET,                   LDO_OC_TD_MASK,                 LDO_OC_TD_SHIFT                 },
    {LDO_STB_TD,                 LDO_STB_TD_OFFSET,                  LDO_STB_TD_MASK,                LDO_STB_TD_SHIFT                },
    {BUCK_VOSEL_SLEEP,           BUCK_VOSEL_SLEEP_OFFSET,            BUCK_VOSEL_SLEEP_MASK,          BUCK_VOSEL_SLEEP_SHIFT          },
    {BUCK_SFSTREN,               BUCK_SFSTREN_OFFSET,                BUCK_SFSTREN_MASK,              BUCK_SFSTREN_SHIFT              },
    {ADC_EN,                     ADC_EN_OFFSET,                      ADC_EN_MASK,                    ADC_EN_SHIFT                    },
    {ISINK_EN,                   ISINK_EN_OFFSET,                    ISINK_EN_MASK,                  ISINK_EN_SHIFT                  },
    {ISINK_MODE,                 ISINK_MODE_OFFSET,                  ISINK_MODE_MASK,                ISINK_MODE_SHIFT                },
    {ISINK_STEP,                 ISINK_STEP_OFFSET,                  ISINK_STEP_MASK,                ISINK_STEP_SHIFT                },
#if defined(__MEUT__)
    {ABIST_HMON_SEL,             ABIST_HMON_SEL_OFFSET,              ABIST_HMON_SEL_MASK,            ABIST_HMON_SEL_SHIFT            },
#endif // End of #if defined(__MEUT__)
    {ABIST_LMON_SEL,             ABIST_LMON_SEL_OFFSET,              ABIST_LMON_SEL_MASK,            ABIST_LMON_SEL_SHIFT            },
#if defined(__MEUT__)
    {ABIST_HMON_DATA,            ABIST_HMON_DATA_OFFSET,             ABIST_HMON_DATA_MASK,           ABIST_HMON_DATA_SHIFT           },
#endif // End of #if defined(__MEUT__)
    {ABIST_LMON_DATA,            ABIST_LMON_DATA_OFFSET,             ABIST_LMON_DATA_MASK,           ABIST_LMON_DATA_SHIFT           },
    {C2A_SIM2SEL_SEL,            C2A_SIM2SEL_SEL_OFFSET,             C2A_SIM2SEL_SEL_MASK,           C2A_SIM2SEL_SEL_SHIFT           },
    {CCI_C2A_SIM2_VOSEL,         CCI_C2A_SIM2_VOSEL_OFFSET,          CCI_C2A_SIM2_VOSEL_MASK,        CCI_C2A_SIM2_VOSEL_SHIFT        },
    {C2A_SIM1SEL_SEL,            C2A_SIM1SEL_SEL_OFFSET,             C2A_SIM1SEL_SEL_MASK,           C2A_SIM1SEL_SEL_SHIFT           },
    {CCI_C2A_SIM1_VOSEL,         CCI_C2A_SIM1_VOSEL_OFFSET,          CCI_C2A_SIM1_VOSEL_MASK,        CCI_C2A_SIM1_VOSEL_SHIFT        },
    {CCI_SRCLKEN,                CCI_SRCLKEN_OFFSET,                 CCI_SRCLKEN_MASK,               CCI_SRCLKEN_SHIFT               },
    {QI_VA_LP_EN,                QI_VA_LP_EN_OFFSET,                 QI_VA_LP_EN_MASK,               QI_VA_LP_EN_SHIFT               },
    {QI_VCAMA_LP_EN,             QI_VCAMA_LP_EN_OFFSET,              QI_VCAMA_LP_EN_MASK,            QI_VCAMA_LP_EN_SHIFT            },
    {QI_VIO28_LP_EN,             QI_VIO28_LP_EN_OFFSET,              QI_VIO28_LP_EN_MASK,            QI_VIO28_LP_EN_SHIFT            },
    {QI_VUSB_LP_EN,              QI_VUSB_LP_EN_OFFSET,               QI_VUSB_LP_EN_MASK,             QI_VUSB_LP_EN_SHIFT             },
    {QI_VSIM1_LP_EN,             QI_VSIM1_LP_EN_OFFSET,              QI_VSIM1_LP_EN_MASK,            QI_VSIM1_LP_EN_SHIFT            },
    {VSIM1_GPLDO_EN,             VSIM1_GPLDO_EN_OFFSET,              VSIM1_GPLDO_EN_MASK,            VSIM1_GPLDO_EN_SHIFT            },
    {QI_VSIM2_LP_EN,             QI_VSIM2_LP_EN_OFFSET,              QI_VSIM2_LP_EN_MASK,            QI_VSIM2_LP_EN_SHIFT            },
    {VSIM2_GPLDO_EN,             VSIM2_GPLDO_EN_OFFSET,              VSIM2_GPLDO_EN_MASK,            VSIM2_GPLDO_EN_SHIFT            },
    {QI_VIBR_LP_EN,              QI_VIBR_LP_EN_OFFSET,               QI_VIBR_LP_EN_MASK,             QI_VIBR_LP_EN_SHIFT             },
    {QI_VMC_LP_EN,               QI_VMC_LP_EN_OFFSET,                QI_VMC_LP_EN_MASK,              QI_VMC_LP_EN_SHIFT              },
    {QI_VSF_LP_EN,               QI_VSF_LP_EN_OFFSET,                QI_VSF_LP_EN_MASK,              QI_VSF_LP_EN_SHIFT              },
    {RG_VSF_IL_CAL,              RG_VSF_IL_CAL_OFFSET,               RG_VSF_IL_CAL_MASK,             RG_VSF_IL_CAL_SHIFT             },
    {RG_VSF_AWL_EN,              RG_VSF_AWL_EN_OFFSET,               RG_VSF_AWL_EN_MASK,             RG_VSF_AWL_EN_SHIFT             },
    {RG_VSF_COMP_EN,             RG_VSF_COMP_EN_OFFSET,              RG_VSF_COMP_EN_MASK,            RG_VSF_COMP_EN_SHIFT            },
    {VSF_VOSEL_SEL,              VSF_VOSEL_SEL_OFFSET,               VSF_VOSEL_SEL_MASK,             VSF_VOSEL_SEL_SHIFT             },
    {QI_VIO18_LP_EN,             QI_VIO18_LP_EN_OFFSET,              QI_VIO18_LP_EN_MASK,            QI_VIO18_LP_EN_SHIFT            },
    {VCORE_SFSTREN,              VCORE_SFSTREN_OFFSET,               VCORE_SFSTREN_MASK,             VCORE_SFSTREN_SHIFT             },
#if defined(__MEUT__)
    {VCORE_OC_INT_EN,            VCORE_OC_INT_EN_OFFSET,             VCORE_OC_INT_EN_MASK,           VCORE_OC_INT_EN_SHIFT           },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {VSBST_OC_INT_EN,            VSBST_OC_INT_EN_OFFSET,             VSBST_OC_INT_EN_MASK,           VSBST_OC_INT_EN_SHIFT           },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {SPK_OC_INT_EN,              SPK_OC_INT_EN_OFFSET,               SPK_OC_INT_EN_MASK,             SPK_OC_INT_EN_SHIFT             },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {VCORE_OC_FLAG_WR,           VCORE_OC_FLAG_WR_OFFSET,            VCORE_OC_FLAG_WR_MASK,          VCORE_OC_FLAG_WR_SHIFT          },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {VSBST_OC_FLAG_WR,           VSBST_OC_FLAG_WR_OFFSET,            VSBST_OC_FLAG_WR_MASK,          VSBST_OC_FLAG_WR_SHIFT          },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {SPK_OC_FLAG_WR,             SPK_OC_FLAG_WR_OFFSET,              SPK_OC_FLAG_WR_MASK,            SPK_OC_FLAG_WR_SHIFT            },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VSF_OC_STATUS,           QI_VSF_OC_STATUS_OFFSET,            QI_VSF_OC_STATUS_MASK,          QI_VSF_OC_STATUS_SHIFT          },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VMC_OC_STATUS,           QI_VMC_OC_STATUS_OFFSET,            QI_VMC_OC_STATUS_MASK,          QI_VMC_OC_STATUS_SHIFT          },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VIBR_OC_STATUS,          QI_VIBR_OC_STATUS_OFFSET,           QI_VIBR_OC_STATUS_MASK,         QI_VIBR_OC_STATUS_SHIFT         },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VSIM2_OC_STATUS,         QI_VSIM2_OC_STATUS_OFFSET,          QI_VSIM2_OC_STATUS_MASK,        QI_VSIM2_OC_STATUS_SHIFT        },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VSIM1_OC_STATUS,         QI_VSIM1_OC_STATUS_OFFSET,          QI_VSIM1_OC_STATUS_MASK,        QI_VSIM1_OC_STATUS_SHIFT        },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VUSB_OC_STATUS,          QI_VUSB_OC_STATUS_OFFSET,           QI_VUSB_OC_STATUS_MASK,         QI_VUSB_OC_STATUS_SHIFT         },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VIO28_OC_STATUS,         QI_VIO28_OC_STATUS_OFFSET,          QI_VIO28_OC_STATUS_MASK,        QI_VIO28_OC_STATUS_SHIFT        },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VCAMA_OC_STATUS,         QI_VCAMA_OC_STATUS_OFFSET,          QI_VCAMA_OC_STATUS_MASK,        QI_VCAMA_OC_STATUS_SHIFT        },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VA_OC_STATUS,            QI_VA_OC_STATUS_OFFSET,             QI_VA_OC_STATUS_MASK,           QI_VA_OC_STATUS_SHIFT           },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VRF_OC_STATUS,           QI_VRF_OC_STATUS_OFFSET,            QI_VRF_OC_STATUS_MASK,          QI_VRF_OC_STATUS_SHIFT          },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VIO18_OC_STATUS,         QI_VIO18_OC_STATUS_OFFSET,          QI_VIO18_OC_STATUS_MASK,        QI_VIO18_OC_STATUS_SHIFT        },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {QI_VCORE_OC_STATUS,         QI_VCORE_OC_STATUS_OFFSET,          QI_VCORE_OC_STATUS_MASK,        QI_VCORE_OC_STATUS_SHIFT        },
#endif // End of #if defined(__MEUT__)
#if defined(__MEUT__)
    {NI_SPK_OC_DET,              NI_SPK_OC_DET_OFFSET,               NI_SPK_OC_DET_MASK,             NI_SPK_OC_DET_SHIFT             },
#endif // End of #if defined(__MEUT__)
    {QI_STRUP_FLAG_OUT,          QI_STRUP_FLAG_OUT_OFFSET,           QI_STRUP_FLAG_OUT_MASK,         QI_STRUP_FLAG_OUT_SHIFT         },
    {RG_STRUP_FLAG_EN,           RG_STRUP_FLAG_EN_OFFSET,            RG_STRUP_FLAG_EN_MASK,          RG_STRUP_FLAG_EN_SHIFT          },
    {RG_STRUP_FLAG_SEL,          RG_STRUP_FLAG_SEL_OFFSET,           RG_STRUP_FLAG_SEL_MASK,         RG_STRUP_FLAG_SEL_SHIFT         },
    {RG_CLR_JUST_RST,            RG_CLR_JUST_RST_OFFSET,             RG_CLR_JUST_RST_MASK,           RG_CLR_JUST_RST_SHIFT           },
    {RG_PWRKEY_RST_FUNC_SET,     RG_PWRKEY_RST_FUNC_SET_OFFSET,      RG_PWRKEY_RST_FUNC_SET_MASK,    RG_PWRKEY_RST_FUNC_SET_SHIFT    },
    {RG_PWRKEY_RST_TD,           RG_PWRKEY_RST_TD_OFFSET,            RG_PWRKEY_RST_TD_MASK,          RG_PWRKEY_RST_TD_SHIFT          },
    {RG_PWRKEY_TMR_DIS,          RG_PWRKEY_TMR_DIS_OFFSET,           RG_PWRKEY_TMR_DIS_MASK,         RG_PWRKEY_TMR_DIS_SHIFT         },
    {ISINK_STP_TC,               ISINK_STP_TC_OFFSET,                ISINK_STP_TC_MASK,              ISINK_STP_TC_SHIFT              },
    {ISINK0_ANA_CKDIV_EN,        ISINK0_ANA_CKDIV_EN_OFFSET,         ISINK0_ANA_CKDIV_EN_MASK,       ISINK0_ANA_CKDIV_EN_SHIFT       },
    {ISINK0_STP_MODE,            ISINK0_STP_MODE_OFFSET,             ISINK0_STP_MODE_MASK,           ISINK0_STP_MODE_SHIFT           },
    {ISINK1_ANA_CKDIV_EN,        ISINK1_ANA_CKDIV_EN_OFFSET,         ISINK1_ANA_CKDIV_EN_MASK,       ISINK1_ANA_CKDIV_EN_SHIFT       },
    {ISINK1_STP_MODE,            ISINK1_STP_MODE_OFFSET,             ISINK1_STP_MODE_MASK,           ISINK1_STP_MODE_SHIFT           },
    {KPLED_MODE,                 KPLED_MODE_OFFSET,                  KPLED_MODE_MASK,                KPLED_MODE_SHIFT                },
    {NI_KPLED_EN,                NI_KPLED_EN_OFFSET,                 NI_KPLED_EN_MASK,               NI_KPLED_EN_SHIFT               },
    {RG_SPK_VOL,                 RG_SPK_VOL_OFFSET,                  RG_SPK_VOL_MASK,                RG_SPK_VOL_SHIFT                },
    {RG_SPK_EN,                  RG_SPK_EN_OFFSET,                   RG_SPK_EN_MASK,                 RG_SPK_EN_SHIFT                 },
    {RG_SPK_OC_EN,               RG_SPK_OC_EN_OFFSET,                RG_SPK_OC_EN_MASK,              RG_SPK_OC_EN_SHIFT              },
    {RG_SPK_OBIAS,               RG_SPK_OBIAS_OFFSET,                RG_SPK_OBIAS_MASK,              RG_SPK_OBIAS_SHIFT              },
    {RG_SPK_CALIBR_SEL,          RG_SPK_CALIBR_SEL_OFFSET,           RG_SPK_CALIBR_SEL_MASK,         RG_SPK_CALIBR_SEL_SHIFT         },
    {RG_SPK_CALIBR_EN,           RG_SPK_CALIBR_EN_OFFSET,            RG_SPK_CALIBR_EN_MASK,          RG_SPK_CALIBR_EN_SHIFT          },
    {RG_SPK_ISENSE_EN,           RG_SPK_ISENSE_EN_OFFSET,            RG_SPK_ISENSE_EN_MASK,          RG_SPK_ISENSE_EN_SHIFT          },
    {RG_SPK_ISENSE_GAINSEL,      RG_SPK_ISENSE_GAINSEL_OFFSET,       RG_SPK_ISENSE_GAINSEL_MASK,     RG_SPK_ISENSE_GAINSEL_SHIFT     },
    {RG_SPK_ISENSE_REFSEL,       RG_SPK_ISENSE_REFSEL_OFFSET,        RG_SPK_ISENSE_REFSEL_MASK,      RG_SPK_ISENSE_REFSEL_SHIFT      },
    {RG_SPK_ISENSE_TEST_EN,      RG_SPK_ISENSE_TEST_EN_OFFSET,       RG_SPK_ISENSE_TEST_EN_MASK,     RG_SPK_ISENSE_TEST_EN_SHIFT     },
    {RGS_BC11_CMP_OUT,           RGS_BC11_CMP_OUT_OFFSET,            RGS_BC11_CMP_OUT_MASK,          RGS_BC11_CMP_OUT_SHIFT          },
    {RG_BC11_VREF_VTH,           RG_BC11_VREF_VTH_OFFSET,            RG_BC11_VREF_VTH_MASK,          RG_BC11_VREF_VTH_SHIFT          },
    {RG_BC11_BIAS_EN,            RG_BC11_BIAS_EN_OFFSET,             RG_BC11_BIAS_EN_MASK,           RG_BC11_BIAS_EN_SHIFT           },
    {RG_BC11_IPU_EN,             RG_BC11_IPU_EN_OFFSET,              RG_BC11_IPU_EN_MASK,            RG_BC11_IPU_EN_SHIFT            },
    {RG_BC11_IPD_EN,             RG_BC11_IPD_EN_OFFSET,              RG_BC11_IPD_EN_MASK,            RG_BC11_IPD_EN_SHIFT            },
    {RG_BC11_VSRC_EN,            RG_BC11_VSRC_EN_OFFSET,             RG_BC11_VSRC_EN_MASK,           RG_BC11_VSRC_EN_SHIFT           },
    {RG_BC11_CMP_EN,             RG_BC11_CMP_EN_OFFSET,              RG_BC11_CMP_EN_MASK,            RG_BC11_CMP_EN_SHIFT            },
};


const PMU_MOD_BASEADDR_ENTRY pmu_chr_profile[]=
{
    {CHR,  		        CHR_CON0}
};

const PMU_MOD_BASEADDR_ENTRY pmu_isink_profile[]=
{
	{ISINKS,			ISINKS_CON0},
	{ISINK0,			ISINK0_CON0},
	{ISINK1,			ISINK1_CON0},
//	{ISINK2,			ISINK2_CON0},
//	{ISINK3,			ISINK3_CON0},
};

#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma push
#pragma arm section code="DYNAMIC_COMP_MAUIINIT_SECTION"
#endif 
void pmu_flags_table_check(void)
{
    kal_uint32 i, flags_table_size = GETARRNUM(pmu_flags_table);
    const PMU_FLAG_TABLE_ENTRY *pFlag = &pmu_flags_table[0];

    for(i = 0; i < flags_table_size; i++)
    {
        if(i != pFlag->flagname)
        {
            ASSERT(0);
        }
        pFlag++;
    }
}
#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma arm section code
#pragma pop
#endif

DCL_STATUS pmu_set_abist(PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
	return pmu_set_register_value(ABIST_CON0, flagname, val);
}

DCL_UINT16 pmu_get_abist(PMU_FLAGS_LIST_ENUM flagname)
{
	return pmu_get_register_value(ABIST_CON0, flagname);
}

DCL_STATUS pmu_set_ldo_buck(PMU_LDO_BUCK_LIST_ENUM mod, PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
	DCL_UINT8 baseAddressIdx;
	const PMU_MOD_BASEADDR_ENTRY *pEntry;

	if (mod >= PMU_LDO_BUCK_MAX)
	    ASSERT(0);

	baseAddressIdx = pmuModtoIdx[mod];

	pEntry = &pmu_ldo_bb_profile[baseAddressIdx];

	if (pEntry->modidx!=mod)
		ASSERT(0);

	return pmu_set_register_value(pEntry->addr, flagname, val);
}

DCL_UINT16 pmu_get_ldo_buck(PMU_LDO_BUCK_LIST_ENUM mod, PMU_FLAGS_LIST_ENUM flagname)
{
    DCL_UINT8 baseAddressIdx;
	const PMU_MOD_BASEADDR_ENTRY *pEntry;

	if (mod >= PMU_LDO_BUCK_MAX)
	    ASSERT(0);

	baseAddressIdx = pmuModtoIdx[mod];

	pEntry = &pmu_ldo_bb_profile[baseAddressIdx];

	if (pEntry->modidx!=mod)
		ASSERT(0);
	return pmu_get_register_value(pEntry->addr, flagname);
}

DCL_STATUS pmu_set_spk(PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
	return pmu_set_register_value(SPK_CON0, flagname, val);
}

DCL_UINT16 pmu_get_spk(PMU_FLAGS_LIST_ENUM flagname)
{
	return pmu_get_register_value(SPK_CON0, flagname);
}

DCL_STATUS pmu_set_isink(PMU_ISINK_LIST_ENUM isink,PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
	return pmu_set_register_value(pmu_isink_profile[isink].addr, flagname, val);
}

DCL_STATUS pmu_set_kpled(PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
	return pmu_set_register_value(KPLED_CON0, flagname, val);
}

DCL_STATUS pmu_set_chr(PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
	return pmu_set_register_value(CHR_CON0, flagname, val);
}

DCL_UINT16 pmu_get_chr(PMU_FLAGS_LIST_ENUM flagname)
{
	return pmu_get_register_value(CHR_CON0, flagname);
}

DCL_STATUS pmu_set_pmic_oc(PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
	return pmu_set_register_value(OC_CON0, flagname, val);
}

DCL_UINT16 pmu_get_pmic_oc(PMU_FLAGS_LIST_ENUM flagname)
{
	return pmu_get_register_value(OC_CON0, flagname);
}

DCL_STATUS pmu_set_apb(PMU_FLAGS_LIST_ENUM flagname, DCL_UINT32 val)
{
    return pmu_set_register_value(APB_CON0, flagname, val);
}
// Prarmeter table

// LDO & BUCK
const DCL_UINT32 vcama_vosel[]=
{
	PMU_VOLT_01_800000_V, PMU_VOLT_02_800000_V
};

/*
const DCL_UINT32 vcamd_vosel[]=
{
	PMU_VOLT_01_300000_V,   PMU_VOLT_01_500000_V,   PMU_VOLT_01_800000_V,   PMU_VOLT_02_500000_V,
	PMU_VOLT_02_800000_V,   PMU_VOLT_03_000000_V,   PMU_VOLT_03_300000_V
};
*/

const DCL_UINT32 vsim1_vosel[]=
{
	PMU_VOLT_01_800000_V,   PMU_VOLT_03_000000_V
};


const DCL_UINT32 vrtc_vosel[]=
{
	PMU_VOLT_02_800000_V,   PMU_VOLT_03_300000_V
};


const DCL_UINT32 vibr_vosel[]=
{
	PMU_VOLT_01_800000_V,   PMU_VOLT_INVALID, PMU_VOLT_02_800000_V,   PMU_VOLT_03_000000_V
};


const DCL_UINT32 vmc_vosel[]=
{
	PMU_VOLT_01_800000_V,   PMU_VOLT_INVALID, PMU_VOLT_02_800000_V,
	PMU_VOLT_03_000000_V,   PMU_VOLT_03_300000_V,  
};

const DCL_UINT32 vsf_vosel[]=
{
    PMU_VOLT_INVALID, PMU_VOLT_01_860000_V,   PMU_VOLT_02_800000_V,
    PMU_VOLT_03_000000_V,   PMU_VOLT_03_300000_V,  
};


const DCL_UINT32 vcore_vosel[]=
{
    PMU_VOLT_01_100000_V,   PMU_VOLT_01_125000_V,   PMU_VOLT_01_150000_V,   PMU_VOLT_01_175000_V,
    PMU_VOLT_01_200000_V,   PMU_VOLT_01_225000_V,   PMU_VOLT_01_250000_V,   PMU_VOLT_01_275000_V,
    PMU_VOLT_01_300000_V,   PMU_VOLT_01_325000_V,   PMU_VOLT_01_350000_V,   PMU_VOLT_01_375000_V,
    PMU_VOLT_01_400000_V,   PMU_VOLT_01_425000_V,   PMU_VOLT_01_450000_V,   PMU_VOLT_01_475000_V,
    PMU_VOLT_00_700000_V,   PMU_VOLT_00_725000_V,   PMU_VOLT_00_750000_V,   PMU_VOLT_00_775000_V,
	PMU_VOLT_00_800000_V,   PMU_VOLT_00_825000_V,   PMU_VOLT_00_850000_V,   PMU_VOLT_00_875000_V,
	PMU_VOLT_00_900000_V,   PMU_VOLT_00_925000_V,   PMU_VOLT_00_950000_V,   PMU_VOLT_00_975000_V,
    PMU_VOLT_01_000000_V,   PMU_VOLT_01_025000_V,   PMU_VOLT_01_050000_V,   PMU_VOLT_01_075000_V,
};


const DCL_INT32 vrf_cal[]=
{
    PMU_VOLT_CAL_00_000000_V, 		PMU_VOLT_CAL_00_250000_V,			PMU_VOLT_CAL_00_500000_V,			PMU_VOLT_CAL_00_750000_V,
	PMU_VOLT_CAL_01_000000_V,		PMU_VOLT_CAL_01_250000_V,			PMU_VOLT_CAL_01_500000_V,			PMU_VOLT_CAL_01_750000_V,
	PMU_VOLT_CAL_MINUS_00_200000_V, PMU_VOLT_CAL_MINUS_00_175000_V,		PMU_VOLT_CAL_MINUS_00_150000_V, 	PMU_VOLT_CAL_MINUS_00_125000_V,
	PMU_VOLT_CAL_MINUS_00_100000_V, PMU_VOLT_CAL_MINUS_00_075000_V,		PMU_VOLT_CAL_MINUS_00_050000_V,		PMU_VOLT_CAL_MINUS_00_025000_V
};	// VRF/VAMA/VA

const DCL_INT32 ldo_cal[]=
{
	PMU_VOLT_CAL_00_000000_V, 		PMU_VOLT_CAL_00_200000_V,			PMU_VOLT_CAL_00_400000_V,			PMU_VOLT_CAL_00_600000_V,
	PMU_VOLT_CAL_00_800000_V,		PMU_VOLT_CAL_01_000000_V,			PMU_VOLT_CAL_01_200000_V,			PMU_VOLT_CAL_01_400000_V,
	PMU_VOLT_CAL_MINUS_00_160000_V, PMU_VOLT_CAL_MINUS_00_140000_V,		PMU_VOLT_CAL_MINUS_00_120000_V, 	PMU_VOLT_CAL_MINUS_00_100000_V,
	PMU_VOLT_CAL_MINUS_00_080000_V, PMU_VOLT_CAL_MINUS_00_060000_V,		PMU_VOLT_CAL_MINUS_00_040000_V,		PMU_VOLT_CAL_MINUS_00_020000_V
/*	
	PMU_VOLT_CAL_00_000000_V, 		PMU_VOLT_CAL_MINUS_00_020000_V, 	PMU_VOLT_CAL_MINUS_00_040000_V, 	PMU_VOLT_CAL_MINUS_00_060000_V,
	PMU_VOLT_CAL_MINUS_00_080000_V, PMU_VOLT_CAL_MINUS_00_100000_V,  	PMU_VOLT_CAL_MINUS_00_120000_V, 	PMU_VOLT_CAL_MINUS_00_140000_V,
	PMU_VOLT_CAL_01_600000_V, 		PMU_VOLT_CAL_01_400000_V, 			PMU_VOLT_CAL_01_200000_V, 			PMU_VOLT_CAL_01_000000_V, 
	PMU_VOLT_CAL_00_800000_V, 		PMU_VOLT_CAL_00_600000_V, 			PMU_VOLT_CAL_00_400000_V, 			PMU_VOLT_CAL_00_200000_V
*/	
};


const DCL_UINT32 cci_c2a_simsel[] =
{
    PMU_VOLT_01_800000_V,   PMU_VOLT_03_000000_V,
};

// ISINK
const DCL_UINT32 isink_step[]=
{
	ISINK_STEP_04_MA,   ISINK_STEP_08_MA,   ISINK_STEP_12_MA,   ISINK_STEP_16_MA,   ISINK_STEP_20_MA,   ISINK_STEP_24_MA,
	ISINK_STEP_32_MA,   ISINK_STEP_40_MA,   ISINK_STEP_48_MA
};

// SPK
const DCL_INT32 spk_vol[]=
{
	PMU_SPK_VOL_MINUS_06_00_dB,	PMU_SPK_VOL_MINUS_03_00_dB,	PMU_SPK_VOL_06_00_dB,	PMU_SPK_VOL_12_00_dB
};

const PMU_PARAMETER_TABLE_ENTRY pmu_parameter_table[]=
{
	//LDO group
	{ENC(LDO_BUCK_SET_VOLTAGE, VCAMA),				vcama_vosel,		NULL,				GETARRNUM(vcama_vosel)	    },
	//{ENC(LDO_BUCK_SET_VOLTAGE, VCAMD),				vcamd_vosel,		NULL,				GETARRNUM(vcamd_vosel)	    },
	{ENC(LDO_BUCK_SET_VOLTAGE, VSIM1),				vsim1_vosel,	    NULL,				GETARRNUM(vsim1_vosel)	    },
	{ENC(LDO_BUCK_SET_VOLTAGE, VSIM2),				vsim1_vosel,	    NULL,				GETARRNUM(vsim1_vosel)	    }, // Share VSIM1
	{ENC(LDO_BUCK_SET_VOLTAGE, VRTC),				vrtc_vosel,	   		NULL,				GETARRNUM(vrtc_vosel)	    },
	{ENC(LDO_BUCK_SET_VOLTAGE, VIBR),				vibr_vosel,	    	NULL,				GETARRNUM(vibr_vosel)	    }, 
	{ENC(LDO_BUCK_SET_VOLTAGE, VMC),				vmc_vosel,	        NULL,				GETARRNUM(vmc_vosel)	    },
	{ENC(LDO_BUCK_SET_VOLTAGE, VSF),				vsf_vosel,		    NULL,				GETARRNUM(vsf_vosel)	    },
	{ENC(LDO_BUCK_SET_CCI_C2A_SIM_VOSEL, ALLMOD),   cci_c2a_simsel,     NULL,               GETARRNUM(cci_c2a_simsel)   },
	{ENC(LDO_SET_CAL, VRF),			        	    vrf_cal,	        NULL,				GETARRNUM(vrf_cal)	        }, 
	{ENC(LDO_SET_CAL, VA),			        	    vrf_cal,	        NULL,				GETARRNUM(vrf_cal)	        }, 
	{ENC(LDO_SET_CAL, VCAMA),		        	    vrf_cal,	        NULL,				GETARRNUM(vrf_cal)	        }, 
	{ENC(LDO_SET_CAL, VIO28),		        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VUSB),		        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VSIM1),		        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VSIM2),		        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VRTC),		        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VIBR),		        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VMC),		        		    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VSF),			        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	{ENC(LDO_SET_CAL, VIO18),		        	    ldo_cal,	        NULL,				GETARRNUM(ldo_cal)	        }, 
	//BUCK group
	{ENC(LDO_BUCK_SET_VOLTAGE, VCORE),				vcore_vosel,		NULL,				GETARRNUM(vcore_vosel)	    },
	{ENC(LDO_BUCK_SET_SLEEP_VOLTAGE, VCORE),		vcore_vosel,		NULL,				GETARRNUM(vcore_vosel)	    },
	//ISINK
	{ENC(ISINK_SET_STEP, ALLMOD),					isink_step,		    NULL,				GETARRNUM(isink_step)		},
	//SPK
	{ENC(SPK_SET_VOL,SPK),							spk_vol,			NULL,				GETARRNUM(spk_vol)		    }
};

const PMU_VOLTAGE_ENUM voltage_calibration_idx[]=
{
    PMU_VOLT_03_300000_V,   PMU_VOLT_03_000000_V,   PMU_VOLT_02_800000_V,   PMU_VOLT_02_800000_V, PMU_VOLT_01_860000_V,   PMU_VOLT_01_800000_V,
};

const DCL_UINT8 voltage_calibration_tab[6][27]=
{
// 3.3V
    {  0,  0,  0,  0,  0,  0,  10,  12,  13,  14,  14,  15,  15,  0,  0,  0, 1, 1, 2, 2, 3, 4, 5,  7,  8,  8,  0},
// 3.0V
    {  0,  0,  0,  0,  0,  8,  10,  12,  13,  14,  14,  15,  15,  0,  0,  0, 1, 1, 2, 2, 3, 3, 4,  6,  7,  8,  0},
// 2.8V ALDO
	{  0,  0,  0,  0,  0,  10, 12,	13,  14,  14,  15,	15,  15,  0,  0,  0, 1, 1, 1, 2, 2, 3, 3,  5,  5,  6,  0},
// 2.8V DLDO
	{  0,  0,  0,  0,  0,   9, 11,	13,  13,  14,  14,	15,  15,  0,  0,  0, 1, 1, 2, 2, 2, 3, 4,  6,  6,  7,  0},
// 1.86V
   	{  0,  0,  0,  0,  9,  11, 13,	14,  14,  15,  15,	15,  15,  0,  0,  0, 1, 1, 1, 1, 2, 2, 3,  4,  4,  5,  0},
// 1.8V
   	{  0,  0,  0,  0,  9,  12, 13,	14,  14,  15,  15,	15,  15,  0,  0,  0, 1, 1, 1, 1, 2, 2, 3,  4,  4,  5,  0}
};


const DCL_UINT8 cv_code_mapping_table[]=
{
   	0, 0 , 0 , 1, 2, 3, 4, 5 ,6 , 7 , 8 , 9 , 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 0, 23, 24, 25, 0, 0 , 26
};	

DCL_UINT8 voltage_calibration_size;
DCL_BOOLEAN pmu_calibration_cv_enable = DCL_FALSE;
DCL_BOOLEAN pmu_calibration_ov_enable = DCL_FALSE;
DCL_UINT8 pmu_calibration_cv_val = 0;
DCL_UINT8 pmu_calibration_ov_val = 0;
DCL_UINT16 pmu_calibration_ibias_val = 0;
DCL_UINT16 pmu_calibration_vcp_res_val = 0;
DCL_UINT16 pmu_calibration_vcp_cal_val = 0;
DCL_UINT32 maui_vsim1_count = 0;
DCL_UINT32 maui_vsim2_count = 0;
DCL_UINT32 maui_vmc_count = 0;
DCL_UINT32 maui_vrf_count = 0;


DCL_UINT8 pmu6261_ldo_cal(PMU_LDO_BUCK_LIST_ENUM ldo, DCL_UINT32 vol);
void pmu6261_spk_init(PMU_CTRL_SPK_MODE_ENUM mode);

void pmu6261_spk_enable(DCL_BOOL enable);

//void pmu6261_bl_init(void);

//void pmu6261_bl_enable(DCL_BOOL enable);

//DCL_BOOL pmu6261_cust_isink_en[PMU_ISINK_MAX];		// isink enable
//static PMU_CTRL_ISINK_STEP_ENUM pmu_cust_isink_step[PMU_ISINK_MAX];	// isink current we used

//DCL_UINT32 bl_support_level;
//DCL_BOOL bl_use_pwm;

DCL_INT32 va_cal_query(void)
{
	DCL_UINT32 savedMask;
	DCL_UINT16	register_val;
	
	savedMask = PMU_SaveAndSetIRQMask();
		register_val = PMU_DRV_ReadReg16((VA_CON0+LDO_CAL_OFFSET));
		register_val &= LDO_CAL_MASK;
		register_val = register_val >>LDO_CAL_SHIFT;
	PMU_RestoreIRQMask(savedMask);	
	
	return vrf_cal[register_val];
}

void pmu_long_press_shutdown_config(PMU_CTRL_MISC_LONG_PRESS_CONFIG *long_press_config)
{
	DCL_UINT32 savedMask;

	savedMask = PMU_SaveAndSetIRQMask();
	
	// enable/disable long press feature
	PMU_DRV_SetData16((TEST_CON0 + RG_PWRKEY_RST_EN_OFFSET), RG_PWRKEY_RST_EN_MASK, ((long_press_config->enable)<< RG_PWRKEY_RST_EN_SHIFT));
	// choose long press shutdown or reboot ,  0: reboot, 1: shutdown
	PMU_DRV_SetData16((TEST_CON0 + RG_LNGP_SHUTDOWN_SEL_OFFSET), RG_LNGP_SHUTDOWN_SEL_MASK, ((long_press_config->value) << RG_LNGP_SHUTDOWN_SEL_SHIFT));
	// write trigger
	PMU_DRV_SetData16((TEST_CON0 + RG_PWRKEY_RST_FUNC_SET_OFFSET), RG_PWRKEY_RST_FUNC_SET_MASK, (0 << RG_PWRKEY_RST_FUNC_SET_SHIFT));
	PMU_DRV_SetData16((TEST_CON0 + RG_PWRKEY_RST_FUNC_SET_OFFSET), RG_PWRKEY_RST_FUNC_SET_MASK, (1 << RG_PWRKEY_RST_FUNC_SET_SHIFT));
	PMU_DRV_SetData16((TEST_CON0 + RG_PWRKEY_RST_FUNC_SET_OFFSET), RG_PWRKEY_RST_FUNC_SET_MASK, (0 << RG_PWRKEY_RST_FUNC_SET_SHIFT));

	PMU_RestoreIRQMask(savedMask);	
}


DCL_UINT16 pmu_long_press_status_check(void)
{
	DCL_UINT32 savedMask;
	DCL_UINT16	register_val;
	

	savedMask = PMU_SaveAndSetIRQMask();
	PMU_DRV_SetData16((ABIST_CON0 + ABIST_LMON_SEL_OFFSET), ABIST_LMON_SEL_MASK, (0x37 << ABIST_LMON_SEL_SHIFT));
	PMU_DRV_SetData16((STRUP_CON0 + RG_STRUP_FLAG_SEL_OFFSET), RG_STRUP_FLAG_SEL_MASK, (0xd << RG_STRUP_FLAG_SEL_SHIFT));
	PMU_DRV_SetData16((STRUP_CON0 + RG_STRUP_FLAG_EN_OFFSET), RG_STRUP_FLAG_EN_MASK, (0x1 << RG_STRUP_FLAG_EN_SHIFT));

	register_val = (PMU_DRV_ReadReg16(ABIST_CON3) & 0x8);
	
	PMU_RestoreIRQMask(savedMask);	

	return register_val;
}

void pmu_long_press_shutdown_reset(void)
{
	DCL_UINT32 savedMask;
	DCL_UINT16	register_val;
	DCL_UINT32  check_count = 5;
	DCL_UINT32  i;

	savedMask = PMU_SaveAndSetIRQMask();
	// clear just_pwrkey_rst
	PMU_DRV_SetData16((TEST_CON0 + RG_CLR_JUST_RST_OFFSET), RG_CLR_JUST_RST_MASK, (1 << RG_CLR_JUST_RST_SHIFT));

	PMU_DRV_SetData16((ABIST_CON0 + ABIST_LMON_SEL_OFFSET), ABIST_LMON_SEL_MASK, (0x37 << ABIST_LMON_SEL_SHIFT));
	PMU_DRV_SetData16((STRUP_CON0 + RG_STRUP_FLAG_SEL_OFFSET), RG_STRUP_FLAG_SEL_MASK, (0xd << RG_STRUP_FLAG_SEL_SHIFT));
	PMU_DRV_SetData16((STRUP_CON0 + RG_STRUP_FLAG_EN_OFFSET), RG_STRUP_FLAG_EN_MASK, (0x1 << RG_STRUP_FLAG_EN_SHIFT));
	
	for(i=0;i<check_count;i++)
	{
		ust_busy_wait(50);// wait for 50us for hw request

		register_val = (PMU_DRV_ReadReg16(ABIST_CON3) & 0x8);

		if(register_val == 0)
			break;
	}	

	if(i == check_count)	
	{
		ASSERT(0); 
	}
	
	// reset to normal
	PMU_DRV_SetData16((TEST_CON0 + RG_CLR_JUST_RST_OFFSET), RG_CLR_JUST_RST_MASK, (0 << RG_CLR_JUST_RST_SHIFT));

	PMU_RestoreIRQMask(savedMask);	
}


#if !defined(__UBL__) && !defined(__FUE__)
void pmu_vcore_voltage_set_in_normal_mode(void)
{
	DCL_HANDLE handle;
	PMU_CTRL_LDO_BUCK_SET_VOLTAGE val; 
	
	handle = DclPMU_Open(DCL_PMU, FLAGS_NONE);

	val.voltage = PMU_VOLT_00_750000_V;
	val.mod = VCORE;

	DclPMU_Control(handle, LDO_BUCK_SET_VOLTAGE, (DCL_CTRL_DATA_T *)&val);
	DclPMU_Close(handle);
}

void pmu_low_power_setting_after_sleep(void)
{
#ifdef __EXT_BUCK__
	DCL_HANDLE handle;
	PMU_CTRL_LDO_BUCK_SET_VOLTAGE val; 

	handle = DclPMU_Open(DCL_PMU, FLAGS_NONE);
	
	val.voltage = PMU_VOLT_00_750000_V;
	val.mod = VCORE;
	
	DclPMU_Control(handle, LDO_BUCK_SET_VOLTAGE, (DCL_CTRL_DATA_T *)&val);
	
	DclPMU_Close(handle);
#endif
}


void pmu_low_power_setting_before_sleep(void)
{
#ifdef __EXT_BUCK__
	DCL_HANDLE handle;
	PMU_CTRL_LDO_BUCK_SET_VCORE_SFSTREN sfstren;
	PMU_CTRL_LDO_BUCK_SET_VOLTAGE val; 
	
	handle = DclPMU_Open(DCL_PMU, FLAGS_NONE);

	// set VCORE_SFSTREN=0
	sfstren.mod = VCORE;
	sfstren.enable = KAL_FALSE;
	DclPMU_Control(handle, LDO_BUCK_SET_VCORE_SFSTREN, (DCL_CTRL_DATA_T *)&sfstren);

#if	 defined(MT2501)	
	val.voltage = PMU_VOLT_01_200000_V;
	val.mod = VCORE;
#elif defined(MT2502) || defined(MT6261)
	val.voltage = PMU_VOLT_01_300000_V;
	val.mod = VCORE;
#endif
	DclPMU_Control(handle, LDO_BUCK_SET_VOLTAGE, (DCL_CTRL_DATA_T *)&val);

	ust_busy_wait(50);// wait for 50us for hw request
	//gpt4_busy_wait_us(50);

	// set VCORE_SFSTREN=1
	sfstren.mod = VCORE;
	sfstren.enable = KAL_TRUE;
	DclPMU_Control(handle, LDO_BUCK_SET_VCORE_SFSTREN, (DCL_CTRL_DATA_T *)&sfstren);

	DclPMU_Close(handle);
#endif
}


DCL_BOOL pmu_gpio_power_off_check(PMU_LDO_BUCK_LIST_ENUM mod, DCL_BOOL enable)
{
	static DCL_INT32 ldo_count[PMU_LDO_BUCK_MAX]={0};
	DCL_UINT32 ldo_index,i;

	if(mod == VSIM1 || mod == VSIM2 || mod == VMC || mod == VRF)	// not always on domain
	{
		for(i = 0; i < pmu_ldo_bb_size; i++)
		{
			if(pmu_ldo_bb_profile[i].modidx == mod)
			{
				ldo_index = i;
				break;
			}	
		}
	
		if(enable == DCL_TRUE)
			ldo_count[ldo_index]++;
		else
			ldo_count[ldo_index]--;

		if(ldo_count[ldo_index]<=0)
			return DCL_TRUE;
		else
			return DCL_FALSE;	
	}	
	else	// always on LDO
	{
		return DCL_FALSE;
	}
}


#pragma arm section code="SNORCODE",rodata="SNORCONST"
void pmu_set_vcore_1_1v(void)
{
	PMU_DRV_SetData16(0xA0700230,0x1F0,0x0);
}
#pragma arm section code,rodata
#endif

#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
#endif


DCL_BOOL pmu_long_press_reset_sw_workaround_query(void)
{
	#if defined(MT2501) || defined(MT2502)
		#ifdef __DRV_MISC_POWER_SWITCH__
			return DCL_FALSE;
		#else
		DCL_UINT32 HW_Version;
		DCL_HANDLE f32kHandler;
		F32K_CLK_CTRL_F32K_IS_XOSC32_T	F32kIsXOSC32;

		HW_Version = *(DCL_UINT32 *)(0x80000000);

		if((HW_Version & 0xFF) >= 0x02)
			return DCL_FALSE;	//E3 or later
		else	//E1 or E2
		{
			f32kHandler = DclF32K_Open(DCL_F32K_CLK, FLAGS_NONE);
			DclF32K_Control(f32kHandler,F32K_CLK_CMD_QUERY_IS_XOSC32K ,(DCL_CTRL_DATA_T *)&F32kIsXOSC32);
			DclF32K_Close(f32kHandler);

			if(F32kIsXOSC32.f32k_is_xosc32)
				return DCL_TRUE;	//long press reset doesn't work, need sw workaround
			else
				return DCL_FALSE;	
		}
		#endif
	#else
		return DCL_FALSE;
	#endif
}

DCL_STATUS dcl_pmu6261_control_handler(DCL_HANDLE handle, DCL_CTRL_CMD cmd, DCL_CTRL_DATA_T *data)
{
	DCL_UINT16 val;
	
	// LDO and BUCK
	if (cmd > LDO_BUCK_SET_CMDS_START && cmd < LDO_BUCK_SET_CMDS_END)
	{
		PMU_CTRL_LDO_BUCK_CTRL *pLdoBuckCtrl = &(data->rPMULdoBuckCtrl);
		PMU_LDO_BUCK_LIST_ENUM mod = pLdoBuckCtrl->mod;

		switch(cmd)
		{
			case LDO_BUCK_SET_EN:
			{
				PMU_CTRL_LDO_BUCK_SET_EN *pLdoBuckCtrl = &(data->rPMULdoBuckSetEn);
				pmu_set_ldo_buck(mod, LDO_BUCK_EN, pLdoBuckCtrl->enable);

				if(pLdoBuckCtrl->enable == DCL_TRUE)	//record the ldo usage for mre if mre using the ldo that maui use
				{
					if(mod == VSIM1)
						maui_vsim1_count++;
					else if(mod == VSIM2)
						maui_vsim2_count++;
					else if(mod == VMC)
						maui_vmc_count++;
					else if(mod == VRF)
						maui_vrf_count++;
				}
			}
			break;

			case LDO_BUCK_SET_ON_SEL:
			{
				PMU_CTRL_LDO_BUCK_SET_ON_SEL *pLdoBuckCtrl = &(data->rPMULdoBuckSetOnSel);
				pmu_set_ldo_buck(mod, LDO_BUCK_ON_SEL, pLdoBuckCtrl->onSel);

			}
			break;

			case LDO_BUCK_SET_RS:
			{
				PMU_CTRL_LDO_BUCK_SET_RS *pLdoBuckCtrl = &(data->rPMULdoBuckSetRs);
                pmu_set_ldo_buck(mod, LDO_BUCK_RS, pLdoBuckCtrl->rs);
			}
			break;

			case LDO_BUCK_SET_VOLTAGE:
			{
				PMU_CTRL_LDO_BUCK_SET_VOLTAGE *pLdoBuckCtrl = &(data->rPMULdoBuckSetVoltage);
				val = PMU_Parameter_to_Value(ENC(LDO_BUCK_SET_VOLTAGE, mod), pLdoBuckCtrl->voltage);

				if (val == PARAMETER_UNKNOWN)
					return STATUS_UNSUPPORTED;
				pmu_set_ldo_buck(mod, LDO_BUCK_VOL_SEL, val);

				pmu6261_ldo_cal(pLdoBuckCtrl->mod, pLdoBuckCtrl->voltage);
			}
			break;

			case LDO_BUCK_SET_NDIS_EN:
			{
				PMU_CTRL_LDO_BUCK_SET_NDIS_EN *pLdoBuckCtrl = &(data->rPMULdoBuckSetNdisEn);
				pmu_set_ldo_buck(mod, LDO_BUCK_NDIS_EN, pLdoBuckCtrl->enable);
			}
			break;

			case LDO_BUCK_SET_STB_EN:
			{
				PMU_CTRL_LDO_BUCK_SET_STB_EN *pLdoBuckCtrl = &(data->rPMULdoBuckSetStbEn);
				pmu_set_ldo_buck(mod, LDO_BUCK_STB_SEL, pLdoBuckCtrl->enable);
			}
			break;

			case LDO_BUCK_SET_OC_AUTO_OFF:
			{
				PMU_CTRL_LDO_BUCK_SET_OC_AUTO_OFF *pLdoBuckCtrl = &(data->rPMULdoBuckSetOcAutoOff);
				pmu_set_ldo_buck(mod, LDO_BUCK_OC_AUTO_OFF, pLdoBuckCtrl->enable);
			}
			break;

			case LDO_BUCK_SET_OCFB_EN:
			{
				PMU_CTRL_LDO_BUCK_SET_OCFB_EN *pLdoBuckCtrl = &(data->rPMULdoBuckSetOcfbEn);
				pmu_set_ldo_buck(mod, LDO_BUCK_OCFB_EN, pLdoBuckCtrl->enable);
			}
			break;

			case LDO_BUCK_SET_VOLTAGE_CALIBRATION_CODE:
			{
				PMU_CTRL_LDO_BUCK_SET_VOLTAGE_CALIBRATION_CODE *pLdoBuckCtrl = &(data->rPMULdoBuckSetVoltageCalibrationCode);
				pmu_set_ldo_buck(mod, LDO_CAL, pLdoBuckCtrl->voltageCalibrationCode);
			}
			break;

			case LDO_BUCK_SET_OC_TD: // For DVT Usage
			{
				PMU_CTRL_LDO_BUCK_SET_OC_TD *pLdoBuckCtrl = &(data->rPMULdoBuckSetOcTd);
				if (ISLDO(mod))
				{
					pmu_set_ldo_buck(mod, LDO_OC_TD, pLdoBuckCtrl->deglitchTimeIdx);
				}
				else
				{
                    return STATUS_UNSUPPORTED;
                }
			}
			break;

			case LDO_BUCK_SET_STB_TD: // For DVT Usage
			{
				PMU_CTRL_LDO_BUCK_SET_STB_TD *pLdoBuckCtrl = &(data->rPMULdoBuckSetStbTd);
				if (ISLDO(mod))
				{
					pmu_set_ldo_buck(mod, LDO_STB_TD, pLdoBuckCtrl->delayTimeIdx);
				}
				else
				{
                    return STATUS_UNSUPPORTED;
                }
			}
			break;

			case LDO_BUCK_SET_SLEEP_VOLTAGE:
			{
				if (ISLDO(mod))
				{
                    return STATUS_UNSUPPORTED;
                }
				else
				{
					PMU_CTRL_LDO_BUCK_SET_SLEEP_VOLTAGE *pLdoBuckCtrl = &(data->rPMULdoBuckSetSleepVoltage);
					val = PMU_Parameter_to_Value(ENC(LDO_BUCK_SET_SLEEP_VOLTAGE, mod), pLdoBuckCtrl->sleepVoltage);

					if (val == PARAMETER_UNKNOWN)
						return STATUS_UNSUPPORTED;
					pmu_set_ldo_buck(mod, BUCK_VOSEL_SLEEP, val);
				}
			}
			break;

			case LDO_BUCK_SET_VOLTAGE_EN: // Combination Command
			{
				PMU_CTRL_LDO_BUCK_SET_VOLTAGE_EN *pLdoBuckCtrl = &(data->rPMULdoBuckSetVoltageEn);
				PMU_CTRL_LDO_BUCK_SET_VOLTAGE ldoBuckVoltage;
				PMU_CTRL_LDO_BUCK_SET_EN	ldoBuckEn;

				ldoBuckEn.mod = pLdoBuckCtrl->mod;
				ldoBuckEn.enable = DCL_TRUE;
				ldoBuckVoltage.mod = pLdoBuckCtrl->mod;
				ldoBuckVoltage.voltage = pLdoBuckCtrl->voltage;

				dcl_pmu6261_control_handler(handle, LDO_BUCK_SET_VOLTAGE, (DCL_CTRL_DATA_T *)&ldoBuckVoltage);
				dcl_pmu6261_control_handler(handle, LDO_BUCK_SET_EN, (DCL_CTRL_DATA_T *)&ldoBuckEn);
			}
			break;

			case LDO_BUCK_SET_VSIM_GPLDO_EN:
			{
				PMU_CTRL_LDO_BUCK_SET_VSIM_GPLDO_EN *pLdoBuckCtrl = &(data->rPMULdoBuckSetVsimGpldoEn);
                pmu_set_ldo_buck(mod, VSIM1_GPLDO_EN, pLdoBuckCtrl->enable);
			}
			break;

			case LDO_BUCK_SET_VSIM2_GPLDO_EN:
			{
				PMU_CTRL_LDO_BUCK_SET_VSIM2_GPLDO_EN *pLdoBuckCtrl = &(data->rPMULdoBuckSetVsim2GpldoEn);
                pmu_set_ldo_buck(mod, VSIM2_GPLDO_EN, pLdoBuckCtrl->enable);
			}
			break;

			case LDO_BUCK_SET_VSF_VOSEL_SEL:
			{
				PMU_CTRL_LDO_BUCK_SET_VSF_VOSEL_SEL *pLdoBuckCtrl = &(data->rPMULdoBuckSetVsfVoselSel);
				pmu_set_ldo_buck(mod, VSF_VOSEL_SEL, pLdoBuckCtrl->enable);
			}
			break;

			case LDO_BUCK_SET_VCORE_SFSTREN:
			{
				PMU_CTRL_LDO_BUCK_SET_VCORE_SFSTREN *pLdoBuckCtrl = &(data->rPMULdoBuckSetVCoreSfsTren);
				pmu_set_ldo_buck(mod, VCORE_SFSTREN, pLdoBuckCtrl->enable);
			}

			case LDO_BUCK_SET_CCI_SRCLKEN:
			{
				PMU_CTRL_LDO_BUCK_SET_CCI_SRCLKEN *pLdoBuckCtrl = &(data->rPMULdoBuckSetCciSrclken);
                pmu_set_ldo_buck(mod, CCI_SRCLKEN, pLdoBuckCtrl->enable);
			}
			break;

            case LDO_BUCK_SET_CCI_C2A_SIM_VOSEL:
            {
                PMU_CTRL_LDO_BUCK_SET_CCI_C2A_SIM_VOSEL *pLdoBuckCtrl = (PMU_CTRL_LDO_BUCK_SET_CCI_C2A_SIM_VOSEL *)data;
                val = PMU_Parameter_to_Value(ENC(LDO_BUCK_SET_CCI_C2A_SIM_VOSEL, mod), pLdoBuckCtrl->voltage);

                if (VSIM == pLdoBuckCtrl->mod)
                {
                    pmu_set_apb(CCI_C2A_SIM1_VOSEL, val);
                }
                else if (VSIM2 == pLdoBuckCtrl->mod)
                {
                    pmu_set_apb(CCI_C2A_SIM2_VOSEL, val);
                }
                else
                {
                    return STATUS_UNSUPPORTED;
                }
            }
            break;
            
            case LDO_SET_CAL:
            {
                PMU_CTRL_LDO_SET_CAL *pLdoCtrl = &(data->rPMULdoSetCal);
                if (ISLDO(mod))
                {
    			    val = PMU_Parameter_to_Value(ENC(LDO_SET_CAL, mod), pLdoCtrl->voltage);

    			    if (val == PARAMETER_UNKNOWN)
    				    return STATUS_UNSUPPORTED;
    			    pmu_set_ldo_buck(mod, LDO_CAL, val);
                }
                else
				{
                    return STATUS_UNSUPPORTED;
                }
            }
            break;

			

			case LDO_BUCK_GET_VOLTAGE_LIST:
			{
				#if defined(__MEUT__)
				PMU_CTRL_LDO_BUCK_GET_VOLTAGE_LIST *pLdoBuckCtrl = (PMU_CTRL_LDO_BUCK_GET_VOLTAGE_LIST*)data;

	            DCL_UINT32 i;
	            const PMU_PARAMETER_TABLE_ENTRY *ptable = pmu_parameter_table;

	            for (i=0;i<pmu_parameter_size;i++)
	            {
	                if (ptable[i].cmd == (DCL_UINT32)(ENC(LDO_BUCK_SET_VOLTAGE, pLdoBuckCtrl->mod)))
	                    break;
	            }

	            if (i < pmu_parameter_size)
	            {
	                pLdoBuckCtrl->pVals = (const DCL_UINT32*)pmu_parameter_table[i].pVals;
	                pLdoBuckCtrl->size = pmu_parameter_table[i].size;
	            }
	            else
	            {
	                pLdoBuckCtrl->pVals = (const DCL_UINT32*)NULL;
	                pLdoBuckCtrl->size = 1;
	            }
				#endif
	            
			}
			break;

			default:
			return STATUS_UNSUPPORTED;
		}
	}

	switch(cmd)
	{
		case LDO_BUCK_SET_GPIO_POWER_EN:
		{
			#if !defined(__UBL__) && !defined(__FUE__)	
			PMU_CTRL_LDO_BUCK_SET_GPIO_POWER_EN *pGpioPowerCtrl = &(data->rPMULdoBuckSetGpioPowerEn);
			PMU_LDO_BUCK_LIST_ENUM mod;
			DCL_BOOL power_off = DCL_FALSE;

			// check the gpio power is used by maui or not
			drv_trace4(TRACE_INFO,BMT_LDO_BUCK_GPIO_POWER_USAGE, maui_vsim1_count,maui_vsim2_count,maui_vmc_count,maui_vrf_count );

			mod = pmu_gpiopower[pGpioPowerCtrl->gpionum];

			power_off = pmu_gpio_power_off_check(mod,pGpioPowerCtrl->enable);

			if((pGpioPowerCtrl->enable == DCL_TRUE) || 
				(pGpioPowerCtrl->enable == DCL_FALSE) && (power_off == DCL_TRUE)) //disable ldo
			{
				pmu_set_ldo_buck(mod, LDO_BUCK_EN, pGpioPowerCtrl->enable);
			}
			#endif
		}
		break;
			
		case SPK_SET_VOL:
		{
			PMU_CTRL_SPK_SET_VOL *pSpkCtrl = &(data->rPMUSpkSetVol);
			val = PMU_Parameter_to_Value(ENC(SPK_SET_VOL, SPK), pSpkCtrl->dbm);

			if (val == PARAMETER_UNKNOWN)
				return STATUS_UNSUPPORTED;

			pmu_set_spk(RG_SPK_VOL, val);
		}
		break;

		case SPK_GET_VOL_VALUE:
		{
			PMU_CTRL_SPK_GET_VOL_VALUE *pSpkCtrl = &(data->rPMUSpkGetVolValue);
		    pSpkCtrl->volValue = pmu_get_spk(RG_SPK_VOL);
		}
		break;

		case SPK_SET_EN:
		{
			PMU_CTRL_SPK_SET_EN *pSpkCtrl = &(data->rPMUSpkSetEn);

			if (pSpkCtrl->step == PMU_CTRL_STEP1)
			{
				pmu6261_spk_enable(pSpkCtrl->enable);
			}
			else if (pSpkCtrl->step == PMU_CTRL_STEP2)
			{
				if (pSpkCtrl->enable == DCL_TRUE)
				{
					// pmu_set_spk(SPK_PG_SLEW_I, 1);
				}
			}
		}
		break;

		case SPK_SET_CALIBR_SEL:
		{
			PMU_CTRL_SPK_SET_CALIBR_SEL *pSpkCtrl = &(data->rPMUSpkSetCalibrSel);
			pmu_set_spk(RG_SPK_CALIBR_SEL, pSpkCtrl->path);
		}
		break;

		case SPK_SET_CALIBR_EN:
		{
			PMU_CTRL_SPK_SET_CALIBR_EN *pSpkCtrl = &(data->rPMUSpkSetCalibrEn);
			pmu_set_spk(RG_SPK_CALIBR_EN, pSpkCtrl->enable);
		}
		break;

		/*	
		case BL_SET_INIT:
		{
			pmu6261_bl_init();
		}
	        break;

		
		case BL_SET_EN:
		{
			PMU_CTRL_BL_SET_EN *pBlCtrl = &(data->rPMUBlSetEn);
			pmu6261_bl_enable(pBlCtrl->enable);
		}
		break;
		*/

        case BL_SET_LEVEL:
        {
            return STATUS_UNSUPPORTED;
        }

        case BL_GET_SUPPORT_LEVEL:
        {
			PMU_CTRL_BL_GET_SUPPORT_LEVEL *pBlCtrl = &(data->rPMUBlGetSupportLevel);
            pBlCtrl->blSupportLevel = BL_ISINK_LEVEL;
        }
        break;

        case BL_GET_USE_PWM_QUERY:
        {
            PMU_CTRL_BL_GET_USE_PWM_QUERY *pBlCtrl = &(data->rPMUBlGetUsePwmQuery);
            pBlCtrl->blUsePwmQuery = DCL_TRUE;
        }
        break;

		case ISINK_SET_EN:
		{
			PMU_CTRL_ISINK_SET_EN *pIsinkCtrl = &(data->rPMUIsinkSetEn);

			
			// if pwm source is : 32KHz do not enabel soft start, 13MHz enable soft start
			if(pwm_query_source_clk(3) == 1)
			{
				//ISINK0_CON1
				//enable ISINK0 soft start
				//0x0C14[1:1] = 0x1
				PMU_DRV_SetData16(0xA0700C14,0x2,0x2);
			}

			
			if (pIsinkCtrl->isink < PMU_ISINK_MAX)
				pmu_set_isink(pIsinkCtrl->isink,ISINK_EN,(DCL_UINT32)(pIsinkCtrl->enable));
				//pmu6261_cust_isink_en[pIsinkCtrl->isink] = pIsinkCtrl->enable;
		}
		break;

		case ISINK_SET_MODE:
		{
			PMU_CTRL_ISINK_SET_MODE  *pIsinkCtrl = &(data->rPMUIsinkSetMode);
			if (pIsinkCtrl->isink < PMU_ISINK_MAX)
				pmu_set_isink(pIsinkCtrl->isink, ISINK_MODE, pIsinkCtrl->mode);
		}
		break;

		case ISINK_SET_STEP:
		{
			DCL_UINT16 val;	
			PMU_CTRL_ISINK_SET_STEP_DOUBLE IsinkSetStepDouble;
			PMU_CTRL_ISINK_SET_STEP *pIsinkCtrl = &(data->rPMUIsinkSetStep);

			IsinkSetStepDouble.isink = pIsinkCtrl->isink;
	  	    if (pIsinkCtrl->step > ISINK_STEP_24_MA)
	 		{
	 			IsinkSetStepDouble.enable = KAL_TRUE;
				val=PMU_Parameter_to_Value(ENC(ISINK_SET_STEP, ALLMOD), (DCL_UINT32)(pIsinkCtrl->step >> 1));
	 		}
			else
			{
				IsinkSetStepDouble.enable = KAL_FALSE;
				val=PMU_Parameter_to_Value(ENC(ISINK_SET_STEP, ALLMOD), (DCL_UINT32)(pIsinkCtrl->step));
			}

		  	// set double bit
		  	dcl_pmu6261_control_handler(handle, ISINK_SET_STEP_DOUBLE, (DCL_CTRL_DATA_T *)&IsinkSetStepDouble);

			// set isink step
			if (val!=PARAMETER_UNKNOWN)
				pmu_set_isink(pIsinkCtrl->isink, ISINK_STEP, val);

			//pmu_cust_isink_step[pIsinkCtrl->isink] = pIsinkCtrl->step;
		}
		break;


        case ISINK_SET_STEP_GROUP:
        {
            return STATUS_UNSUPPORTED;
        }

        case ISINK_SET_STEP_INDEX:
        {
            return STATUS_UNSUPPORTED;
		}

		case ISINK_SET_STP_EN:
		{
			return STATUS_UNSUPPORTED;	
		}

		case ISINK_SET_STEP_DOUBLE:
		{
			PMU_CTRL_ISINK_SET_STEP_DOUBLE *pIsinkCtrl = &(data->rPMUIsinkSetStepDouble);
			switch (pIsinkCtrl->isink)
			{
				case ISINK0:
					PMU_DRV_SetData16(ISINK0_CON0 + RG_ISINK0_DOUBLE_OFFSET, RG_ISINK0_DOUBLE_MASK, (pIsinkCtrl->enable << RG_ISINK0_DOUBLE_SHIFT));
					break;
					
				case ISINK1:
					PMU_DRV_SetData16(ISINK1_CON0 + RG_ISINK1_DOUBLE_OFFSET, RG_ISINK1_DOUBLE_MASK, (pIsinkCtrl->enable << RG_ISINK1_DOUBLE_SHIFT));
					break;
			#if 0	
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
			#endif	
				default:														
					ASSERT(0); // No this channel
					break;
			}
		}
		break;

		case ISINK_SET_STEP_MODE:
		{
			PMU_CTRL_ISINK_SET_STEP_MODE *pIsinkCtrl = &(data->rPMUIsinkSetStepMode);
			
			switch (pIsinkCtrl->isink)
			{
				case ISINK0:
					PMU_DRV_SetData16(ISINK0_CON0 + ISINK0_STP_MODE_OFFSET, ISINK0_STP_MODE_MASK, (pIsinkCtrl->enable << ISINK0_STP_MODE_SHIFT));
					break;
				
				case ISINK1:
					PMU_DRV_SetData16(ISINK1_CON0 + ISINK1_STP_MODE_OFFSET, ISINK1_STP_MODE_MASK, (pIsinkCtrl->enable << ISINK1_STP_MODE_SHIFT));
					break;
				#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
				#endif
				
				default:														
					ASSERT(0); // No this channel
					break;
			}
			
		}
		break;

		case KPLED_SET_SEL:
		{
			return STATUS_UNSUPPORTED;	
		}

		case KPLED_SET_MODE:
		{
			PMU_CTRL_KPLED_SET_MODE *pKpledCtrl = &(data->rPMUKpledSetMode);
			pmu_set_kpled(KPLED_MODE, pKpledCtrl->mode);
		}
		break;

		case KPLED_SET_EN:
		{
			PMU_CTRL_KPLED_SET_EN *pKpledCtrl = &(data->rPMUKpledSetEn);
			pmu_set_kpled(NI_KPLED_EN, pKpledCtrl->enable);
		}
		break;

		case CHR_SET_ADC_MEASURE_EN:
		{
			PMU_CTRL_CHR_SET_ADC_MEASURE_EN *pChrCtrl = &(data->rPMUChrSetAdcMeasureEn);
			if (pChrCtrl->enable)
			{
				pmu_set_chr(ADC_EN, 7); // AUXADC input source enable for VCHR, VSEN, VBAT
			}
			else
			{
				pmu_set_chr(ADC_EN, 0);
			}
		}
		break;

 		case MISC_SET_REGISTER_VALUE:
		{
			PMU_CTRL_MISC_SET_REGISTER_VALUE *pChrCtrl = &(data->rPMUMiscSetRegisterValue);
            if ((MIXED_BASE_ADDR + pChrCtrl->offset) > MIXED_BASE_ADDR_END)
                return STATUS_UNSUPPORTED;
			PWIC_DRV_WriteReg16((MIXED_BASE_ADDR + pChrCtrl->offset), pChrCtrl->value);
		}
		break;

		case MISC_GET_REGISTER_VALUE:
		{
			PMU_CTRL_MISC_GET_REGISTER_VALUE *pChrCtrl = &(data->rPMUMiscGetRegisterValue);
            if ((MIXED_BASE_ADDR + pChrCtrl->offset) > MIXED_BASE_ADDR_END)
                return STATUS_UNSUPPORTED;
			pChrCtrl->value = PWIC_DRV_ReadReg16((MIXED_BASE_ADDR_END + pChrCtrl->offset));
		}
		break;

		case MISC_LONG_PRESS_CONFIG:
		{
			PMU_CTRL_MISC_LONG_PRESS_CONFIG	*pChrCtrl = &(data->rPMUMiscLongPressConfig);		
	
			pmu_long_press_shutdown_config(pChrCtrl);
	
			

		}
		break;

		default:
		return STATUS_UNSUPPORTED;
	}

	return STATUS_OK;
}

DCL_UINT8 pmu6261_ldo_cal(PMU_LDO_BUCK_LIST_ENUM ldo, DCL_UINT32 vol)
{
	DCL_UINT32 i = 0;
	//DCL_UINT32 pmu_calibration_code = cv_code_mapping_table[pmu_calibration_cv_val];
	DCL_UINT32 pmu_calibration_code = pmu_calibration_cv_val;

	if (pmu_calibration_cv_enable == DCL_TRUE && ldo != VCORE)
	{
		DCL_UINT8 size = voltage_calibration_size;
		for (i = 0; i < size; i++)
		{
			if (voltage_calibration_idx[i] == vol)
			{
				if(vol == PMU_VOLT_02_800000_V)
				{
					if(ldo == VRF || ldo == VCAMA || ldo == VA)
					{
						pmu_set_ldo_buck(ldo, LDO_CAL, voltage_calibration_tab[2][pmu_calibration_code]);	
					}
					else
					{
						pmu_set_ldo_buck(ldo, LDO_CAL, voltage_calibration_tab[3][pmu_calibration_code]);	
					}
				}
				else
				{
					pmu_set_ldo_buck(ldo, LDO_CAL, voltage_calibration_tab[i][pmu_calibration_code]);
				}	
				break;
			}
		}
	}
	return 0;
}

#if !defined(__UBL__) && !defined(__FUE__)
#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma push
#pragma arm section code="DYNAMIC_COMP_MAUIINIT_SECTION"
#endif 
void pmu6261_efuse_calibration(void)
{
	// E-FUSE calibration
	DCL_UINT32 val32;
	BMT_CTRL_SET_CHR_TRIMMING_DATA bmt_trimming_data;
	DCL_HANDLE bmt_handle = DclBMT_Open(DCL_BMT, FLAGS_NONE);
	voltage_calibration_size = sizeof(voltage_calibration_idx) / sizeof(voltage_calibration_idx[0]);

	// 1. CV Trim
	// Read (EFUSE_BASE + 0x100)[12] := RG_VBAT_CV_VTH_EN(1b)
	// Read (EFUSE_BASE + 0x100)[17:13] := RG_VBAT_CV_VTH(5b)
	// Apply to RG_VBAT_CV_VTH[4:0]
	val32 = PMU_DRV_ReadReg32(EFUSE_base + 0x10C);
	// val32 = 0x0003F000;
	if (val32 & 0x00001000) // Bit12: RG_VBAT_CV_VTH_EN, CV Trim Enable Bit
	{
		pmu_calibration_cv_enable = DCL_TRUE;
		pmu_calibration_cv_val = (DCL_UINT8)((val32 & 0x0003E000) >> 13); // Bits [17:13]
	}

	// 2. OV Trim
	// Read (EFUSE_BASE + 0x100)[7] := RG_OVP_TRIM_EN(1b)
	// Read (EFUSE_BASE + 0x104)[11:8] := RG_OVP_TRIM(4b)
	// Apply to RG_OVP_TRIM[3:0]
	val32 = PMU_DRV_ReadReg32(EFUSE_base + 0x10C);
	// val32 = 0x00000F80;
	if (val32 & 0x00000080) // Bit7: RG_OVP_TRIM_EN, OV Trim Enable Bit
	{
		pmu_calibration_ov_enable = DCL_TRUE;
		pmu_calibration_ov_val = (DCL_UINT8)((val32 & 0x00000F00) >> 8); // Bits [11:8]
	}

	// 3. IBIAS Trim
	// Read (EFUSE_BASE + 0x100)[2] := RG_IBIAS_TRIM_EN(1b)
	// Read (EFUSE_BASE + 0x100)[6:3] := RG_IBIAS_TRIM(4b)
	// Apply to RG_IBIAS_TRIM[3:0]
	val32 = PMU_DRV_ReadReg32(EFUSE_base + 0x10C);
	if (val32 & 0x00000004) // Bit2: RG_IBIAS_TRIM_EN, IBIAS Trim Enable Bit
	{
		pmu_calibration_ibias_val = (DCL_UINT16)((val32 & 0x00000078) >> 3); // Bits [6:3]
		PMU_DRV_SetData16((TEST_CON0 + RG_IBIAS_TRIM_OFFSET), RG_IBIAS_TRIM_MASK, (pmu_calibration_ibias_val << RG_IBIAS_TRIM_SHIFT));
	}

	#if 0
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
/* under construction !*/
	#endif
	
	bmt_trimming_data.CV_Trim_Enable = pmu_calibration_cv_enable;
	bmt_trimming_data.OV_Trim_Enable = pmu_calibration_ov_enable;
	bmt_trimming_data.CV_Trim_Data = pmu_calibration_cv_val;
	bmt_trimming_data.OV_Trim_Data = pmu_calibration_ov_val;

	DclBMT_Control(bmt_handle, BMT_CMD_SET_CHR_EFUSE_TRIMMING_DATA, (DCL_CTRL_DATA_T *)&bmt_trimming_data);
	DclBMT_Close(bmt_handle);

	/*
	const PMU_VOLTAGE_ENUM voltage_calibration_idx[]=
	{
    	PMU_VOLT_03_300000_V,
    	PMU_VOLT_03_000000_V,
    	PMU_VOLT_02_900000_V,
    	PMU_VOLT_02_800000_V,
    	PMU_VOLT_02_500000_V,
    	PMU_VOLT_01_800000_V,
    	PMU_VOLT_01_600000_V,
    	PMU_VOLT_01_500000_V,
    	PMU_VOLT_01_300000_V,
		PMU_VOLT_01_200000_V
	};
	ALDO	VRF		Default ON	2.8 ok
	ALDO	VA		Default ON	2.8 ok
	ALDO	VTCXO	Default ON	2.8 ok
	ALDO	VCAMA	Default OFF	1.5/1.8/2.5/2.8 ok
	ALDO	VBT		Default OFF	2.8 ok
	DLDO	VIO28	Default ON	2.8 ok
	DLDO	VSIM1	Default OFF	1.8/3.0 ok
	DLDO	VSIM2	Default OFF	1.3/1.5/1.8/2.5/2.8/3.0/3.3 ok
	DLDO	VUSB	Default ON	3.3 ok
	DLDO	VIO18	Default ON	1.8 ok
	DLDO	VCORE	Default ON	0.85~1.35
	DLDO	VCAMD	Default OFF	1.3/1.5/1.8/2.5/2.8/3.0/3.3 ok
	DLDO	VIBR	Default OFF	1.3/1.5/1.8/2.5/2.8/3.0/3.3 ok
	DLDO	VMC		Default OFF	1.6/1.8/2.8/3.0 ok
	DLDO	VSF		Default ON	1.8/3.3 ok
	RTCLDO	VRTC	Default ON	2.8 ok
	*/
	// Only trimmed default on LDOs
	pmu6261_ldo_cal(VRF, PMU_VOLT_02_800000_V);
	pmu6261_ldo_cal(VA, PMU_VOLT_02_800000_V);
//	pmu6261_ldo_cal(VCAMA, PMU_VOLT_01_500000_V); // Test Only
//	pmu6261_ldo_cal(VCAMD, PMU_VOLT_02_500000_V); // Test Only
	pmu6261_ldo_cal(VIO28, PMU_VOLT_02_800000_V);
	pmu6261_ldo_cal(VUSB, PMU_VOLT_03_300000_V);
//	pmu6261_ldo_cal(VSIM1, PMU_VOLT_03_000000_V); // Test Only
//	pmu6261_ldo_cal(VSIM2, PMU_VOLT_03_000000_V); // Test Only
	pmu6261_ldo_cal(VRTC, PMU_VOLT_02_800000_V);
//	pmu6261_ldo_cal(VIBR, PMU_VOLT_01_300000_V); // Test Only
	pmu6261_ldo_cal(VMC, PMU_VOLT_03_300000_V);
	pmu6261_ldo_cal(VSF, PMU_VOLT_01_860000_V);
	pmu6261_ldo_cal(VIO18, PMU_VOLT_01_800000_V);
	
}
#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma arm section code
#pragma pop
#endif

#endif // End of #if !defined(__UBL__) && !defined(__FUE__)
extern void pmu6261_customization_init(void);
#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma push
#pragma arm section code="DYNAMIC_COMP_MAUIINIT_SECTION"
#endif 

void initLdoBuckMapping(void)
{
	DCL_UINT32 i, j, size = pmu_ldo_bb_size;

	for (i = 0;i < PMU_LDO_BUCK_MAX;i++)
	{
		for (j = 0;j < size;j++)
		{
			if (pmu_ldo_bb_profile[j].modidx == i)
			{
				pmuModtoIdx[i] = j;
			}
		}
	}
}

#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma arm section code
#pragma pop
#endif
extern void dcl_pmu6261_internal_init(void);
extern void pmu_drv_tool_customization_init(void);
extern kal_bool IsInWithOutBatteryMode(void);

#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma push
#pragma arm section code="DYNAMIC_COMP_MAUIINIT_SECTION"
#endif 
void dcl_pmu6261_init(void)
{
	pmu_control_handler = dcl_pmu6261_control_handler;
	pmu_parameter_size = GETARRNUM(pmu_parameter_table);

	pmu_ldo_bb_size = GETARRNUM(pmu_ldo_bb_profile);
	initLdoBuckMapping();
	pmu_flags_table_check();



#if !defined(__UBL__) && !defined(__FUE__)
	pmu6261_efuse_calibration();
#endif // End of #if !defined(__UBL__) && !defined(__FUE__)

#ifdef __BACKUP_DOWNLOAD_RESTORE_WITHOUT_BATTERY__
#if !defined(__UBL__) && !defined(__FUE__)
	if(INT_GetSysStaByCmd(CHK_USB_META_WO_BAT, NULL) == KAL_FALSE)
#else
	if(IsInWithOutBatteryMode() == KAL_FALSE)
#endif
#endif // End of #ifdef __BACKUP_DOWNLOAD_RESTORE_WITHOUT_BATTERY__
    {
		dcl_pmu6261_internal_init();
	}

	//enable 26M for ISINK and VBOOST
	//0xA0730010[4] = 1
	PMU_DRV_SetBits16(0xA0730010,0x0010);

#if 0
/* under construction !*/
/* under construction !*/
#endif

	pmu6261_customization_init();


#if !defined(__UBL__) && !defined(__FUE__)
	pmu_drv_tool_customization_init();
#endif // End of #if !defined(__UBL__)
}

#if defined(__MTK_TARGET__) && defined(__DCM_WITH_COMPRESSION_MAUI_INIT__)
#pragma arm section code
#pragma pop
#endif

//static pmic_adpt_bl_mode_enum bl_mode;
/*
void pmu6261_bl_init(void)
{
    bl_support_level = BL_ISINK_LEVEL;
    bl_use_pwm = DCL_TRUE;
}
*/

/*
void pmu6261_bl_enable(DCL_BOOL enable)
{
	DCL_UINT32 i;
    PMU_CTRL_ISINK_SET_STEP_DOUBLE IsinkSetStepDouble;
    PMU_CTRL_ISINK_STEP_ENUM isink_step;
    DCL_UINT16 val;
    DCL_HANDLE handle;
    
	handle = DclPMU_Open(DCL_PMU, FLAGS_NONE);

    for (i = 0;i < GETARRNUM(pmu_isink_profile); i++)
    {
		if (pmu6261_cust_isink_en[i])
		{
			// set isink double bit
            if (pmu_cust_isink_step[i] > ISINK_STEP_24_MA)
            {
            	IsinkSetStepDouble.isink = (PMU_ISINK_LIST_ENUM)i;
            	IsinkSetStepDouble.enable = DCL_TRUE;;
		        dcl_pmu6261_control_handler(handle, ISINK_SET_STEP_DOUBLE, (DCL_CTRL_DATA_T *)&IsinkSetStepDouble);
            }
	
			// set isink step
		    if (pmu_cust_isink_step[i] > ISINK_STEP_24_MA)
		    {
				isink_step = (PMU_CTRL_ISINK_STEP_ENUM)(pmu_cust_isink_step[i] >> 1);
		    }
			else
			{
				isink_step = pmu_cust_isink_step[i];
			}
			val=PMU_Parameter_to_Value(ENC(ISINK_SET_STEP, ALLMOD), isink_step);

			if (val!=PARAMETER_UNKNOWN)
				pmu_set_isink((PMU_ISINK_LIST_ENUM)i, ISINK_STEP, val);

			// set isink enable		
			pmu_set_isink((PMU_ISINK_LIST_ENUM)i,ISINK_EN,(DCL_UINT32)enable);
		}
	}

    DclPMU_Close(handle);
}
*/

static PMU_CTRL_SPK_MODE_ENUM spk_mode;
void pmu6261_spk_init(PMU_CTRL_SPK_MODE_ENUM mode)
{
    /*
	spk_mode = mode;

	switch (spk_mode)
	{
		case SPK_CLASS_D_MODE:
			// Class-D
			//pmu_set_spk(SPK_CCODE, 0);
			pmu_set_spk(SPKMODE, SPK_CLASS_D_MODE);
		break;
		case SPK_CLASS_AB_MODE:
			// Class-AB
		    //pmu_set_spk(SPKMODE, SPK_CLASS_AB_MODE);
			//pmu_set_spk(SPK_OC_EN, DCL_FALSE);
        	pmu_set_spk(SPKAB_OBIAS, 0);
		break;
		default:
		break;
	}
	*/
}

void pmu6261_spk_enable(DCL_BOOL enable)
{
	pmu_set_spk(RG_SPK_EN, (DCL_UINT32)enable);

	if (enable == DCL_FALSE)
	{
		// pmu_set_spk(SPK_PG_SLEW_I, 0);
	}

	switch (spk_mode)
	{
		case SPK_CLASS_D_MODE:
			// Class-D
			// pmu_set_spk(SPK_OC_EN, (DCL_UINT32)enable);
		break;
		case SPK_CLASS_AB_MODE:
			// Class-AB
			pmu_set_spk(RG_SPK_OC_EN, (DCL_UINT32)enable);
		break;
	}
}


#endif //#if (defined(PMU_6261_REG_API))
