0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/TomasMartin/TP2/TP2.sim/sim_1/synth/timing/xsim/Top_tb_time_synth.v,1635453501,verilog,,C:/Users/TomasMartin/TP2/TP2.srcs/sources_1/new/UART.v,,ALU;FIFO;Interfaz;RAM32M_HD13;RAM32M_HD14;RAM32M_HD15;RAM32M_UNIQ_BASE_;Top;glbl,,,,,,,,
C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/Top_tb.v,1635447471,verilog,,,,Top_tb,,,,,,,,
C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/UART_tb.v,1635447589,verilog,,,,UART_tb,,,,,,,,
C:/Users/TomasMartin/TP2/TP2.srcs/sources_1/new/UART.v,1635378616,verilog,,C:/Users/TomasMartin/TP2/TP2.srcs/sim_1/new/Top_tb.v,,UART,,,,,,,,
