// Seed: 3948750862
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3[(  1 'b0 ) : 1];
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  output wire id_14;
  output supply1 id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  module_0 modCall_1 (
      id_6,
      id_11
  );
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_17;
  assign id_13 = -1;
  wire id_18;
  wire id_19;
  wire id_20;
  ;
endmodule
