

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_9_1'
================================================================
* Date:           Fri Apr  4 16:22:28 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fir
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.406 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.105 us|  0.105 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1  |       19|       19|         2|          1|          1|    19|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       23|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       36|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       13|       59|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln9_fu_72_p2   |         +|   0|  0|  12|           5|           2|
    |icmp_ln9_fu_66_p2  |      icmp|   0|  0|   9|           5|           1|
    |ap_enable_pp0      |       xor|   0|  0|   2|           1|           2|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  23|          11|           5|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_28                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   12|         24|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_99               |  5|   0|    5|          0|
    |i_fu_28                  |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 13|   0|   13|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_9_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_9_1|  return value|
|delay_lane_address0  |  out|    5|   ap_memory|                   delay_lane|         array|
|delay_lane_ce0       |  out|    1|   ap_memory|                   delay_lane|         array|
|delay_lane_we0       |  out|    1|   ap_memory|                   delay_lane|         array|
|delay_lane_d0        |  out|   32|   ap_memory|                   delay_lane|         array|
|delay_lane_address1  |  out|    5|   ap_memory|                   delay_lane|         array|
|delay_lane_ce1       |  out|    1|   ap_memory|                   delay_lane|         array|
|delay_lane_q1        |   in|   32|   ap_memory|                   delay_lane|         array|
+---------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.40>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 19, i5 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.63ns)   --->   "%icmp_ln9 = icmp_eq  i5 %i_1, i5 0" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 10 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc.split, void %for.end.exitStub" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 12 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.70ns)   --->   "%add_ln9 = add i5 %i_1, i5 31" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 13 'add' 'add_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %add_ln9" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:10]   --->   Operation 14 'zext' 'zext_ln10' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%delay_lane_addr = getelementptr i32 %delay_lane, i64 0, i64 %zext_ln10" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:10]   --->   Operation 15 'getelementptr' 'delay_lane_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.69ns)   --->   "%delay_lane_load = load i5 %delay_lane_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:10]   --->   Operation 16 'load' 'delay_lane_load' <Predicate = (!icmp_ln9)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln9 = store i5 %add_ln9, i5 %i" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 17 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.39>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast1 = zext i5 %i_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 18 'zext' 'i_cast1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 19 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.69ns)   --->   "%delay_lane_load = load i5 %delay_lane_addr" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:10]   --->   Operation 20 'load' 'delay_lane_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%delay_lane_addr_1 = getelementptr i32 %delay_lane, i64 0, i64 %i_cast1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:10]   --->   Operation 21 'getelementptr' 'delay_lane_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.69ns)   --->   "%store_ln10 = store i32 %delay_lane_load, i5 %delay_lane_addr_1" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:10]   --->   Operation 22 'store' 'store_ln10' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 20> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc" [/home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/polybench/fir/fir.c:9]   --->   Operation 23 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ delay_lane]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                 (alloca           ) [ 010]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_1               (load             ) [ 011]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln9          (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
br_ln9            (br               ) [ 000]
add_ln9           (add              ) [ 000]
zext_ln10         (zext             ) [ 000]
delay_lane_addr   (getelementptr    ) [ 011]
store_ln9         (store            ) [ 000]
i_cast1           (zext             ) [ 000]
specloopname_ln9  (specloopname     ) [ 000]
delay_lane_load   (load             ) [ 000]
delay_lane_addr_1 (getelementptr    ) [ 000]
store_ln10        (store            ) [ 000]
br_ln9            (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="delay_lane">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay_lane"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1004" name="i_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="1" slack="0"/>
<pin id="30" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="delay_lane_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="5" slack="0"/>
<pin id="36" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_lane_addr/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="grp_access_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="5" slack="0"/>
<pin id="41" dir="0" index="1" bw="32" slack="0"/>
<pin id="42" dir="0" index="2" bw="0" slack="0"/>
<pin id="44" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="45" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="46" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="43" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="47" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="delay_lane_load/1 store_ln10/2 "/>
</bind>
</comp>

<comp id="49" class="1004" name="delay_lane_addr_1_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="5" slack="0"/>
<pin id="53" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="delay_lane_addr_1/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="store_ln0_store_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="5" slack="0"/>
<pin id="60" dir="0" index="1" bw="5" slack="0"/>
<pin id="61" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="i_1_load_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="5" slack="0"/>
<pin id="65" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="icmp_ln9_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="5" slack="0"/>
<pin id="68" dir="0" index="1" bw="5" slack="0"/>
<pin id="69" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="add_ln9_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="5" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="zext_ln10_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="5" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln9_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="5" slack="0"/>
<pin id="85" dir="0" index="1" bw="5" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln9/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_cast1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="1"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_1_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="5" slack="1"/>
<pin id="101" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="107" class="1005" name="delay_lane_addr_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="5" slack="1"/>
<pin id="109" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="delay_lane_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="31"><net_src comp="2" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="22" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="48"><net_src comp="32" pin="3"/><net_sink comp="39" pin=2"/></net>

<net id="54"><net_src comp="0" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="22" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="56"><net_src comp="39" pin="7"/><net_sink comp="39" pin=1"/></net>

<net id="57"><net_src comp="49" pin="3"/><net_sink comp="39" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="70"><net_src comp="63" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="63" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="81"><net_src comp="72" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="32" pin=2"/></net>

<net id="87"><net_src comp="72" pin="2"/><net_sink comp="83" pin=0"/></net>

<net id="91"><net_src comp="88" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="95"><net_src comp="28" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="58" pin=1"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="98"><net_src comp="92" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="102"><net_src comp="63" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="110"><net_src comp="32" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="39" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: delay_lane | {2 }
 - Input state : 
	Port: fir_Pipeline_VITIS_LOOP_9_1 : delay_lane | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln9 : 2
		br_ln9 : 3
		add_ln9 : 2
		zext_ln10 : 3
		delay_lane_addr : 4
		delay_lane_load : 5
		store_ln9 : 3
	State 2
		delay_lane_addr_1 : 1
		store_ln10 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |  add_ln9_fu_72  |    0    |    12   |
|----------|-----------------|---------|---------|
|   icmp   |  icmp_ln9_fu_66 |    0    |    9    |
|----------|-----------------|---------|---------|
|   zext   | zext_ln10_fu_78 |    0    |    0    |
|          |  i_cast1_fu_88  |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    21   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|delay_lane_addr_reg_107|    5   |
|       i_1_reg_99      |    5   |
|        i_reg_92       |    5   |
+-----------------------+--------+
|         Total         |   15   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_39 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    0   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   15   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   15   |   30   |
+-----------+--------+--------+--------+
