$date
	Wed Jan 19 21:45:47 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DFFTEST $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
1"
0!
$end
#5
0"
#10
1!
1"
1#
#15
0"
#20
1"
#25
0"
#30
0!
1"
1$
#35
0"
#40
1!
1"
0$
#45
0"
#50
0!
1"
0#
#55
0"
#60
1!
1"
1#
#65
0"
#70
1"
