@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_1 (in view: work.top(verilog)) on net led[15] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_2 (in view: work.top(verilog)) on net led[14] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_3 (in view: work.top(verilog)) on net led[13] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_4 (in view: work.top(verilog)) on net led[12] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_5 (in view: work.top(verilog)) on net led[11] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_6 (in view: work.top(verilog)) on net led[10] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_7 (in view: work.top(verilog)) on net led[9] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/new/top.v":25:27:25:29|Tristate driver led_8 (in view: work.top(verilog)) on net led[8] (in view: work.top(verilog)) has its enable tied to GND.
@N: MT206 |Auto Constrain mode is enabled
@N: MO106 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_functions.vh":94:0:94:3|Found ROM .delname. (in view: work.a25_decode(verilog)) with 16 words by 15 bits.
@N: MO106 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_functions.vh":94:0:94:3|Found ROM .delname. (in view: work.a25_decode(verilog)) with 16 words by 15 bits.
@N: MO106 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_functions.vh":94:0:94:3|Found ROM .delname. (in view: work.a25_decode(verilog)) with 16 words by 15 bits.
@N: MO106 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_functions.vh":94:0:94:3|Found ROM .delname. (in view: work.a25_register_bank(verilog)) with 16 words by 15 bits.
@N: BN362 :|Removing sequential instance mem_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_21_TFFF_block_ram_ns_sbt(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_21_TFFF_block_ram_ns_sbt_0(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_21_TFFF_block_ram_ns_sbt_1(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_21_TFFF_block_ram_ns_sbt_2(netlist)) because it does not drive other instances.
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":309:22:309:44|Found 32 by 32 bit equality operator ('==') un1_invalid_read (in view: work.a25_icache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":319:26:319:50|Found 32 by 32 bit equality operator ('==') un1_wb_hit (in view: work.a25_icache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":217:46:217:86|Found 28 by 28 bit equality operator ('==') un3_read_buf_hit (in view: work.a25_icache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":424:37:424:106|Found 20 by 20 bit equality operator ('==') rams\[0\]\.un4_data_hit_way (in view: work.a25_icache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":424:37:424:106|Found 20 by 20 bit equality operator ('==') rams\[1\]\.un13_data_hit_way (in view: work.a25_icache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":424:37:424:106|Found 20 by 20 bit equality operator ('==') rams\[2\]\.un23_data_hit_way (in view: work.a25_icache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":424:37:424:106|Found 20 by 20 bit equality operator ('==') rams\[3\]\.un33_data_hit_way (in view: work.a25_icache(verilog))
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":312:0:312:5|Removing sequential instance wb_address[0] (in view: work.a25_icache(verilog)) because it does not drive other instances.
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_icache.v":312:0:312:5|Removing sequential instance wb_address[1] (in view: work.a25_icache(verilog)) because it does not drive other instances.
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_byte_en.v":61:0:61:5|Removing sequential instance rams\[3\]\.u_data.o_read_data[100] (in view: work.a25_icache(verilog)) because it does not drive other instances.
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_byte_en.v":61:0:61:5|Removing sequential instance rams\[2\]\.u_data.o_read_data[100] (in view: work.a25_icache(verilog)) because it does not drive other instances.
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_byte_en.v":61:0:61:5|Removing sequential instance rams\[1\]\.u_data.o_read_data[100] (in view: work.a25_icache(verilog)) because it does not drive other instances.
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_byte_en.v":61:0:61:5|Removing sequential instance rams\[0\]\.u_data.o_read_data[100] (in view: work.a25_icache(verilog)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem\[0\]_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_56_TFFF_block_ram_ns_sbt(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem\[0\]_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_72_TFFF_block_ram_ns_sbt(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem\[0\]_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_56_TFFF_block_ram_ns_sbt_0(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem\[0\]_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_72_TFFF_block_ram_ns_sbt_0(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem\[0\]_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_56_TFFF_block_ram_ns_sbt_1(netlist)) because it does not drive other instances.
@N: BN362 :|Removing sequential instance mem_0_0_sr_rst_0 (in view: VhdlGenLib.top_RAMN_R_W_256_21_TFFF_block_ram_ns_sbt_3(netlist)) because it does not drive other instances.
@N: MF135 :|RAM rams\[2\]\.u_data.mem\[0\][71:0] (in view: work.a25_dcache(verilog)) is 256 words by 72 bits.
@N: MF135 :|RAM rams\[3\]\.u_data.mem\[0\][55:0] (in view: work.a25_dcache(verilog)) is 256 words by 56 bits.
@N: MF135 :|RAM rams\[3\]\.u_data.mem\[0\][71:0] (in view: work.a25_dcache(verilog)) is 256 words by 72 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v":71:0:71:5|RAM rams\[2\]\.u_tag.mem[20:0] (in view: work.a25_dcache(verilog)) is 256 words by 21 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v":71:0:71:5|RAM rams\[1\]\.u_tag.mem[20:0] (in view: work.a25_dcache(verilog)) is 256 words by 21 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/generic_sram_line_en.v":71:0:71:5|RAM rams\[0\]\.u_tag.mem[20:0] (in view: work.a25_dcache(verilog)) is 256 words by 21 bits.
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":612:37:612:106|Found 20 by 20 bit equality operator ('==') rams\[0\]\.un4_data_hit_way (in view: work.a25_dcache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":612:37:612:106|Found 20 by 20 bit equality operator ('==') rams\[1\]\.un13_data_hit_way (in view: work.a25_dcache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":612:37:612:106|Found 20 by 20 bit equality operator ('==') rams\[2\]\.un23_data_hit_way (in view: work.a25_dcache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":612:37:612:106|Found 20 by 20 bit equality operator ('==') rams\[3\]\.un33_data_hit_way (in view: work.a25_dcache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":389:26:389:50|Found 32 by 32 bit equality operator ('==') un1_wb_hit (in view: work.a25_dcache(verilog))
@N: MF179 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_dcache.v":376:27:376:65|Found 28 by 28 bit equality operator ('==') un3_consecutive_write (in view: work.a25_dcache(verilog))
@N: MF135 :|RAM u_a25_wishbone_buf_p0.wbuf_be_r[45:0] (in view: work.a25_wishbone(verilog)) is 2 words by 46 bits.
@N: MF135 :|RAM u_a25_wishbone_buf_p1.wbuf_be_r[45:0] (in view: work.a25_wishbone(verilog)) is 2 words by 46 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone_buf.v":112:0:112:5|RAM u_a25_wishbone_buf_p2.wbuf_addr_r[29:0] (in view: work.a25_wishbone(verilog)) is 2 words by 30 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone_buf.v":112:0:112:5|RAM u_a25_wishbone_buf_p1.wbuf_wdata_r[127:0] (in view: work.a25_wishbone(verilog)) is 2 words by 128 bits.
@N: MF135 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone_buf.v":112:0:112:5|RAM u_a25_wishbone_buf_p0.wbuf_wdata_r[127:0] (in view: work.a25_wishbone(verilog)) is 2 words by 128 bits.
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone.v":201:0:201:5|Removing sequential instance o_wb_adr[0] (in view: work.a25_wishbone(verilog)) because it does not drive other instances.
@N: BN362 :"/home/elicahill/icemachine/examples/ipassurance_designs/basicrsa_base.srcs/sources_1/imports/vivado_workspace/ooc_amber/Sources/hdl/a25_wishbone_buf.v":106:0:106:5|Removing sequential instance u_a25_wishbone_buf_p2.ack_owed_r (in view: work.a25_wishbone(verilog)) because it does not drive other instances.
@N: MF794 |RAM rams\[3\]\.u_tag.mem[20:0] required 67328 registers during mapping 
@N: MF794 |RAM u_a25_wishbone_buf_p1.wbuf_wdata_r[127:0] required 756 registers during mapping 
