Release 10.1.03 Map K.39 (nt)
Xilinx Mapping Report File for Design 'clkgen'

Design Information
------------------
Command Line   : map -ise
M:/MASTER/COMPET/Trigger/HW/EDK/fxt_evaluation_git_linux_edk10_1_3/v5fx30t_linux
_platform/pcores/clock_ise/clkgen_ip/clkgen_ip.ise -intstyle ise -p
xc5vfx30t-ff665-1 -w -logic_opt off -ol high -t 1 -cm area -pr off -k 6 -lc off
-power off -o clkgen_map.ncd clkgen.ngd clkgen.pcf 
Target Device  : xc5vfx30t
Target Package : ff665
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.46.12.2 $
Mapped Date    : Fri Apr 08 13:34:15 2011

Design Summary
--------------
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         9 out of     360    2%

Specific Feature Utilization:
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        6
  Number of PLL_ADVs:                            1 out of       2   50%

Peak Memory Usage:  302 MB
Total REAL time to MAP completion:  34 secs 
Total CPU time to MAP completion:   14 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Modular Design Summary
Section 11 - Timing Report
Section 12 - Configuration String Information
Section 13 - Control Set Information
Section 14 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:LIT:243 - Logical network CLKFBIN has no load.

Section 3 - Informational
-------------------------
INFO:MapLib:562 - No environment variables are currently set.
INFO:MapLib:856 - PLL_ADV Inst_pll/PLL_ADV_INST CLKIN2 pin was disconnected
   because a constant 1 is driving the CLKINSEL pin.
INFO:MapLib:841 - Changing COMPENSATION attribute from SYSTEM_SYNCHRONOUS to
   INTERNAL for PLL_ADV Inst_pll/PLL_ADV_INST.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 0.950 Volts. (default - Range: 0.950 to
   1.050 Volts)
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

Section 6 - IOB Properties
--------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Strength | Rate |              |          | Delay    |
+-------------------------------------------------------------------------------------------------------------------------------------------------+
| CLKIN                              | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
| CLKOUT0                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| CLKOUT1                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| CLKOUT2                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| CLKOUT3                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| CLKOUT4                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| CLKOUT5                            | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| LOCKED                             | IOB              | OUTPUT    | LVCMOS25             | 12       | SLOW |              |          |          |
| RST                                | IOB              | INPUT     | LVCMOS25             |          |      |              |          |          |
+-------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Modular Design Summary
-----------------------------------
Modular Design not used for this design.

Section 11 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Development System Reference Guide "TRACE" chapter.

Section 12 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 13 - Control Set Information
------------------------------------
Use the "-detail" map option to print out Control Set Information.

Section 14 - Utilization by Hierarchy
-------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module             | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48E  | BUFG  | BUFIO | BUFR  | DCM   | PLL   | Full Hierarchical  |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkgen/            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/6   | 0/0   | 0/0   | 0/0   | 0/1   | clkgen             |
| +Inst_pll          |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 6/6   | 0/0   | 0/0   | 0/0   | 1/1   | clkgen/Inst_pll    |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
