# do {do/run.do}
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.7 Lib Mapping Utility 2017.12 Dec  7 2017
# vmap work work 
# Modifying D:\Codes\Xilinx\APP\VivadoCompiledLib\modelsim.ini
# Model Technology ModelSim SE-64 vlog 10.7 Compiler 2017.12 Dec  7 2017
# Start time: 00:04:34 on Aug 06,2024
# vlog -f filelist/vlog.f 
# -- Skipping module mig_7series_v4_2_axi_ctrl_addr_decode
# -- Skipping module mig_7series_v4_2_axi_ctrl_read
# -- Skipping module mig_7series_v4_2_axi_ctrl_reg
# -- Skipping module mig_7series_v4_2_axi_ctrl_reg_bank
# -- Skipping module mig_7series_v4_2_axi_ctrl_top
# -- Skipping module mig_7series_v4_2_axi_ctrl_write
# -- Skipping module mig_7series_v4_2_axi_mc
# -- Skipping module mig_7series_v4_2_axi_mc_ar_channel
# -- Skipping module mig_7series_v4_2_axi_mc_aw_channel
# -- Skipping module mig_7series_v4_2_axi_mc_b_channel
# -- Skipping module mig_7series_v4_2_axi_mc_cmd_arbiter
# -- Skipping module mig_7series_v4_2_axi_mc_cmd_fsm
# -- Skipping module mig_7series_v4_2_axi_mc_cmd_translator
# -- Skipping module mig_7series_v4_2_axi_mc_fifo
# -- Skipping module mig_7series_v4_2_axi_mc_incr_cmd
# -- Skipping module mig_7series_v4_2_axi_mc_r_channel
# -- Skipping module mig_7series_v4_2_axi_mc_simple_fifo
# -- Skipping module mig_7series_v4_2_axi_mc_wrap_cmd
# -- Skipping module mig_7series_v4_2_axi_mc_wr_cmd_fsm
# -- Skipping module mig_7series_v4_2_axi_mc_w_channel
# -- Skipping module mig_7series_v4_2_ddr_axic_register_slice
# -- Skipping module mig_7series_v4_2_ddr_axi_register_slice
# -- Skipping module mig_7series_v4_2_ddr_axi_upsizer
# -- Skipping module mig_7series_v4_2_ddr_a_upsizer
# -- Skipping module mig_7series_v4_2_ddr_carry_and
# -- Skipping module mig_7series_v4_2_ddr_carry_latch_and
# -- Skipping module mig_7series_v4_2_ddr_carry_latch_or
# -- Skipping module mig_7series_v4_2_ddr_carry_or
# -- Skipping module mig_7series_v4_2_ddr_command_fifo
# -- Skipping module mig_7series_v4_2_ddr_comparator
# -- Skipping module mig_7series_v4_2_ddr_comparator_sel
# -- Skipping module mig_7series_v4_2_ddr_comparator_sel_static
# -- Skipping module mig_7series_v4_2_ddr_r_upsizer
# -- Skipping module mig_7series_v4_2_ddr_w_upsizer
# -- Skipping module mig_7series_v4_2_clk_ibuf
# -- Skipping module mig_7series_v4_2_infrastructure
# -- Skipping module mig_7series_v4_2_iodelay_ctrl
# -- Skipping module mig_7series_v4_2_tempmon
# -- Skipping module mig_7series_v4_2_arb_mux
# -- Skipping module mig_7series_v4_2_arb_row_col
# -- Skipping module mig_7series_v4_2_arb_select
# -- Skipping module mig_7series_v4_2_bank_cntrl
# -- Skipping module mig_7series_v4_2_bank_common
# -- Skipping module mig_7series_v4_2_bank_compare
# -- Skipping module mig_7series_v4_2_bank_mach
# -- Skipping module mig_7series_v4_2_bank_queue
# -- Skipping module mig_7series_v4_2_bank_state
# -- Skipping module mig_7series_v4_2_col_mach
# -- Skipping module mig_7series_v4_2_mc
# -- Skipping module mig_7series_v4_2_rank_cntrl
# -- Skipping module mig_7series_v4_2_rank_common
# -- Skipping module mig_7series_v4_2_rank_mach
# -- Skipping module mig_7series_v4_2_round_robin_arb
# -- Skipping module mig_7series_v4_2_ecc_buf
# -- Skipping module mig_7series_v4_2_ecc_dec_fix
# -- Skipping module mig_7series_v4_2_ecc_gen
# -- Skipping module mig_7series_v4_2_ecc_merge_enc
# -- Skipping module mig_7series_v4_2_fi_xor
# -- Skipping module mig_7series_v4_2_memc_ui_top_axi
# -- Skipping module mig_7series_v4_2_mem_intfc
# -- Skipping module mig_7series_v4_2_ddr_byte_group_io
# -- Skipping module mig_7series_v4_2_ddr_byte_lane
# -- Skipping module mig_7series_v4_2_ddr_calib_top
# -- Skipping module mig_7series_v4_2_ddr_if_post_fifo
# -- Skipping module mig_7series_v4_2_ddr_mc_phy
# -- Skipping module mig_7series_v4_2_ddr_mc_phy_wrapper
# -- Skipping module mig_7series_v4_2_ddr_of_pre_fifo
# -- Skipping module mig_7series_v4_2_ddr_phy_4lanes
# -- Skipping module mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay
# -- Skipping module mig_7series_v4_2_ddr_phy_dqs_found_cal
# -- Skipping module mig_7series_v4_2_ddr_phy_dqs_found_cal_hr
# -- Skipping module mig_7series_v4_2_ddr_phy_init
# -- Skipping module mig_7series_v4_2_ddr_phy_ocd_cntlr
# -- Skipping module mig_7series_v4_2_ddr_phy_ocd_data
# -- Skipping module mig_7series_v4_2_ddr_phy_ocd_edge
# -- Skipping module mig_7series_v4_2_ddr_phy_ocd_lim
# -- Skipping module mig_7series_v4_2_ddr_phy_ocd_mux
# -- Skipping module mig_7series_v4_2_ddr_phy_ocd_po_cntlr
# -- Skipping module mig_7series_v4_2_ddr_phy_ocd_samp
# -- Skipping module mig_7series_v4_2_ddr_phy_oclkdelay_cal
# -- Skipping module mig_7series_v4_2_ddr_phy_prbs_rdlvl
# -- Skipping module mig_7series_v4_2_ddr_phy_rdlvl
# -- Skipping module mig_7series_v4_2_ddr_phy_tempmon
# -- Skipping module mig_7series_v4_2_ddr_phy_top
# -- Skipping module mig_7series_v4_2_ddr_phy_wrcal
# -- Skipping module mig_7series_v4_2_ddr_phy_wrlvl
# -- Skipping module mig_7series_v4_2_ddr_phy_wrlvl_off_delay
# -- Skipping module mig_7series_v4_2_ddr_prbs_gen
# -- Skipping module mig_7series_v4_2_ddr_skip_calib_tap
# -- Skipping module mig_7series_v4_2_poc_cc
# -- Skipping module mig_7series_v4_2_poc_edge_store
# -- Skipping module mig_7series_v4_2_poc_meta
# -- Skipping module mig_7series_v4_2_poc_pd
# -- Skipping module mig_7series_v4_2_poc_tap_base
# -- Skipping module mig_7series_v4_2_poc_top
# -- Skipping module mig_7series_v4_2_ui_cmd
# -- Skipping module mig_7series_v4_2_ui_rd_data
# -- Skipping module mig_7series_v4_2_ui_top
# -- Skipping module mig_7series_v4_2_ui_wr_data
# -- Skipping module mig_mig
# -- Skipping module mig
# -- Skipping module ddr3_model
# -- Skipping module glbl
# -- Skipping module WireDelay
# -- Compiling interface IfMem
# -- Compiling interface IfAxi
# -- Skipping module wrapper_mig
# -- Skipping module wrapper_pcb_dly
# -- Skipping module wrapper_ddr3
# -- Skipping module Top
# 
# Top level modules:
# 	mig_7series_v4_2_axi_mc_simple_fifo
# 	glbl
# 	Top
# End time: 00:04:34 on Aug 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -f filelist/vsim.f 
# Start time: 00:04:34 on Aug 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1579): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_mc_phy'.  Expected 89, found 88.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1579): (vopt-2718) [TFMPC] - Missing connection for port 'of_data_a_full'.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2685) [TFMPC] - Too few port connections for 'u_iobuf_dqs'.  Expected 9, found 8.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1261): (vopt-2718) [TFMPC] - Missing connection for port 'IBUFDISABLE'.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1428): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_0'.  Expected 8, found 7.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1428): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1445): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_1'.  Expected 8, found 7.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1445): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1462): (vopt-2685) [TFMPC] - Too few port connections for 'phy_ctl_pre_fifo_2'.  Expected 8, found 7.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1462): (vopt-2718) [TFMPC] - Missing connection for port 'afull'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_phy_rdlvl(fast)".
# ** Warning: ../../memory/ddr3_model.sv(1051): (vopt-2576) [BSOB] - Bit-select into 'addr' is out of bounds.
# ** Warning: ../../memory/ddr3_model.sv(1140): (vopt-2576) [BSOB] - Bit-select into 'addr' is out of bounds.
# ** Warning: ../../memory/ddr3_model.sv(1211): (vopt-2697) MSB of part-select into 'addr' is out of bounds.
# ** Warning: ../../memory/ddr3_model.sv(1239): (vopt-2697) MSB of part-select into 'addr' is out of bounds.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_phy_tempmon(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_axic_register_slice(fast__9)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_axi_mc_r_channel(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_phy_prbs_rdlvl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_phy_init(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_phy_wrcal(fast)".
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_calib_top.v(1367): (vopt-2685) [TFMPC] - Too few port connections for 'u_ddr_phy_init'.  Expected 131, found 130.
# ** Warning: ../../dut/phy/mig_7series_v4_2_ddr_calib_top.v(1367): (vopt-2718) [TFMPC] - Missing connection for port 'complex_oclk_prech_req'.
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_phy_wrlvl(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "mig_7series_v4_2_ddr_phy_dqs_found_cal(fast)".
# ** Warning: ../../dut/controller/mig_7series_v4_2_mc.v(670): (vopt-2685) [TFMPC] - Too few port connections for 'bank_mach0'.  Expected 74, found 73.
# ** Warning: ../../dut/controller/mig_7series_v4_2_mc.v(670): (vopt-2718) [TFMPC] - Missing connection for port 'idle'.
# //  ModelSim SE-64 10.7 Dec  7 2017
# //
# //  Copyright 1991-2017 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.Top(fast)
# Loading work.IfMem(fast)
# Loading work.IfAxi(fast)
# Loading work.wrapper_mig(fast)
# Loading work.mig(fast)
# Loading work.mig_mig(fast)
# Loading work.mig_7series_v4_2_iodelay_ctrl(fast)
# Loading unisims_ver.MMCME2_ADV(fast)
# Loading unisims_ver.BUFG(fast)
# Loading unisims_ver.IDELAYCTRL(fast)
# Loading work.mig_7series_v4_2_clk_ibuf(fast)
# Loading work.mig_7series_v4_2_tempmon(fast)
# Loading unisims_ver.XADC(fast)
# Loading work.mig_7series_v4_2_infrastructure(fast)
# Loading unisims_ver.PLLE2_ADV(fast)
# Loading unisims_ver.BUFH(fast)
# Loading unisims_ver.MMCME2_ADV(fast__1)
# Loading work.mig_7series_v4_2_memc_ui_top_axi(fast)
# Loading work.mig_7series_v4_2_mem_intfc(fast)
# Loading work.mig_7series_v4_2_mc(fast)
# Loading work.mig_7series_v4_2_rank_mach(fast)
# Loading work.mig_7series_v4_2_rank_cntrl(fast)
# Loading unisims_ver.SRLC32E(fast)
# Loading work.mig_7series_v4_2_rank_common(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast__1)
# Loading work.mig_7series_v4_2_bank_mach(fast)
# Loading work.mig_7series_v4_2_bank_cntrl(fast)
# Loading work.mig_7series_v4_2_bank_compare(fast)
# Loading work.mig_7series_v4_2_bank_state(fast)
# Loading work.mig_7series_v4_2_bank_queue(fast)
# Loading work.mig_7series_v4_2_bank_cntrl(fast__1)
# Loading work.mig_7series_v4_2_bank_state(fast__1)
# Loading work.mig_7series_v4_2_bank_queue(fast__1)
# Loading work.mig_7series_v4_2_bank_cntrl(fast__2)
# Loading work.mig_7series_v4_2_bank_state(fast__2)
# Loading work.mig_7series_v4_2_bank_queue(fast__2)
# Loading work.mig_7series_v4_2_bank_cntrl(fast__3)
# Loading work.mig_7series_v4_2_bank_state(fast__3)
# Loading work.mig_7series_v4_2_bank_queue(fast__3)
# Loading work.mig_7series_v4_2_bank_common(fast)
# Loading work.mig_7series_v4_2_arb_mux(fast)
# Loading work.mig_7series_v4_2_arb_row_col(fast)
# Loading work.mig_7series_v4_2_round_robin_arb(fast__2)
# Loading work.mig_7series_v4_2_arb_select(fast)
# Loading work.mig_7series_v4_2_col_mach(fast)
# Loading unisims_ver.RAM32M(fast)
# Loading work.mig_7series_v4_2_ddr_phy_top(fast)
# Loading work.mig_7series_v4_2_ddr_mc_phy_wrapper(fast)
# Loading unisims_ver.OBUF(fast)
# Loading unisims_ver.OBUFT(fast)
# Loading unisims_ver.IOBUF_DCIEN(fast)
# Loading unisims_ver.IOBUFDS_DIFF_OUT_DCIEN(fast)
# Loading work.mig_7series_v4_2_poc_pd(fast)
# Loading unisims_ver.IDDR(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast__1)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast__2)
# Loading work.mig_7series_v4_2_ddr_mc_phy(fast)
# Loading work.mig_7series_v4_2_ddr_phy_4lanes(fast)
# Loading unisims_ver.BUFIO(fast)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast)
# Loading work.mig_7series_v4_2_ddr_if_post_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_of_pre_fifo(fast)
# Loading unisims_ver.PHASER_IN_PHY(fast)
# Loading secureip.SIP_PHASER_IN(fast)
# Loading unisims_ver.PHASER_OUT_PHY(fast)
# Loading secureip.SIP_PHASER_OUT(fast)
# Loading unisims_ver.IN_FIFO(fast)
# Loading secureip.SIP_IN_FIFO(fast)
# Loading unisims_ver.OUT_FIFO(fast)
# Loading secureip.SIP_OUT_FIFO(fast)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast)
# Loading unisims_ver.ISERDESE2(fast)
# Loading secureip.B_ISERDESE2(fast)
# Loading unisims_ver.IDELAYE2_FINEDELAY(fast)
# Loading unisims_ver.OSERDESE2(fast)
# Loading secureip.B_OSERDESE2(fast)
# Loading unisims_ver.OSERDESE2(fast__1)
# Loading secureip.B_OSERDESE2(fast__1)
# Loading unisims_ver.ODDR(fast)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__2)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__2)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__3)
# Loading unisims_ver.PHY_CONTROL(fast)
# Loading secureip.SIP_PHY_CONTROL(fast)
# Loading unisims_ver.PHASER_REF(fast)
# Loading work.mig_7series_v4_2_ddr_phy_4lanes(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__4)
# Loading unisims_ver.PHASER_OUT_PHY(fast__1)
# Loading unisims_ver.OUT_FIFO(fast__1)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__3)
# Loading unisims_ver.OSERDESE2(fast__2)
# Loading secureip.B_OSERDESE2(fast__2)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__5)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__4)
# Loading work.mig_7series_v4_2_ddr_byte_lane(fast__6)
# Loading work.mig_7series_v4_2_ddr_byte_group_io(fast__5)
# Loading unisims_ver.OBUFDS(fast)
# Loading unisims_ver.PHY_CONTROL(fast__1)
# Loading work.mig_7series_v4_2_ddr_calib_top(fast)
# Loading work.mig_7series_v4_2_ddr_prbs_gen(fast)
# Loading work.mig_7series_v4_2_ddr_phy_init(fast)
# Loading work.mig_7series_v4_2_ddr_phy_wrcal(fast)
# Loading work.mig_7series_v4_2_ddr_phy_wrlvl(fast)
# Loading work.mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay(fast)
# Loading work.mig_7series_v4_2_ddr_phy_dqs_found_cal(fast)
# Loading work.mig_7series_v4_2_ddr_phy_rdlvl(fast)
# Loading work.mig_7series_v4_2_ddr_phy_prbs_rdlvl(fast)
# Loading work.mig_7series_v4_2_ddr_phy_tempmon(fast)
# Loading work.mig_7series_v4_2_ui_top(fast)
# Loading work.mig_7series_v4_2_ui_cmd(fast)
# Loading work.mig_7series_v4_2_ui_wr_data(fast)
# Loading work.mig_7series_v4_2_ui_rd_data(fast)
# Loading work.mig_7series_v4_2_axi_mc(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__1)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__2)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__3)
# Loading work.mig_7series_v4_2_ddr_axi_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__1)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__4)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__5)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__6)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__7)
# Loading work.mig_7series_v4_2_ddr_axi_register_slice(fast__2)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__8)
# Loading work.mig_7series_v4_2_ddr_axic_register_slice(fast__9)
# Loading work.mig_7series_v4_2_ddr_a_upsizer(fast)
# Loading unisims_ver.MUXCY(fast)
# Loading unisims_ver.XORCY(fast)
# Loading work.mig_7series_v4_2_ddr_carry_latch_and(fast)
# Loading unisims_ver.AND2B1L(fast)
# Loading work.mig_7series_v4_2_ddr_carry_and(fast)
# Loading work.mig_7series_v4_2_ddr_command_fifo(fast)
# Loading work.mig_7series_v4_2_ddr_carry_latch_or(fast)
# Loading unisims_ver.OR2L(fast)
# Loading unisims_ver.FDRE(fast)
# Loading work.mig_7series_v4_2_ddr_w_upsizer(fast)
# Loading work.mig_7series_v4_2_ddr_comparator_sel_static(fast)
# Loading work.mig_7series_v4_2_ddr_carry_or(fast)
# Loading unisims_ver.LUT6_2(fast)
# Loading unisims_ver.LUT6_2(fast__1)
# Loading unisims_ver.LUT4(fast)
# Loading unisims_ver.LUT6(fast)
# Loading unisims_ver.FDSE(fast)
# Loading work.mig_7series_v4_2_ddr_comparator_sel_static(fast__1)
# Loading work.mig_7series_v4_2_ddr_comparator_sel(fast)
# Loading unisims_ver.LUT6(fast__1)
# Loading work.mig_7series_v4_2_ddr_a_upsizer(fast__1)
# Loading work.mig_7series_v4_2_ddr_r_upsizer(fast)
# Loading work.mig_7series_v4_2_axi_mc_aw_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_cmd_translator(fast)
# Loading work.mig_7series_v4_2_axi_mc_incr_cmd(fast)
# Loading work.mig_7series_v4_2_axi_mc_wrap_cmd(fast)
# Loading work.mig_7series_v4_2_axi_mc_wr_cmd_fsm(fast)
# Loading work.mig_7series_v4_2_axi_mc_w_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_b_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast)
# Loading work.mig_7series_v4_2_axi_mc_ar_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_cmd_translator(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_incr_cmd(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_wrap_cmd(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_cmd_fsm(fast)
# Loading work.mig_7series_v4_2_axi_mc_r_channel(fast)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast__1)
# Loading work.mig_7series_v4_2_axi_mc_fifo(fast__2)
# Loading work.mig_7series_v4_2_axi_mc_cmd_arbiter(fast)
# Loading work.wrapper_pcb_dly(fast)
# Loading work.WireDelay(fast)
# Loading work.wrapper_ddr3(fast)
# Loading work.ddr3_model(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3015) ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (1) does not match connection size (32) for port 'phyGo'. The port definition is at: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v(350).
#    Time: 0 fs  Iteration: 0  Instance: /Top/u_wrapper_mig/u_mig/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (32) for port 'calib_zero_lanes'. The port definition is at: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v(384).
#    Time: 0 fs  Iteration: 0  Instance: /Top/u_wrapper_mig/u_mig/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_phase_locked_lanes'. The port definition is at: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v(413).
#    Time: 0 fs  Iteration: 0  Instance: /Top/u_wrapper_mig/u_mig/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../dut/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v(1579): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v(414).
#    Time: 0 fs  Iteration: 0  Instance: /Top/u_wrapper_mig/u_mig/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy File: ../../dut/phy/mig_7series_v4_2_ddr_mc_phy.v
# ** Warning: (vsim-3015) ../../dut/phy/mig_7series_v4_2_ddr_phy_top.v(1277): [PCDPC] - Port size (8) does not match connection size (12) for port 'pi_dqs_found_lanes'. The port definition is at: ../../dut/phy/mig_7series_v4_2_ddr_calib_top.v(217).
#    Time: 0 fs  Iteration: 0  Instance: /Top/u_wrapper_mig/u_mig/u_mig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top File: ../../dut/phy/mig_7series_v4_2_ddr_calib_top.v
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "design.txt" for reading.
# No such file or directory. (errno = ENOENT)    : D:/Codes/Xilinx/APP/Vivado/2023.2/data/verilog/src/unisims/XADC.v(696)
#    Time: 0 fs  Iteration: 0  Instance: /Top/u_wrapper_mig/u_mig/u_mig_mig/temp_mon_enabled/u_tempmon/xadc_supplied_temperature/XADC_inst
#  *** Warning: The analog data file design.txt for XADC instance Top.u_wrapper_mig.u_mig.u_mig_mig.temp_mon_enabled.u_tempmon.xadc_supplied_temperature.XADC_inst was not found. Use the SIM_MONITOR_FILE parameter to specify the analog data file name or use the default name: design.txt.
# 
############# Write Clocks PLLE2_ADV Parameters #############
# 
# nCK_PER_CLK      =       4
# CLK_PERIOD       =    5000
# CLKIN1_PERIOD    =   5.000
# DIVCLK_DIVIDE    =       1
# CLKFBOUT_MULT    =       8
# VCO_PERIOD       =   625.0
# CLKOUT0_DIVIDE_F =       2
# CLKOUT1_DIVIDE   =       2
# CLKOUT2_DIVIDE   =      32
# CLKOUT3_DIVIDE   =       8
# CLKOUT0_PERIOD   =    1250
# CLKOUT1_PERIOD   =    1250
# CLKOUT2_PERIOD   =   20000
# CLKOUT3_PERIOD   =    5000
# CLKOUT4_PERIOD   =    2500
############################################################
# 
############# MMCME2_ADV Parameters #############
# 
# MMCM_MULT_F           =           4
# MMCM_VCO_FREQ (MHz)   = 800.000
# MMCM_VCO_PERIOD       = 1250.000
#################################################
# 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : BYTE_LANES_B0 = f BYTE_LANES_B1 = e DATA_CTL_B0 = f DATA_CTL_B1 = 0
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_LANE =           8 HIGHEST_LANE_B0 =           4 HIGHEST_LANE_B1 =           4
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : HIGHEST_BANK =           2
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : FREQ_REF_PERIOD         = 1250.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DDR_TCK                 = 1250 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_S2_TAPS_SIZE         = 9.77 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_EARLY       = 0 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_OFFSET      = 30.25 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_META_ZONE   = 200.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_FINE_INTR_DLY   = 769.25 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_COARSE_INTR_DLY = 511.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_STG2_INTRINSIC_DELAY = 1280.25 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_CIRC_BUF_DELAY       = 60 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_INTRINSIC_DELAY      = 1280.25 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_DELAY                = 1866.19 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PO_OCLK_DELAY           = 15 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : L_PHY_0_PO_FINE_DELAY   = 60 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG1_INTRINSIC_DELAY = 0.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_INTRINSIC_DELAY = 744.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_INTRINSIC_DELAY      = 744.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_MAX_STG2_DELAY       = 615.23 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_OFFSET               = -78.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : a negative PI_OFFSET means that rclk path is longer than oclk path so rclk will be delayed to next oclk edge and the negedge of rclk may be used.
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : PI_STG2_DELAY           = 547.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy :PI_STG2_DELAY_CAND       = 547.00 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : DEFAULT_RCLK_DELAY      = 56 
# Top.u_wrapper_mig.u_mig.u_mig_mig.u_memc_ui_top_axi.mem_intfc0.ddr_phy_top0.u_ddr_mc_phy_wrapper.u_ddr_mc_phy : RCLK_SELECT_EDGE        = 0 
# ** Error (suppressible): (vsim-8630) ../../memory/ddr3_model.sv(495): Infinity results from division operation.
# ** Error (suppressible): (vsim-8630) ../../memory/ddr3_model.sv(495): Infinity results from division operation.
# wave activecursor not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# configure wave not supported in batch mode
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1070189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Select = Pre-defined pattern
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 1720189.0 ps INFO: Load Mode 3 MultiPurpose Register Enable = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Additive Latency = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Qoff = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Additive Latency = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 2370189.0 ps INFO: Load Mode 1 Qoff = Enabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Length =  8
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Order = Sequential
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 CAS Latency =          11
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Write Recovery =          12
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Length =  8
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Burst Order = Sequential
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 CAS Latency =          11
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 DLL Reset = Reset DLL
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Write Recovery =          12
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3020189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 3670189.0 ps INFO: ZQ        long = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 3670189.0 ps INFO: ZQ        long = 1
# PHY_INIT: Memory Initialization completed at 4907600.0 ps
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 4960189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 4960189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5610189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5610189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5610189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5610189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5615189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5615189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5615189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5615189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5623939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5623939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5625189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5625189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5625189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5625189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5626439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5626439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5627689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5627689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5630189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5630189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5630189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5630189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5635189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5635189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5635189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5635189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5640189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5640189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5640189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5640189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5645189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5645189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5645189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5645189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5648939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5648939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5650189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5650189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5650189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5650189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5650189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5650189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5651439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5651439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5652689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5652689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5653314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5653939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5653939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5654564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5655189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5655189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5655189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5655189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5655189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5655189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5655814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5656439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5656439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5657064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5657689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5657689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5658314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5658939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5658939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5659564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5660189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5660189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5660189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5660189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5660189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5660189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5660814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5661439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5661439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5662064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5662689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5662689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5663314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5663939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5663939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5664564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5665189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5665189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5665189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5665189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5665189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5665189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5665814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5666439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5666439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5667064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5667689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5667689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5668314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5668939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5668939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5669564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5670189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5670189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5670189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5670189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5670189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5670189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5670814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5671439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5671439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5672064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5672689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5672689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5673314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5673939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5673939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5674564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5675189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5675189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5675189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5675189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5675189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5675189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5675814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5676439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5676439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5677064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5677689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5677689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5678314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5678939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5678939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5679564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5680189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5680189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5680189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5680189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5680189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5680189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5680814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5681439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5681439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5682064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5682689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5682689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5683314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5683939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5683939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5684564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5685189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5685189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5685189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5685189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5685189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5685814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5686439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5686439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5687064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5687689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5687689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5688314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5688939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5688939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5689564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5690189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5690189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5690189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5690189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5690189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5690189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5690814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5691439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5691439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5692064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5692689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5692689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5693314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5693939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5694564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5695189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5695189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5695189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5695189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5695189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5695814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5696439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5697064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5697689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5698314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5698939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5699564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5700189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5700189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5700189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5700189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5700189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5700814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5701439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5702064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5702689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5703314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5703939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5704564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5705189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5705189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5705189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5705189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5705189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5705814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5706439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5707064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5707689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5708314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5708939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5709564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5710189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5710189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5710189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5710189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5710189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5710814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5711439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5712064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5712689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5713314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5713939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5713939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5714564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5715189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5715189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5715189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5715189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5715189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5715189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5715814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5716439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5716439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5717064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5717689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5717689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5718314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5718939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5718939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5719564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5720189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5720189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5720189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5720189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5720189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5720189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5720814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5721439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5721439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5722064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5722689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5722689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5723314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5723939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5723939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5724564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5725189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5725189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5725189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5725189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5725189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5725189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5725814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5726439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5726439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5727064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5727689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5727689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5728314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5728939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5728939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5729564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5730189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5730189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5730189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5730189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5730189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5730189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5730814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5731439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5731439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5732064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5732689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5732689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5733314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5733939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5733939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5734564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5735189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5735189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5735189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5735189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5735189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5735189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5735814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5736439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5736439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5737064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5737689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5737689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5738314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5738939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5738939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5739564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5740189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5740189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5740189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5740189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5740189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5740189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5740814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5741439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5741439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5742064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5742689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5742689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5743314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5743939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5743939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5744564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5745189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5745189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5745189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5745189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5745189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5745189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5745814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5746439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5746439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5747064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5747689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5747689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5748314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5748939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5748939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5749564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5750189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5750189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5750189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5750189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5750189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5750189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5750814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5751439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5751439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5752064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5752689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5752689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5753314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5753939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5753939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5754564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5755189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5755189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5755189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5755189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5755189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5755189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5755814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5756439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5756439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5757064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5757689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5757689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5758314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5758939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5758939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5759564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5760189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5760189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5760189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5760189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5760189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5760189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5760814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5761439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5761439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5762064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5762689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5762689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5763314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5763939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5763939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5764564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5765189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5765189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5765189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5765189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5765189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5765189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5765814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5766439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5766439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5767064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5767689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5767689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5768314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5768939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5768939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5769564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5770189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5770189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5770189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5770189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5770189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5770189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5770814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5771439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5771439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5772064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# PHY_INIT: Phaser_In Phase Locked at 5772600.0 ps
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5772689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5772689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5773314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5773939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5773939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5774564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5775189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5775189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5775189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5775189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5775189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5775189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5775814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5776439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5776439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5777064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5777689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5777689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5778314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5778939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5778939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5779564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5780189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5780189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5780189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5780189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5780189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5780189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5780814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5781439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5781439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5782064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5782689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5782689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5783314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5783939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5783939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5784564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5785189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5785189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5785189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5785189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5785189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5785189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5785814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5786439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5786439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5787064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5787689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5787689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5788314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5788939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5788939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5789564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5790189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5790189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5790189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5790189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5790189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5790189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5790814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5791439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5791439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5792064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5792689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5792689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5793314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5793939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5793939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5794564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5795189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5795189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5795189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5795189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5795189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5795189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5795814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5796439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5796439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5797064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5797689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5797689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5798314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5798939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5798939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5799564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5800189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5800189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5800189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5800189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5800189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5800189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5800814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5801439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5801439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5802064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5802689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5802689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5803314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5803939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5803939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5804564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5805189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5805189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 5805189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5805189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5805189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 5805189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5805814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5806439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5806439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5807064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5807689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5807689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5808314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5808939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5808939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5809564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5810189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5810189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5810814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5811439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5811439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5812064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5812689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5812689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5813314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5813939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5813939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5814564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5815189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5815189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5815814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5816439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5816439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5817064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5817689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5817689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5818939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5818939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5820189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5820189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5821439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5821439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 5822689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 5822689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 6455189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 6455189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 6455189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 6455189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 7105189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 7105189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 7755189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 7755189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 8405189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 8405189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 9055189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 9055189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 9705189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 9705189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 10355189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 10355189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 11005189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 11005189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 11655189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 11655189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12305189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12305189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12955189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12955189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12960189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12960189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12960189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12960189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12965189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12965189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12965189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12965189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12970189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 12970189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12970189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 12970189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12978939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12978939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12980189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12980189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12981439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12981439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12982689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12982689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12983314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12983939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12983939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12984564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12985189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12985189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12985814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12986439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12986439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12987064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 12987689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 12987689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13625189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13625189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13630189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13630189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13630189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13630189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13635189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 13635189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13635189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 13635189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13648314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13648939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13648939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13649564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13650189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13650189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13650814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13651439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13651439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13652064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 13652689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 13652689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14285189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14285189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14285189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14285189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14290189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14290189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14290189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14290189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14295189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14295189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14295189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14295189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14300189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14300189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14300189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14300189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14308939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14308939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14310189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14310189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14311439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14311439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14312689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14312689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14313314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14313939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14313939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14314564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14315189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14315189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14315814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14316439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14316439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14317064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14317689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14317689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14950189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14950189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14950189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14950189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14955189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14955189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14960189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14960189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14960189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14960189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14963939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14963939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14965189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14965189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 14965189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14965189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14965189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 14965189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14966439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14966439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14967689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14967689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14978314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14978939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14978939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14979564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14980189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14980189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14980814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14981439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14981439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14982064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 14982689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 14982689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15615189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15615189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15615189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15615189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15620189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15620189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15625189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15625189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15630189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 15630189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15630189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 15630189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15643314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15643939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15644564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15645189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15645814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15646439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15647064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 15647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 15647689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16280189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16280189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16280189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16280189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16285189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16285189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16285189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16285189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16290189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16290189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16290189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16290189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16293939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16293939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16295189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16295189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16295189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16295189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16295189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16295189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16296439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16296439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16297689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16297689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16308314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16308939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16308939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16309564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16310189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16310189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16310814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16311439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16311439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16312064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16312689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16312689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16945189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16945189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16945189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16945189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16950189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16950189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16950189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16950189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16955189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16955189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16958939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16958939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16960189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16960189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 16960189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16960189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16960189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 16960189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16961439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16961439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16962689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16962689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16963939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16963939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16965189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16965189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16966439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16966439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16967689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16967689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16973314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16973939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16974564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16975189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16975814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16976439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16977064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 16977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 16977689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17610189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17610189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17610189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17610189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17615189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17615189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17615189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17615189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17620189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17620189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17623314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17623939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17623939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17624564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17625189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 17625189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17625189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17625189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 17625189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17625814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17626439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17626439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17627064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17627689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17627689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17628314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17628939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17629564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17630189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17630814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17631439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17632064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17632689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17633314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17633939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17634564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17635189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17635814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17636439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17637064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17637689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17638314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17638939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17639564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17640189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17640814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17641439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17642064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 17642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 17642689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18275189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18275189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18275189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18275189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18280189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18280189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18280189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18280189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18285189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18285189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18285189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18285189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18288314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18288939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18288939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18289564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18290189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18290189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18290189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18290189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18290189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18290189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18290814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18291439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18291439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18292064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18292689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18292689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18293314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18293939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18293939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18294564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18295189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18295189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18295814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18296439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18296439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18297064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18297689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18297689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18298314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18298939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18299564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18300189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18300814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18301439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18302064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18302689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18303314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18303939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18304564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18305189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18305814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18306439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18307064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18307689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18940189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18940189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18940189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18940189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18945189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18945189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18945189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18945189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18950189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18950189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18950189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18950189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18953314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18953939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18953939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18954564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18955189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 18955189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18955189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18955189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 18955189.0 ps INFO: Read      bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18955814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18956439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18956439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18957064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18957689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18957689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18958314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18958939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18958939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18959564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18960189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18960189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18960814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18961439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18961439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18962064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18962689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18962689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18963314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18963939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18963939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18964564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18965189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18965189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18965814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18966439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18966439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18967064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18967689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18967689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18968314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000008 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18968939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000009 data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18969564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000a data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18970189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000b data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18970814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000c data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18971439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000d data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18972064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000e data = xxxx
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 18972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 18972689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 0000000f data = xxxx
# PHY_INIT: Phaser_In DQSFOUND completed at 19017600.0 ps
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 19605189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 19605189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 19605189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 19605189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20255189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20255189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Additive Latency = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Qoff = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Additive Latency = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Write Levelization = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 20905189.0 ps INFO: Load Mode 1 Qoff = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21108154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21108154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21108154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21108154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21108314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21108314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21108314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21108314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21109404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21109404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21109404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21109404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21109564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21109564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21109564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21109564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21110654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21110654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21110654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21110654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21110814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21110814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21110814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21110814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21111904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21111904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21111904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21111904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21112064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21112064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21112064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21112064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21113154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21113154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21113154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21113154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21113314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21113314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21113314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21113314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21173154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21173154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21173154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21173154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21173314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21173314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21173314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21173314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21174404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21174404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21174404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21174404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21174564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21174564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21174564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21174564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21175654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21175654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21175654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21175654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21175814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21175814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21175814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21175814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21176904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21176904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21176904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21176904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21177064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21177064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21177064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21177064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21178154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21178154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21178154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21178154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21178314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21178314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21178314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21178314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21238154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21238154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21238154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21238154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21238314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21238314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21238314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21238314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21239404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21239404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21239404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21239404.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21239564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21239564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21239564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21239564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21240654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21240654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21240654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21240654.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21240814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21240814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21240814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21240814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21241904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21241904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21241904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21241904.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21242064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21242064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21242064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21242064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21243154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21243154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21243154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21243154.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21243314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21243314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21243314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21243314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21303173.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21303173.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21303173.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21303173.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21303314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21303314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21303314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21303314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21304423.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21304423.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21304423.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21304423.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21304564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21304564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21304564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21304564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21305683.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21305683.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21305683.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21305683.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21305814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21305814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21305814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21305814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21306933.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21306933.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21306933.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21306933.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21307064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21307064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21307064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21307064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21308183.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21308183.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21308183.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21308183.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21308314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21308314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21308314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21308314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21368241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21368241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21368241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21368241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21368314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21368314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21368314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21368314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21369491.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21369491.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21369491.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21369491.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21369564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21369564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21369564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21369564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21370741.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21370741.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21370741.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21370741.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21370814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21370814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21370814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21370814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21371991.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21371991.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21371991.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21371991.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21372064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21372064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21372064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21372064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21373241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21373241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21373241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21373241.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21373314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21373314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21373314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21373314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21433300.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21433300.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21433300.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21433300.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21433314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21433314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21433314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21433314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21434550.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21434550.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21434550.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21434550.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21434564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21434564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21434564.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21434564.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21435810.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21435810.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21435810.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21435810.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21435814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21435814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21435814.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21435814.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21437060.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21437060.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21437060.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21437060.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21437064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21437064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21437064.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21437064.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21438310.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21438310.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21438310.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21438310.0 ps Write Leveling @ DQS ck = 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21438314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21438314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21438314.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21438314.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21498368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21499618.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21500868.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21502118.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21503368.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21563427.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21564677.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21565927.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21567187.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps WARNING: tWLS violation on DQS bit  1 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps WARNING: tWLS violation on DQS bit  0 positive edge.  Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21568437.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21628495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21628495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21628495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21628495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21629745.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21629745.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21629745.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21629745.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21630995.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21630995.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21630995.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21630995.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21632245.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21632245.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21632245.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21632245.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21633495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21633495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21633495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21633495.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21693554.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21693554.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21693554.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21693554.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21694804.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21694804.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21694804.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21694804.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21696064.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21696064.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21696064.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21696064.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21697314.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21697314.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21697314.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21697314.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21698564.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21698564.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21698564.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21698564.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21758916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21758916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21758916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21758916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21758939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21758939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21758939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21758939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21760166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21760166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21760166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21760166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21760189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21760189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21760189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21760189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21761416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21761416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21761416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21761416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21761439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21761439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21761439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21761439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21762666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21762666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21762666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21762666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21762689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21762689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21762689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21762689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21763916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21763916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21763916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21763916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21763939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21763939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21763939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21763939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# PHY_INIT: Write Leveling completed at 21802600.0 ps
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21823916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21823916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21823916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21823916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21823939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21823939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21823939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21823939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21825166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21825166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21825166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21825166.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21825189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21825189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21825189.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21825189.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21826416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21826416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21826416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21826416.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21826439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21826439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21826439.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21826439.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21827666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21827666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21827666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21827666.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21827689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21827689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21827689.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21827689.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21828916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.dqs_pos_timing_check: at time 21828916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21828916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.dqs_pos_timing_check: at time 21828916.0 ps Write Leveling @ DQS ck = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21828939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.main: at time 21828939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21828939.0 ps WARNING: tWLH violation on DQS bit           0 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u1_comp_ddr3.main: at time 21828939.0 ps WARNING: tWLH violation on DQS bit           1 positive edge.   Indeterminate CK capture is possible.
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Additive Latency = 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Qoff = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 DLL Enable = Enabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Output Drive Strength =          34 Ohm
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 ODT Rtt =          60 Ohm
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Additive Latency = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Write Levelization = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 TDQS Enable = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 21865189.0 ps INFO: Load Mode 1 Qoff = Enabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Partial Array Self Refresh = Bank 0-7
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 CAS Write Latency =           8
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Auto Self Refresh = Disabled
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Self Refresh Temperature = Normal
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 22515189.0 ps INFO: Load Mode 2 Dynamic ODT = Disabled
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 23805189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 23805189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 24455189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 24455189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 25105189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 25105189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 25755189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 25755189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 25760189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 25760189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 25765189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 25765189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25765814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25766439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25766439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25767064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25767689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25767689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25768314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25768939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25768939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25769564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25770189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 25770189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25770189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 25770189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25770814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25771439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25771439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25772064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25772689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25772689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25773314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25773939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25773939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25774564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25775189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25775189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25775814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25776439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25776439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25777064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25777689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25777689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25778314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25778939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25778939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25779564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25780189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25780189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25780814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25781439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25781439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25782064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25782689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25782689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25783314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25783939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25783939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25784564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 25785189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 25785189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 26420189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 26420189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 26420189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 26420189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26433314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26433939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26433939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26434564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26435189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26435189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26435814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26436439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26436439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26437064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 26437689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 26437689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 27070189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 27070189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 27070189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 27070189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 27720189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 27720189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 28370189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 28370189.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 29067600.0 ps
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 29660189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 29660189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 29660189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 29660189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 30310189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 30310189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 30960189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 30960189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 31610189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 31610189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 32260189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 32260189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 32910189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 32910189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 33560189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 33560189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 34210189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 34210189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 34860189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 34860189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 35510189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 35510189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 36160189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 36160189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 36165189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 36165189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 36170189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 36170189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36170814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36171439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 3333
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36172064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = 7777
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36172689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36173314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = cccc
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36173939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36174564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 2222
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 36175189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36175189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 36175189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36175814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36176439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36177064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = 7777
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36177689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36178314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = cccc
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36178939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36179564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = 2222
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36180189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36180814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36181439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36181439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36182064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = 7777
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36182689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36182689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36183314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = cccc
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36183939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36183939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36184564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = 2222
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36185189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36185189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36185814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36186439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36186439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36187064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = 7777
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36187689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36187689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36188314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = cccc
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36188939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36188939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36189564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = 2222
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 36190189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 36190189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 37580189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 37580189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 37580189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 37580189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 38230189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 38230189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 38880189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 38880189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 39530189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 39530189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 40180189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 40180189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 40830189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 40830189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 41480189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 41480189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 42130189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 42130189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 42780189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 42780189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 43430189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 43430189.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT : COMPLEX OCLKDELAY calibration completed at 44122600.0 ps
# PHY_INIT : PRBS/PER_BIT calibration completed at 44122600.0 ps
# PHY_INIT: Read Leveling Stage 1 completed at 44122600.0 ps
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 45360189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 45360189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 45360189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 45360189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Burst Length =  8
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Burst Order = Sequential
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 CAS Latency =          11
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 DLL Reset = Normal
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Write Recovery =          12
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Burst Length =  8
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Burst Order = Sequential
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 CAS Latency =          11
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 DLL Reset = Normal
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Write Recovery =          12
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46010189.0 ps INFO: Load Mode 0 Power Down Mode = DLL off
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 46660189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 46660189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 47310189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 47310189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 47960189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 47960189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 47960189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 47960189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 48610189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 48610189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 49260189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 49260189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 49910189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 49910189.0 ps INFO: Write     bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 49915189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 49915189.0 ps INFO: Write     bank 0 col 008, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 49920189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 49920189.0 ps INFO: Write     bank 0 col 010, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49920814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49921439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49921439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49922064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49922689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49922689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49923314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49923939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49923939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49924564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49925189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 49925189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49925189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 49925189.0 ps INFO: Write     bank 0 col 018, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49925814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000008 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49926439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49926439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000009 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49927064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000a data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49927689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49927689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000b data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49928314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000c data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49928939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49928939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000d data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49929564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000e data = dddd
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49930189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49930189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000000f data = 8888
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49930814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000010 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49931439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49931439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000011 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49932064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000012 data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49932689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49932689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000013 data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49933314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000014 data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49933939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49933939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000015 data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49934564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000016 data = dddd
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49935189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49935189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000017 data = 8888
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49935814.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000018 data = bbbb
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49936439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49936439.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 00000019 data = 1111
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49937064.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001a data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49937689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49937689.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001b data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49938314.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001c data = 4444
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49938939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49938939.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001d data = eeee
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49939564.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001e data = dddd
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 49940189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 49940189.0 ps INFO: WRITE @ DQS= bank = 0 row = 0000 col = 0000001f data = 8888
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 50575189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 50575189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 50575189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 50575189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50588314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50588939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50588939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50589564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50590189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50590189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50590814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50591439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50591439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50592064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50592689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50592689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 50805189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 50805189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 50805189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 50805189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50818314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50818939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50818939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50819564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50820189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50820189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50820814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50821439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50821439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50822064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 50822689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 50822689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 51035189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 51035189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 51035189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 51035189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51048314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51048939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51048939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51049564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51050189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51050189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51050814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51051439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51051439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51052064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51052689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51052689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 51265189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 51265189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 51265189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 51265189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51278314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51278939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51278939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51279564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51280189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51280189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51280814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51281439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51281439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51282064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 51282689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 51282689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 51915189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 51915189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 51915189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 51915189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 52565189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 52565189.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 53215189.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 53215189.0 ps INFO: Activate  bank 0 row 0000
# PHY_INIT: Write Calibration completed at 53992600.0 ps
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 54505189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 54505189.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 54505189.0 ps INFO: Precharge All
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 54505189.0 ps INFO: Precharge bank   0
# Calibration Done
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55206439.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55206439.0 ps INFO: Refresh  
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55316439.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55316439.0 ps INFO: Activate  bank 0 row 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55350189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55350189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55350189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55350189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55355189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55355189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55355189.0 ps WARNING: tDLLK violation during Read     .
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55355189.0 ps INFO: Read      bank 0 col 000, auto precharge 0
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55363314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55363939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55364564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55365189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55365814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55366439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55367064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55367689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55368314.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000000 data = ffff
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55368939.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000001 data = 0000
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55369564.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000002 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55370189.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000003 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55370814.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000004 data = 5555
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55371439.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000005 data = aaaa
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55372064.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000006 data = 9999
# Top.u_wrapper_ddr3.u0_comp_ddr3.data_task: at time 55372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u1_comp_ddr3.data_task: at time 55372689.0 ps INFO: READ @ DQS= bank = 0 row = 0000 col = 00000007 data = 6666
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55377689.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55377689.0 ps INFO: Precharge bank   0
# Top.u_wrapper_ddr3.u0_comp_ddr3.cmd_task: at time 55396439.0 ps INFO: ZQ        long = 0
# Top.u_wrapper_ddr3.u1_comp_ddr3.cmd_task: at time 55396439.0 ps INFO: ZQ        long = 0
# TEST PASSED
# ** Note: $finish    : ../../sim/top/Top.sv(116)
#    Time: 55632500 ps  Iteration: 0  Instance: /Top
# End time: 00:05:12 on Aug 06,2024, Elapsed time: 0:00:38
# Errors: 2, Warnings: 30
