{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 21 21:52:06 2024 " "Info: Processing started: Tue May 21 21:52:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TOTAL -c TOTAL --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "START " "Info: Assuming node \"START\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "START" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR8 " "Info: Assuming node \"uIR8\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR8" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR14 " "Info: Assuming node \"uIR14\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR14" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR13 " "Info: Assuming node \"uIR13\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR13" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "uIR12 " "Info: Assuming node \"uIR12\" is an undefined clock" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "uIR12" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2128 2176 -400 "inst48" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst13 " "Info: Detected gated clock \"register-group:inst16\|inst13\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst14 " "Info: Detected gated clock \"register-group:inst16\|inst14\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst12 " "Info: Detected gated clock \"register-group:inst16\|inst12\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 256 168 232 304 "inst12" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst45~14 " "Info: Detected gated clock \"inst45~14\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst45~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst46 " "Info: Detected gated clock \"inst46\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst49 " "Info: Detected gated clock \"inst49\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 2384 2432 -400 "inst49" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|inst21 " "Info: Detected gated clock \"register-group:inst16\|inst21\" as buffer" {  } { { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|inst21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst52 " "Info: Detected gated clock \"inst52\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1648 1696 -400 "inst52" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "register-group:inst16\|74139:inst15\|33 " "Info: Detected gated clock \"register-group:inst16\|74139:inst15\|33\" as buffer" {  } { { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "register-group:inst16\|74139:inst15\|33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst7 " "Info: Detected ripple clock \"MAR-8:IR\|inst7\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "MAR-8:IR\|inst6 " "Info: Detected ripple clock \"MAR-8:IR\|inst6\" as buffer" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "MAR-8:IR\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "inst51 " "Info: Detected gated clock \"inst51\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "halt:inst\|inst3 " "Info: Detected ripple clock \"halt:inst\|inst3\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "halt:inst\|inst5 " "Info: Detected gated clock \"halt:inst\|inst5\" as buffer" {  } { { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "halt:inst\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register register-group:inst16\|MAR-8:inst\|inst register register-group:inst16\|MAR-8:inst3\|inst7 70.28 MHz 14.229 ns Internal " "Info: Clock \"CP\" has Internal fmax of 70.28 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst\" and destination register \"register-group:inst16\|MAR-8:inst3\|inst7\" (period= 14.229 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.246 ns + Longest register register " "Info: + Longest register to register delay is 10.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst 1 REG LCFF_X23_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.675 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.259 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X23_Y11_N0 3 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.259 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.624 ns) 5.269 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X24_Y11_N16 3 " "Info: 5: + IC(1.386 ns) + CELL(0.624 ns) = 5.269 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 6.020 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X24_Y11_N12 3 " "Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 6.604 ns ALU:inst40\|74181:inst1\|74~68 7 COMB LCCOMB_X24_Y11_N22 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 6.604 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.178 ns ALU:inst40\|74181:inst1\|74~69 8 COMB LCCOMB_X24_Y11_N0 3 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 7.763 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X24_Y11_N30 9 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 7.763 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.460 ns) 10.246 ns register-group:inst16\|MAR-8:inst3\|inst7 10 REG LCFF_X24_Y10_N31 1 " "Info: 10: + IC(2.023 ns) + CELL(0.460 ns) = 10.246 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 26.25 % ) " "Info: Total cell delay = 2.690 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.556 ns ( 73.75 % ) " "Info: Total interconnect delay = 7.556 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 2.023ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.719 ns - Smallest " "Info: - Smallest clock skew is -3.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 9.431 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 9.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.206 ns) 2.674 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.318 ns) + CELL(0.206 ns) = 2.674 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.959 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.959 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.497 ns) 4.923 ns inst46 4 COMB LCCOMB_X32_Y9_N24 4 " "Info: 4: + IC(0.467 ns) + CELL(0.497 ns) = 4.923 ns; Loc. = LCCOMB_X32_Y9_N24; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.650 ns) 5.999 ns register-group:inst16\|inst14 5 COMB LCCOMB_X32_Y9_N0 1 " "Info: 5: + IC(0.426 ns) + CELL(0.650 ns) = 5.999 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 1; COMB Node = 'register-group:inst16\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { inst46 register-group:inst16|inst14 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.000 ns) 7.895 ns register-group:inst16\|inst14~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(1.896 ns) + CELL(0.000 ns) = 7.895 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'register-group:inst16\|inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { register-group:inst16|inst14 register-group:inst16|inst14~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 9.431 ns register-group:inst16\|MAR-8:inst3\|inst7 7 REG LCFF_X24_Y10_N31 1 " "Info: 7: + IC(0.870 ns) + CELL(0.666 ns) = 9.431 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.139 ns ( 43.89 % ) " "Info: Total cell delay = 4.139 ns ( 43.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.292 ns ( 56.11 % ) " "Info: Total interconnect delay = 5.292 ns ( 56.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.431 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.431 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 13.150 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 13.150 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.206 ns) 2.674 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.318 ns) + CELL(0.206 ns) = 2.674 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.959 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.959 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 4.967 ns inst51 4 COMB LCCOMB_X32_Y9_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 4.967 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 7.346 ns MAR-8:IR\|inst7 5 REG LCFF_X24_Y9_N9 23 " "Info: 5: + IC(1.409 ns) + CELL(0.970 ns) = 7.346 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.319 ns) 9.182 ns register-group:inst16\|74139:inst15\|33 6 COMB LCCOMB_X32_Y9_N2 2 " "Info: 6: + IC(1.517 ns) + CELL(0.319 ns) = 9.182 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 10.145 ns register-group:inst16\|inst21 7 COMB LCCOMB_X32_Y9_N4 1 " "Info: 7: + IC(0.374 ns) + CELL(0.589 ns) = 10.145 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 11.615 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.470 ns) + CELL(0.000 ns) = 11.615 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 13.150 ns register-group:inst16\|MAR-8:inst\|inst 9 REG LCFF_X23_Y10_N25 2 " "Info: 9: + IC(0.869 ns) + CELL(0.666 ns) = 13.150 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.414 ns ( 41.17 % ) " "Info: Total cell delay = 5.414 ns ( 41.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.736 ns ( 58.83 % ) " "Info: Total interconnect delay = 7.736 ns ( 58.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.150 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.150 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.431 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.431 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.150 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.150 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 2.023ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.431 ns" { CP halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.431 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.150 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.150 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "START register register-group:inst16\|MAR-8:inst\|inst register register-group:inst16\|MAR-8:inst3\|inst7 70.28 MHz 14.229 ns Internal " "Info: Clock \"START\" has Internal fmax of 70.28 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst\" and destination register \"register-group:inst16\|MAR-8:inst3\|inst7\" (period= 14.229 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.246 ns + Longest register register " "Info: + Longest register to register delay is 10.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst 1 REG LCFF_X23_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.675 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.259 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X23_Y11_N0 3 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.259 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.624 ns) 5.269 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X24_Y11_N16 3 " "Info: 5: + IC(1.386 ns) + CELL(0.624 ns) = 5.269 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 6.020 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X24_Y11_N12 3 " "Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 6.604 ns ALU:inst40\|74181:inst1\|74~68 7 COMB LCCOMB_X24_Y11_N22 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 6.604 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.178 ns ALU:inst40\|74181:inst1\|74~69 8 COMB LCCOMB_X24_Y11_N0 3 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 7.763 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X24_Y11_N30 9 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 7.763 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.460 ns) 10.246 ns register-group:inst16\|MAR-8:inst3\|inst7 10 REG LCFF_X24_Y10_N31 1 " "Info: 10: + IC(2.023 ns) + CELL(0.460 ns) = 10.246 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 26.25 % ) " "Info: Total cell delay = 2.690 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.556 ns ( 73.75 % ) " "Info: Total interconnect delay = 7.556 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 2.023ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.719 ns - Smallest " "Info: - Smallest clock skew is -3.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 11.942 ns + Shortest register " "Info: + Shortest clock path from clock \"START\" to destination register is 11.942 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.970 ns) 4.352 ns halt:inst\|inst3 2 REG LCFF_X32_Y9_N17 1 " "Info: 2: + IC(2.398 ns) + CELL(0.970 ns) = 4.352 ns; Loc. = LCFF_X32_Y9_N17; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 5.185 ns halt:inst\|inst5 3 COMB LCCOMB_X32_Y9_N10 1 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 5.185 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 6.470 ns inst3 4 REG LCFF_X32_Y9_N9 10 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 6.470 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.497 ns) 7.434 ns inst46 5 COMB LCCOMB_X32_Y9_N24 4 " "Info: 5: + IC(0.467 ns) + CELL(0.497 ns) = 7.434 ns; Loc. = LCCOMB_X32_Y9_N24; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.650 ns) 8.510 ns register-group:inst16\|inst14 6 COMB LCCOMB_X32_Y9_N0 1 " "Info: 6: + IC(0.426 ns) + CELL(0.650 ns) = 8.510 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 1; COMB Node = 'register-group:inst16\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { inst46 register-group:inst16|inst14 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.000 ns) 10.406 ns register-group:inst16\|inst14~clkctrl 7 COMB CLKCTRL_G4 8 " "Info: 7: + IC(1.896 ns) + CELL(0.000 ns) = 10.406 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'register-group:inst16\|inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { register-group:inst16|inst14 register-group:inst16|inst14~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 11.942 ns register-group:inst16\|MAR-8:inst3\|inst7 8 REG LCFF_X24_Y10_N31 1 " "Info: 8: + IC(0.870 ns) + CELL(0.666 ns) = 11.942 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.107 ns ( 42.77 % ) " "Info: Total cell delay = 5.107 ns ( 42.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.835 ns ( 57.23 % ) " "Info: Total interconnect delay = 6.835 ns ( 57.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.942 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.942 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 15.661 ns - Longest register " "Info: - Longest clock path from clock \"START\" to source register is 15.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.970 ns) 4.352 ns halt:inst\|inst3 2 REG LCFF_X32_Y9_N17 1 " "Info: 2: + IC(2.398 ns) + CELL(0.970 ns) = 4.352 ns; Loc. = LCFF_X32_Y9_N17; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 5.185 ns halt:inst\|inst5 3 COMB LCCOMB_X32_Y9_N10 1 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 5.185 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 6.470 ns inst3 4 REG LCFF_X32_Y9_N9 10 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 6.470 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.478 ns inst51 5 COMB LCCOMB_X32_Y9_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.478 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 9.857 ns MAR-8:IR\|inst7 6 REG LCFF_X24_Y9_N9 23 " "Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 9.857 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.319 ns) 11.693 ns register-group:inst16\|74139:inst15\|33 7 COMB LCCOMB_X32_Y9_N2 2 " "Info: 7: + IC(1.517 ns) + CELL(0.319 ns) = 11.693 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 12.656 ns register-group:inst16\|inst21 8 COMB LCCOMB_X32_Y9_N4 1 " "Info: 8: + IC(0.374 ns) + CELL(0.589 ns) = 12.656 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 14.126 ns register-group:inst16\|inst21~clkctrl 9 COMB CLKCTRL_G6 8 " "Info: 9: + IC(1.470 ns) + CELL(0.000 ns) = 14.126 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 15.661 ns register-group:inst16\|MAR-8:inst\|inst 10 REG LCFF_X23_Y10_N25 2 " "Info: 10: + IC(0.869 ns) + CELL(0.666 ns) = 15.661 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.382 ns ( 40.75 % ) " "Info: Total cell delay = 6.382 ns ( 40.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.279 ns ( 59.25 % ) " "Info: Total interconnect delay = 9.279 ns ( 59.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.661 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.661 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.942 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.942 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.661 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.661 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 2.023ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.942 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.942 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "15.661 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "15.661 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR8 register register-group:inst16\|MAR-8:inst\|inst register register-group:inst16\|MAR-8:inst3\|inst7 70.28 MHz 14.229 ns Internal " "Info: Clock \"uIR8\" has Internal fmax of 70.28 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst\" and destination register \"register-group:inst16\|MAR-8:inst3\|inst7\" (period= 14.229 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.246 ns + Longest register register " "Info: + Longest register to register delay is 10.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst 1 REG LCFF_X23_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.675 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.259 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X23_Y11_N0 3 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.259 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.624 ns) 5.269 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X24_Y11_N16 3 " "Info: 5: + IC(1.386 ns) + CELL(0.624 ns) = 5.269 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 6.020 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X24_Y11_N12 3 " "Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 6.604 ns ALU:inst40\|74181:inst1\|74~68 7 COMB LCCOMB_X24_Y11_N22 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 6.604 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.178 ns ALU:inst40\|74181:inst1\|74~69 8 COMB LCCOMB_X24_Y11_N0 3 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 7.763 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X24_Y11_N30 9 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 7.763 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.023 ns) + CELL(0.460 ns) 10.246 ns register-group:inst16\|MAR-8:inst3\|inst7 10 REG LCFF_X24_Y10_N31 1 " "Info: 10: + IC(2.023 ns) + CELL(0.460 ns) = 10.246 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.483 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 26.25 % ) " "Info: Total cell delay = 2.690 ns ( 26.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.556 ns ( 73.75 % ) " "Info: Total interconnect delay = 7.556 ns ( 73.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 2.023ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.719 ns - Smallest " "Info: - Smallest clock skew is -3.719 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 10.322 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR8\" to destination register is 10.322 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.651 ns) 3.565 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.930 ns) + CELL(0.651 ns) = 3.565 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.850 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 4.850 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.497 ns) 5.814 ns inst46 4 COMB LCCOMB_X32_Y9_N24 4 " "Info: 4: + IC(0.467 ns) + CELL(0.497 ns) = 5.814 ns; Loc. = LCCOMB_X32_Y9_N24; Fanout = 4; COMB Node = 'inst46'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.964 ns" { inst3 inst46 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1184 1232 -400 "inst46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.426 ns) + CELL(0.650 ns) 6.890 ns register-group:inst16\|inst14 5 COMB LCCOMB_X32_Y9_N0 1 " "Info: 5: + IC(0.426 ns) + CELL(0.650 ns) = 6.890 ns; Loc. = LCCOMB_X32_Y9_N0; Fanout = 1; COMB Node = 'register-group:inst16\|inst14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { inst46 register-group:inst16|inst14 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.896 ns) + CELL(0.000 ns) 8.786 ns register-group:inst16\|inst14~clkctrl 6 COMB CLKCTRL_G4 8 " "Info: 6: + IC(1.896 ns) + CELL(0.000 ns) = 8.786 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'register-group:inst16\|inst14~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.896 ns" { register-group:inst16|inst14 register-group:inst16|inst14~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 720 168 232 768 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.870 ns) + CELL(0.666 ns) 10.322 ns register-group:inst16\|MAR-8:inst3\|inst7 7 REG LCFF_X24_Y10_N31 1 " "Info: 7: + IC(0.870 ns) + CELL(0.666 ns) = 10.322 ns; Loc. = LCFF_X24_Y10_N31; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst3\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.418 ns ( 42.80 % ) " "Info: Total cell delay = 4.418 ns ( 42.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.904 ns ( 57.20 % ) " "Info: Total interconnect delay = 5.904 ns ( 57.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.322 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 14.041 ns - Longest register " "Info: - Longest clock path from clock \"uIR8\" to source register is 14.041 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.651 ns) 3.565 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.930 ns) + CELL(0.651 ns) = 3.565 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.850 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 4.850 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 5.858 ns inst51 4 COMB LCCOMB_X32_Y9_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 5.858 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 8.237 ns MAR-8:IR\|inst7 5 REG LCFF_X24_Y9_N9 23 " "Info: 5: + IC(1.409 ns) + CELL(0.970 ns) = 8.237 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.319 ns) 10.073 ns register-group:inst16\|74139:inst15\|33 6 COMB LCCOMB_X32_Y9_N2 2 " "Info: 6: + IC(1.517 ns) + CELL(0.319 ns) = 10.073 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 11.036 ns register-group:inst16\|inst21 7 COMB LCCOMB_X32_Y9_N4 1 " "Info: 7: + IC(0.374 ns) + CELL(0.589 ns) = 11.036 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 12.506 ns register-group:inst16\|inst21~clkctrl 8 COMB CLKCTRL_G6 8 " "Info: 8: + IC(1.470 ns) + CELL(0.000 ns) = 12.506 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 14.041 ns register-group:inst16\|MAR-8:inst\|inst 9 REG LCFF_X23_Y10_N25 2 " "Info: 9: + IC(0.869 ns) + CELL(0.666 ns) = 14.041 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.693 ns ( 40.55 % ) " "Info: Total cell delay = 5.693 ns ( 40.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.348 ns ( 59.45 % ) " "Info: Total interconnect delay = 8.348 ns ( 59.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.041 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.041 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.322 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.041 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.041 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.246 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.246 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 2.023ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { uIR8 halt:inst|inst5 inst3 inst46 register-group:inst16|inst14 register-group:inst16|inst14~clkctrl register-group:inst16|MAR-8:inst3|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.322 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst46 {} register-group:inst16|inst14 {} register-group:inst16|inst14~clkctrl {} register-group:inst16|MAR-8:inst3|inst7 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.467ns 0.426ns 1.896ns 0.870ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.497ns 0.650ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.041 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.041 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.464ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.544ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR14 register register-group:inst16\|MAR-8:inst\|inst register register-group:inst16\|MAR-8:inst\|inst7 69.84 MHz 14.318 ns Internal " "Info: Clock \"uIR14\" has Internal fmax of 69.84 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst\" and destination register \"register-group:inst16\|MAR-8:inst\|inst7\" (period= 14.318 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.357 ns + Longest register register " "Info: + Longest register to register delay is 9.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst 1 REG LCFF_X23_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.675 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.259 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X23_Y11_N0 3 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.259 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.624 ns) 5.269 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X24_Y11_N16 3 " "Info: 5: + IC(1.386 ns) + CELL(0.624 ns) = 5.269 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 6.020 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X24_Y11_N12 3 " "Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 6.604 ns ALU:inst40\|74181:inst1\|74~68 7 COMB LCCOMB_X24_Y11_N22 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 6.604 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.178 ns ALU:inst40\|74181:inst1\|74~69 8 COMB LCCOMB_X24_Y11_N0 3 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 7.763 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X24_Y11_N30 9 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 7.763 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.460 ns) 9.357 ns register-group:inst16\|MAR-8:inst\|inst7 10 REG LCFF_X23_Y10_N11 2 " "Info: 10: + IC(1.134 ns) + CELL(0.460 ns) = 9.357 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 28.75 % ) " "Info: Total cell delay = 2.690 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.667 ns ( 71.25 % ) " "Info: Total interconnect delay = 6.667 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.697 ns - Smallest " "Info: - Smallest clock skew is -4.697 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 6.920 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR14\" to destination register is 6.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.651 ns) 3.915 ns register-group:inst16\|inst21 2 COMB LCCOMB_X32_Y9_N4 1 " "Info: 2: + IC(2.259 ns) + CELL(0.651 ns) = 3.915 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 5.385 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.470 ns) + CELL(0.000 ns) = 5.385 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 6.920 ns register-group:inst16\|MAR-8:inst\|inst7 4 REG LCFF_X23_Y10_N11 2 " "Info: 4: + IC(0.869 ns) + CELL(0.666 ns) = 6.920 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 33.55 % ) " "Info: Total cell delay = 2.322 ns ( 33.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.598 ns ( 66.45 % ) " "Info: Total interconnect delay = 4.598 ns ( 66.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.259ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 11.617 ns - Longest register " "Info: - Longest clock path from clock \"uIR14\" to source register is 11.617 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.202 ns) 3.434 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.227 ns) + CELL(0.202 ns) = 3.434 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 5.813 ns MAR-8:IR\|inst7 3 REG LCFF_X24_Y9_N9 23 " "Info: 3: + IC(1.409 ns) + CELL(0.970 ns) = 5.813 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.319 ns) 7.649 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X32_Y9_N2 2 " "Info: 4: + IC(1.517 ns) + CELL(0.319 ns) = 7.649 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 8.612 ns register-group:inst16\|inst21 5 COMB LCCOMB_X32_Y9_N4 1 " "Info: 5: + IC(0.374 ns) + CELL(0.589 ns) = 8.612 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 10.082 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.470 ns) + CELL(0.000 ns) = 10.082 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 11.617 ns register-group:inst16\|MAR-8:inst\|inst 7 REG LCFF_X23_Y10_N25 2 " "Info: 7: + IC(0.869 ns) + CELL(0.666 ns) = 11.617 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.751 ns ( 32.29 % ) " "Info: Total cell delay = 3.751 ns ( 32.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.866 ns ( 67.71 % ) " "Info: Total interconnect delay = 7.866 ns ( 67.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.617 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.617 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.227ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.259ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.617 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.617 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.227ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.259ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.617 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.617 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.227ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR13 register register-group:inst16\|MAR-8:inst\|inst register register-group:inst16\|MAR-8:inst\|inst7 70.28 MHz 14.228 ns Internal " "Info: Clock \"uIR13\" has Internal fmax of 70.28 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst\" and destination register \"register-group:inst16\|MAR-8:inst\|inst7\" (period= 14.228 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.357 ns + Longest register register " "Info: + Longest register to register delay is 9.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst 1 REG LCFF_X23_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.675 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.259 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X23_Y11_N0 3 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.259 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.624 ns) 5.269 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X24_Y11_N16 3 " "Info: 5: + IC(1.386 ns) + CELL(0.624 ns) = 5.269 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 6.020 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X24_Y11_N12 3 " "Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 6.604 ns ALU:inst40\|74181:inst1\|74~68 7 COMB LCCOMB_X24_Y11_N22 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 6.604 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.178 ns ALU:inst40\|74181:inst1\|74~69 8 COMB LCCOMB_X24_Y11_N0 3 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 7.763 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X24_Y11_N30 9 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 7.763 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.460 ns) 9.357 ns register-group:inst16\|MAR-8:inst\|inst7 10 REG LCFF_X23_Y10_N11 2 " "Info: 10: + IC(1.134 ns) + CELL(0.460 ns) = 9.357 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 28.75 % ) " "Info: Total cell delay = 2.690 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.667 ns ( 71.25 % ) " "Info: Total interconnect delay = 6.667 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.607 ns - Smallest " "Info: - Smallest clock skew is -4.607 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 7.211 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR13\" to destination register is 7.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.253 ns) + CELL(0.370 ns) 3.638 ns inst45~14 2 COMB LCCOMB_X32_Y9_N18 1 " "Info: 2: + IC(2.253 ns) + CELL(0.370 ns) = 3.638 ns; Loc. = LCCOMB_X32_Y9_N18; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { uIR13 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 4.206 ns register-group:inst16\|inst21 3 COMB LCCOMB_X32_Y9_N4 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 4.206 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 5.676 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.470 ns) + CELL(0.000 ns) = 5.676 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 7.211 ns register-group:inst16\|MAR-8:inst\|inst7 5 REG LCFF_X23_Y10_N11 2 " "Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 7.211 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.257 ns ( 31.30 % ) " "Info: Total cell delay = 2.257 ns ( 31.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.954 ns ( 68.70 % ) " "Info: Total interconnect delay = 4.954 ns ( 68.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.253ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.015ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 11.818 ns - Longest register " "Info: - Longest clock path from clock \"uIR13\" to source register is 11.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.370 ns) 3.635 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.250 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 6.014 ns MAR-8:IR\|inst7 3 REG LCFF_X24_Y9_N9 23 " "Info: 3: + IC(1.409 ns) + CELL(0.970 ns) = 6.014 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.319 ns) 7.850 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X32_Y9_N2 2 " "Info: 4: + IC(1.517 ns) + CELL(0.319 ns) = 7.850 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 8.813 ns register-group:inst16\|inst21 5 COMB LCCOMB_X32_Y9_N4 1 " "Info: 5: + IC(0.374 ns) + CELL(0.589 ns) = 8.813 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 10.283 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.470 ns) + CELL(0.000 ns) = 10.283 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 11.818 ns register-group:inst16\|MAR-8:inst\|inst 7 REG LCFF_X23_Y10_N25 2 " "Info: 7: + IC(0.869 ns) + CELL(0.666 ns) = 11.818 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.929 ns ( 33.25 % ) " "Info: Total cell delay = 3.929 ns ( 33.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.889 ns ( 66.75 % ) " "Info: Total interconnect delay = 7.889 ns ( 66.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.818 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.818 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.250ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.253ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.015ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.818 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.818 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.250ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.211 ns" { uIR13 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.211 ns" { uIR13 {} uIR13~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.253ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.015ns 0.370ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.818 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.818 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.250ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "uIR12 register register-group:inst16\|MAR-8:inst\|inst register register-group:inst16\|MAR-8:inst\|inst7 67.99 MHz 14.709 ns Internal " "Info: Clock \"uIR12\" has Internal fmax of 67.99 MHz between source register \"register-group:inst16\|MAR-8:inst\|inst\" and destination register \"register-group:inst16\|MAR-8:inst\|inst7\" (period= 14.709 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.357 ns + Longest register register " "Info: + Longest register to register delay is 9.357 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst 1 REG LCFF_X23_Y10_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.159 ns) + CELL(0.206 ns) 1.365 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(1.159 ns) + CELL(0.206 ns) = 1.365 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.365 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.675 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.675 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 3.259 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X23_Y11_N0 3 " "Info: 4: + IC(0.378 ns) + CELL(0.206 ns) = 3.259 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.624 ns) 5.269 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X24_Y11_N16 3 " "Info: 5: + IC(1.386 ns) + CELL(0.624 ns) = 5.269 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 6.020 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X24_Y11_N12 3 " "Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 6.020 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 6.604 ns ALU:inst40\|74181:inst1\|74~68 7 COMB LCCOMB_X24_Y11_N22 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 6.604 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 7.178 ns ALU:inst40\|74181:inst1\|74~69 8 COMB LCCOMB_X24_Y11_N0 3 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 7.178 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 7.763 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X24_Y11_N30 9 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 7.763 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.460 ns) 9.357 ns register-group:inst16\|MAR-8:inst\|inst7 10 REG LCFF_X23_Y10_N11 2 " "Info: 10: + IC(1.134 ns) + CELL(0.460 ns) = 9.357 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.690 ns ( 28.75 % ) " "Info: Total cell delay = 2.690 ns ( 28.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.667 ns ( 71.25 % ) " "Info: Total interconnect delay = 6.667 ns ( 71.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.088 ns - Smallest " "Info: - Smallest clock skew is -5.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 7.058 ns + Shortest register " "Info: + Shortest clock path from clock \"uIR12\" to destination register is 7.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.202 ns) 3.485 ns inst45~14 2 COMB LCCOMB_X32_Y9_N18 1 " "Info: 2: + IC(2.278 ns) + CELL(0.202 ns) = 3.485 ns; Loc. = LCCOMB_X32_Y9_N18; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { uIR12 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 4.053 ns register-group:inst16\|inst21 3 COMB LCCOMB_X32_Y9_N4 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 4.053 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 5.523 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.470 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 7.058 ns register-group:inst16\|MAR-8:inst\|inst7 5 REG LCFF_X23_Y10_N11 2 " "Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 7.058 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 29.46 % ) " "Info: Total cell delay = 2.079 ns ( 29.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.979 ns ( 70.54 % ) " "Info: Total interconnect delay = 4.979 ns ( 70.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.058 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.058 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.278ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 12.146 ns - Longest register " "Info: - Longest clock path from clock \"uIR12\" to source register is 12.146 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.651 ns) 3.963 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.307 ns) + CELL(0.651 ns) = 3.963 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 6.342 ns MAR-8:IR\|inst7 3 REG LCFF_X24_Y9_N9 23 " "Info: 3: + IC(1.409 ns) + CELL(0.970 ns) = 6.342 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.517 ns) + CELL(0.319 ns) 8.178 ns register-group:inst16\|74139:inst15\|33 4 COMB LCCOMB_X32_Y9_N2 2 " "Info: 4: + IC(1.517 ns) + CELL(0.319 ns) = 8.178 ns; Loc. = LCCOMB_X32_Y9_N2; Fanout = 2; COMB Node = 'register-group:inst16\|74139:inst15\|33'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.836 ns" { MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 } "NODE_NAME" } } { "74139.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74139.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.589 ns) 9.141 ns register-group:inst16\|inst21 5 COMB LCCOMB_X32_Y9_N4 1 " "Info: 5: + IC(0.374 ns) + CELL(0.589 ns) = 9.141 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.963 ns" { register-group:inst16|74139:inst15|33 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 10.611 ns register-group:inst16\|inst21~clkctrl 6 COMB CLKCTRL_G6 8 " "Info: 6: + IC(1.470 ns) + CELL(0.000 ns) = 10.611 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 12.146 ns register-group:inst16\|MAR-8:inst\|inst 7 REG LCFF_X23_Y10_N25 2 " "Info: 7: + IC(0.869 ns) + CELL(0.666 ns) = 12.146 ns; Loc. = LCFF_X23_Y10_N25; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 34.58 % ) " "Info: Total cell delay = 4.200 ns ( 34.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.946 ns ( 65.42 % ) " "Info: Total interconnect delay = 7.946 ns ( 65.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.146 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.146 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.307ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.058 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.058 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.278ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.146 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.146 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.307ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.357 ns" { register-group:inst16|MAR-8:inst|inst select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.357 ns" { register-group:inst16|MAR-8:inst|inst {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 1.159ns 1.104ns 0.378ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.206ns 0.206ns 0.206ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.058 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.058 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.278ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.146 ns" { uIR12 inst51 MAR-8:IR|inst7 register-group:inst16|74139:inst15|33 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.146 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|74139:inst15|33 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst {} } { 0.000ns 0.000ns 2.307ns 1.409ns 1.517ns 0.374ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.970ns 0.319ns 0.589ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CP 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"CP\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst4 UPC:inst1\|74161:inst\|f74161:sub\|110 CP 3.07 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst4\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|110\" for clock \"CP\" (Hold time is 3.07 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.317 ns + Largest " "Info: + Largest clock skew is 5.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 12.359 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 12.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.206 ns) 2.674 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.318 ns) + CELL(0.206 ns) = 2.674 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.959 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.959 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.844 ns) + CELL(0.000 ns) 10.803 ns inst3~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(6.844 ns) + CELL(0.000 ns) = 10.803 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 12.359 ns UPC:inst1\|74161:inst\|f74161:sub\|110 5 REG LCFF_X24_Y8_N15 3 " "Info: 5: + IC(0.890 ns) + CELL(0.666 ns) = 12.359 ns; Loc. = LCFF_X24_Y8_N15; Fanout = 3; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.992 ns ( 24.21 % ) " "Info: Total cell delay = 2.992 ns ( 24.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.367 ns ( 75.79 % ) " "Info: Total interconnect delay = 9.367 ns ( 75.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.359 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.359 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 6.844ns 0.890ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 7.042 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to source register is 7.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.150 ns) 1.150 ns CP 1 CLK PIN_131 1 " "Info: 1: + IC(0.000 ns) + CELL(1.150 ns) = 1.150 ns; Loc. = PIN_131; Fanout = 1; CLK Node = 'CP'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -528 -800 -632 -512 "CP" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.318 ns) + CELL(0.206 ns) 2.674 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.318 ns) + CELL(0.206 ns) = 2.674 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.524 ns" { CP halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 3.959 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 3.959 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 4.967 ns inst51 4 COMB LCCOMB_X32_Y9_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 4.967 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 7.042 ns MAR-8:IR\|inst4 5 REG LCFF_X24_Y9_N25 3 " "Info: 5: + IC(1.409 ns) + CELL(0.666 ns) = 7.042 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 3; REG Node = 'MAR-8:IR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.536 ns ( 50.21 % ) " "Info: Total cell delay = 3.536 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.506 ns ( 49.79 % ) " "Info: Total interconnect delay = 3.506 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.464ns 1.409ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.359 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.359 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 6.844ns 0.890ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.464ns 1.409ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.249 ns - Shortest register register " "Info: - Shortest register to register delay is 2.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst4 1 REG LCFF_X24_Y9_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 3; REG Node = 'MAR-8:IR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst4 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.206 ns) 1.371 ns MICRO_AD:inst8\|inst22 2 COMB LCCOMB_X24_Y8_N8 4 " "Info: 2: + IC(1.165 ns) + CELL(0.206 ns) = 1.371 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 4; COMB Node = 'MICRO_AD:inst8\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 848 2576 2640 896 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 2.141 ns UPC:inst1\|74161:inst\|f74161:sub\|109~99 3 COMB LCCOMB_X24_Y8_N14 1 " "Info: 3: + IC(0.400 ns) + CELL(0.370 ns) = 2.141 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|109~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.249 ns UPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X24_Y8_N15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.249 ns; Loc. = LCFF_X24_Y8_N15; Fanout = 3; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 30.41 % ) " "Info: Total cell delay = 0.684 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns ( 69.59 % ) " "Info: Total interconnect delay = 1.565 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.249 ns" { MAR-8:IR|inst4 {} MICRO_AD:inst8|inst22 {} UPC:inst1|74161:inst|f74161:sub|109~99 {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 1.165ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.359 ns" { CP halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.359 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 6.844ns 0.890ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.042 ns" { CP halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.042 ns" { CP {} CP~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 1.318ns 0.315ns 0.464ns 1.409ns } { 0.000ns 1.150ns 0.206ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.249 ns" { MAR-8:IR|inst4 {} MICRO_AD:inst8|inst22 {} UPC:inst1|74161:inst|f74161:sub|109~99 {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 1.165ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "START 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"START\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst4 UPC:inst1\|74161:inst\|f74161:sub\|110 START 3.07 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst4\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|110\" for clock \"START\" (Hold time is 3.07 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.317 ns + Largest " "Info: + Largest clock skew is 5.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 14.870 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 14.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.970 ns) 4.352 ns halt:inst\|inst3 2 REG LCFF_X32_Y9_N17 1 " "Info: 2: + IC(2.398 ns) + CELL(0.970 ns) = 4.352 ns; Loc. = LCFF_X32_Y9_N17; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 5.185 ns halt:inst\|inst5 3 COMB LCCOMB_X32_Y9_N10 1 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 5.185 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 6.470 ns inst3 4 REG LCFF_X32_Y9_N9 10 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 6.470 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.844 ns) + CELL(0.000 ns) 13.314 ns inst3~clkctrl 5 COMB CLKCTRL_G5 8 " "Info: 5: + IC(6.844 ns) + CELL(0.000 ns) = 13.314 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 14.870 ns UPC:inst1\|74161:inst\|f74161:sub\|110 6 REG LCFF_X24_Y8_N15 3 " "Info: 6: + IC(0.890 ns) + CELL(0.666 ns) = 14.870 ns; Loc. = LCFF_X24_Y8_N15; Fanout = 3; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.960 ns ( 26.63 % ) " "Info: Total cell delay = 3.960 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.910 ns ( 73.37 % ) " "Info: Total interconnect delay = 10.910 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.870 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.870 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 6.844ns 0.890ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 9.553 ns - Shortest register " "Info: - Shortest clock path from clock \"START\" to source register is 9.553 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.970 ns) 4.352 ns halt:inst\|inst3 2 REG LCFF_X32_Y9_N17 1 " "Info: 2: + IC(2.398 ns) + CELL(0.970 ns) = 4.352 ns; Loc. = LCFF_X32_Y9_N17; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 5.185 ns halt:inst\|inst5 3 COMB LCCOMB_X32_Y9_N10 1 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 5.185 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 6.470 ns inst3 4 REG LCFF_X32_Y9_N9 10 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 6.470 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.478 ns inst51 5 COMB LCCOMB_X32_Y9_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.478 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 9.553 ns MAR-8:IR\|inst4 6 REG LCFF_X24_Y9_N25 3 " "Info: 6: + IC(1.409 ns) + CELL(0.666 ns) = 9.553 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 3; REG Node = 'MAR-8:IR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.504 ns ( 47.15 % ) " "Info: Total cell delay = 4.504 ns ( 47.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.049 ns ( 52.85 % ) " "Info: Total interconnect delay = 5.049 ns ( 52.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.553 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.553 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.870 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.870 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 6.844ns 0.890ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.553 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.553 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.249 ns - Shortest register register " "Info: - Shortest register to register delay is 2.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst4 1 REG LCFF_X24_Y9_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 3; REG Node = 'MAR-8:IR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst4 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.206 ns) 1.371 ns MICRO_AD:inst8\|inst22 2 COMB LCCOMB_X24_Y8_N8 4 " "Info: 2: + IC(1.165 ns) + CELL(0.206 ns) = 1.371 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 4; COMB Node = 'MICRO_AD:inst8\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 848 2576 2640 896 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 2.141 ns UPC:inst1\|74161:inst\|f74161:sub\|109~99 3 COMB LCCOMB_X24_Y8_N14 1 " "Info: 3: + IC(0.400 ns) + CELL(0.370 ns) = 2.141 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|109~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.249 ns UPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X24_Y8_N15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.249 ns; Loc. = LCFF_X24_Y8_N15; Fanout = 3; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 30.41 % ) " "Info: Total cell delay = 0.684 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns ( 69.59 % ) " "Info: Total interconnect delay = 1.565 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.249 ns" { MAR-8:IR|inst4 {} MICRO_AD:inst8|inst22 {} UPC:inst1|74161:inst|f74161:sub|109~99 {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 1.165ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "14.870 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "14.870 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 6.844ns 0.890ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.553 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.553 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.249 ns" { MAR-8:IR|inst4 {} MICRO_AD:inst8|inst22 {} UPC:inst1|74161:inst|f74161:sub|109~99 {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 1.165ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR8 53 " "Warning: Circuit may not operate. Detected 53 non-operational path(s) clocked by clock \"uIR8\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst4 UPC:inst1\|74161:inst\|f74161:sub\|110 uIR8 3.07 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst4\" and destination pin or register \"UPC:inst1\|74161:inst\|f74161:sub\|110\" for clock \"uIR8\" (Hold time is 3.07 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.317 ns + Largest " "Info: + Largest clock skew is 5.317 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 destination 13.250 ns + Longest register " "Info: + Longest clock path from clock \"uIR8\" to destination register is 13.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.651 ns) 3.565 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.930 ns) + CELL(0.651 ns) = 3.565 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.850 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 4.850 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.844 ns) + CELL(0.000 ns) 11.694 ns inst3~clkctrl 4 COMB CLKCTRL_G5 8 " "Info: 4: + IC(6.844 ns) + CELL(0.000 ns) = 11.694 ns; Loc. = CLKCTRL_G5; Fanout = 8; COMB Node = 'inst3~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.844 ns" { inst3 inst3~clkctrl } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.890 ns) + CELL(0.666 ns) 13.250 ns UPC:inst1\|74161:inst\|f74161:sub\|110 5 REG LCFF_X24_Y8_N15 3 " "Info: 5: + IC(0.890 ns) + CELL(0.666 ns) = 13.250 ns; Loc. = LCFF_X24_Y8_N15; Fanout = 3; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.271 ns ( 24.69 % ) " "Info: Total cell delay = 3.271 ns ( 24.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.979 ns ( 75.31 % ) " "Info: Total interconnect delay = 9.979 ns ( 75.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.250 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.250 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 6.844ns 0.890ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR8 source 7.933 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR8\" to source register is 7.933 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns uIR8 1 CLK PIN_101 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_101; Fanout = 1; CLK Node = 'uIR8'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR8 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -544 -800 -632 -528 "uIR8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.930 ns) + CELL(0.651 ns) 3.565 ns halt:inst\|inst5 2 COMB LCCOMB_X32_Y9_N10 1 " "Info: 2: + IC(1.930 ns) + CELL(0.651 ns) = 3.565 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.581 ns" { uIR8 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 4.850 ns inst3 3 REG LCFF_X32_Y9_N9 10 " "Info: 3: + IC(0.315 ns) + CELL(0.970 ns) = 4.850 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 5.858 ns inst51 4 COMB LCCOMB_X32_Y9_N14 8 " "Info: 4: + IC(0.464 ns) + CELL(0.544 ns) = 5.858 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 7.933 ns MAR-8:IR\|inst4 5 REG LCFF_X24_Y9_N25 3 " "Info: 5: + IC(1.409 ns) + CELL(0.666 ns) = 7.933 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 3; REG Node = 'MAR-8:IR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.815 ns ( 48.09 % ) " "Info: Total cell delay = 3.815 ns ( 48.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.118 ns ( 51.91 % ) " "Info: Total interconnect delay = 4.118 ns ( 51.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.933 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.933 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.464ns 1.409ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.250 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.250 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 6.844ns 0.890ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.933 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.933 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.464ns 1.409ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.544ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.249 ns - Shortest register register " "Info: - Shortest register to register delay is 2.249 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst4 1 REG LCFF_X24_Y9_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N25; Fanout = 3; REG Node = 'MAR-8:IR\|inst4'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst4 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 448 448 512 528 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.165 ns) + CELL(0.206 ns) 1.371 ns MICRO_AD:inst8\|inst22 2 COMB LCCOMB_X24_Y8_N8 4 " "Info: 2: + IC(1.165 ns) + CELL(0.206 ns) = 1.371 ns; Loc. = LCCOMB_X24_Y8_N8; Fanout = 4; COMB Node = 'MICRO_AD:inst8\|inst22'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.371 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 } "NODE_NAME" } } { "MICRO_AD.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MICRO_AD.bdf" { { 848 2576 2640 896 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.370 ns) 2.141 ns UPC:inst1\|74161:inst\|f74161:sub\|109~99 3 COMB LCCOMB_X24_Y8_N14 1 " "Info: 3: + IC(0.400 ns) + CELL(0.370 ns) = 2.141 ns; Loc. = LCCOMB_X24_Y8_N14; Fanout = 1; COMB Node = 'UPC:inst1\|74161:inst\|f74161:sub\|109~99'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 528 592 792 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.249 ns UPC:inst1\|74161:inst\|f74161:sub\|110 4 REG LCFF_X24_Y8_N15 3 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 2.249 ns; Loc. = LCFF_X24_Y8_N15; Fanout = 3; REG Node = 'UPC:inst1\|74161:inst\|f74161:sub\|110'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.684 ns ( 30.41 % ) " "Info: Total cell delay = 0.684 ns ( 30.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.565 ns ( 69.59 % ) " "Info: Total interconnect delay = 1.565 ns ( 69.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.249 ns" { MAR-8:IR|inst4 {} MICRO_AD:inst8|inst22 {} UPC:inst1|74161:inst|f74161:sub|109~99 {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 1.165ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74161.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/f74161.bdf" { { 752 640 704 832 "110" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "13.250 ns" { uIR8 halt:inst|inst5 inst3 inst3~clkctrl UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "13.250 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst3~clkctrl {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 6.844ns 0.890ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.933 ns" { uIR8 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst4 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.933 ns" { uIR8 {} uIR8~combout {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst4 {} } { 0.000ns 0.000ns 1.930ns 0.315ns 0.464ns 1.409ns } { 0.000ns 0.984ns 0.651ns 0.970ns 0.544ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.249 ns" { MAR-8:IR|inst4 MICRO_AD:inst8|inst22 UPC:inst1|74161:inst|f74161:sub|109~99 UPC:inst1|74161:inst|f74161:sub|110 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "2.249 ns" { MAR-8:IR|inst4 {} MICRO_AD:inst8|inst22 {} UPC:inst1|74161:inst|f74161:sub|109~99 {} UPC:inst1|74161:inst|f74161:sub|110 {} } { 0.000ns 1.165ns 0.400ns 0.000ns } { 0.000ns 0.206ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR14 32 " "Warning: Circuit may not operate. Detected 32 non-operational path(s) clocked by clock \"uIR14\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst6 register-group:inst16\|MAR-8:inst2\|inst uIR14 1.095 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst6\" and destination pin or register \"register-group:inst16\|MAR-8:inst2\|inst\" for clock \"uIR14\" (Hold time is 1.095 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.526 ns + Largest " "Info: + Largest clock skew is 6.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 12.035 ns + Longest register " "Info: + Longest clock path from clock \"uIR14\" to destination register is 12.035 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.202 ns) 3.434 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.227 ns) + CELL(0.202 ns) = 3.434 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 5.813 ns MAR-8:IR\|inst7 3 REG LCFF_X24_Y9_N9 23 " "Info: 3: + IC(1.409 ns) + CELL(0.970 ns) = 5.813 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.624 ns) 7.952 ns register-group:inst16\|inst13 4 COMB LCCOMB_X32_Y9_N12 1 " "Info: 4: + IC(1.515 ns) + CELL(0.624 ns) = 7.952 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.000 ns) 10.498 ns register-group:inst16\|inst13~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.546 ns) + CELL(0.000 ns) = 10.498 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 12.035 ns register-group:inst16\|MAR-8:inst2\|inst 6 REG LCFF_X23_Y9_N9 1 " "Info: 6: + IC(0.871 ns) + CELL(0.666 ns) = 12.035 ns; Loc. = LCFF_X23_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.467 ns ( 28.81 % ) " "Info: Total cell delay = 3.467 ns ( 28.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.568 ns ( 71.19 % ) " "Info: Total interconnect delay = 8.568 ns ( 71.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.035 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.035 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.227ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 source 5.509 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to source register is 5.509 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.227 ns) + CELL(0.202 ns) 3.434 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.227 ns) + CELL(0.202 ns) = 3.434 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.429 ns" { uIR14 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 5.509 ns MAR-8:IR\|inst6 3 REG LCFF_X24_Y9_N19 19 " "Info: 3: + IC(1.409 ns) + CELL(0.666 ns) = 5.509 ns; Loc. = LCFF_X24_Y9_N19; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.873 ns ( 34.00 % ) " "Info: Total cell delay = 1.873 ns ( 34.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.636 ns ( 66.00 % ) " "Info: Total interconnect delay = 3.636 ns ( 66.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { uIR14 inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} } { 0.000ns 0.000ns 2.227ns 1.409ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.035 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.035 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.227ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { uIR14 inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} } { 0.000ns 0.000ns 2.227ns 1.409ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.433 ns - Shortest register register " "Info: - Shortest register to register delay is 5.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst6 1 REG LCFF_X24_Y9_N19 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N19; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.624 ns) 1.083 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(0.459 ns) + CELL(0.624 ns) = 1.083 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { MAR-8:IR|inst6 select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.393 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.393 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 2.981 ns ALU:inst40\|74181:inst\|46~42 4 COMB LCCOMB_X23_Y11_N12 1 " "Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 2.981 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst\|46~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.206 ns) 4.266 ns ALU:inst40\|74181:inst\|80 5 COMB LCCOMB_X24_Y9_N10 9 " "Info: 5: + IC(1.079 ns) + CELL(0.206 ns) = 4.266 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { ALU:inst40|74181:inst|46~42 ALU:inst40|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.460 ns) 5.433 ns register-group:inst16\|MAR-8:inst2\|inst 6 REG LCFF_X23_Y9_N9 1 " "Info: 6: + IC(0.707 ns) + CELL(0.460 ns) = 5.433 ns; Loc. = LCFF_X23_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 31.33 % ) " "Info: Total cell delay = 1.702 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.731 ns ( 68.67 % ) " "Info: Total interconnect delay = 3.731 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { MAR-8:IR|inst6 select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.433 ns" { MAR-8:IR|inst6 {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|46~42 {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.459ns 1.104ns 0.382ns 1.079ns 0.707ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.035 ns" { uIR14 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.035 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.227ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 1.005ns 0.202ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.509 ns" { uIR14 inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.509 ns" { uIR14 {} uIR14~combout {} inst51 {} MAR-8:IR|inst6 {} } { 0.000ns 0.000ns 2.227ns 1.409ns } { 0.000ns 1.005ns 0.202ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { MAR-8:IR|inst6 select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.433 ns" { MAR-8:IR|inst6 {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|46~42 {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.459ns 1.104ns 0.382ns 1.079ns 0.707ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR13 31 " "Warning: Circuit may not operate. Detected 31 non-operational path(s) clocked by clock \"uIR13\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "MAR-8:IR\|inst6 register-group:inst16\|MAR-8:inst2\|inst uIR13 1.095 ns " "Info: Found hold time violation between source  pin or register \"MAR-8:IR\|inst6\" and destination pin or register \"register-group:inst16\|MAR-8:inst2\|inst\" for clock \"uIR13\" (Hold time is 1.095 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.526 ns + Largest " "Info: + Largest clock skew is 6.526 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 destination 12.236 ns + Longest register " "Info: + Longest clock path from clock \"uIR13\" to destination register is 12.236 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.370 ns) 3.635 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.250 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 6.014 ns MAR-8:IR\|inst7 3 REG LCFF_X24_Y9_N9 23 " "Info: 3: + IC(1.409 ns) + CELL(0.970 ns) = 6.014 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.624 ns) 8.153 ns register-group:inst16\|inst13 4 COMB LCCOMB_X32_Y9_N12 1 " "Info: 4: + IC(1.515 ns) + CELL(0.624 ns) = 8.153 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.000 ns) 10.699 ns register-group:inst16\|inst13~clkctrl 5 COMB CLKCTRL_G1 8 " "Info: 5: + IC(2.546 ns) + CELL(0.000 ns) = 10.699 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 12.236 ns register-group:inst16\|MAR-8:inst2\|inst 6 REG LCFF_X23_Y9_N9 1 " "Info: 6: + IC(0.871 ns) + CELL(0.666 ns) = 12.236 ns; Loc. = LCFF_X23_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.645 ns ( 29.79 % ) " "Info: Total cell delay = 3.645 ns ( 29.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.591 ns ( 70.21 % ) " "Info: Total interconnect delay = 8.591 ns ( 70.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.250ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR13 source 5.710 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR13\" to source register is 5.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns uIR13 1 CLK PIN_106 7 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 7; CLK Node = 'uIR13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR13 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -912 1192 1360 -896 "uIR13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.370 ns) 3.635 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.250 ns) + CELL(0.370 ns) = 3.635 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.620 ns" { uIR13 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.666 ns) 5.710 ns MAR-8:IR\|inst6 3 REG LCFF_X24_Y9_N19 19 " "Info: 3: + IC(1.409 ns) + CELL(0.666 ns) = 5.710 ns; Loc. = LCFF_X24_Y9_N19; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.051 ns ( 35.92 % ) " "Info: Total cell delay = 2.051 ns ( 35.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.659 ns ( 64.08 % ) " "Info: Total interconnect delay = 3.659 ns ( 64.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { uIR13 inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} } { 0.000ns 0.000ns 2.250ns 1.409ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.250ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { uIR13 inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} } { 0.000ns 0.000ns 2.250ns 1.409ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.433 ns - Shortest register register " "Info: - Shortest register to register delay is 5.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MAR-8:IR\|inst6 1 REG LCFF_X24_Y9_N19 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y9_N19; Fanout = 19; REG Node = 'MAR-8:IR\|inst6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { MAR-8:IR|inst6 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 640 448 512 720 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.624 ns) 1.083 ns select-2:B\|inst23~152 2 COMB LCCOMB_X24_Y9_N4 1 " "Info: 2: + IC(0.459 ns) + CELL(0.624 ns) = 1.083 ns; Loc. = LCCOMB_X24_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst23~152'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { MAR-8:IR|inst6 select-2:B|inst23~152 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.104 ns) + CELL(0.206 ns) 2.393 ns select-2:B\|inst23~153 3 COMB LCCOMB_X23_Y11_N2 4 " "Info: 3: + IC(1.104 ns) + CELL(0.206 ns) = 2.393 ns; Loc. = LCCOMB_X23_Y11_N2; Fanout = 4; COMB Node = 'select-2:B\|inst23~153'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { select-2:B|inst23~152 select-2:B|inst23~153 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.382 ns) + CELL(0.206 ns) 2.981 ns ALU:inst40\|74181:inst\|46~42 4 COMB LCCOMB_X23_Y11_N12 1 " "Info: 4: + IC(0.382 ns) + CELL(0.206 ns) = 2.981 ns; Loc. = LCCOMB_X23_Y11_N12; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst\|46~42'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.588 ns" { select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 968 504 568 1008 "46" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.079 ns) + CELL(0.206 ns) 4.266 ns ALU:inst40\|74181:inst\|80 5 COMB LCCOMB_X24_Y9_N10 9 " "Info: 5: + IC(1.079 ns) + CELL(0.206 ns) = 4.266 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { ALU:inst40|74181:inst|46~42 ALU:inst40|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.460 ns) 5.433 ns register-group:inst16\|MAR-8:inst2\|inst 6 REG LCFF_X23_Y9_N9 1 " "Info: 6: + IC(0.707 ns) + CELL(0.460 ns) = 5.433 ns; Loc. = LCFF_X23_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 31.33 % ) " "Info: Total cell delay = 1.702 ns ( 31.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.731 ns ( 68.67 % ) " "Info: Total interconnect delay = 3.731 ns ( 68.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { MAR-8:IR|inst6 select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.433 ns" { MAR-8:IR|inst6 {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|46~42 {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.459ns 1.104ns 0.382ns 1.079ns 0.707ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "12.236 ns" { uIR13 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "12.236 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.250ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 1.015ns 0.370ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.710 ns" { uIR13 inst51 MAR-8:IR|inst6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.710 ns" { uIR13 {} uIR13~combout {} inst51 {} MAR-8:IR|inst6 {} } { 0.000ns 0.000ns 2.250ns 1.409ns } { 0.000ns 1.015ns 0.370ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.433 ns" { MAR-8:IR|inst6 select-2:B|inst23~152 select-2:B|inst23~153 ALU:inst40|74181:inst|46~42 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.433 ns" { MAR-8:IR|inst6 {} select-2:B|inst23~152 {} select-2:B|inst23~153 {} ALU:inst40|74181:inst|46~42 {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.459ns 1.104ns 0.382ns 1.079ns 0.707ns } { 0.000ns 0.624ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "uIR12 50 " "Warning: Circuit may not operate. Detected 50 non-operational path(s) clocked by clock \"uIR12\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "register-group:inst16\|MAR-8:inst\|inst5 MAR-8:IR\|inst2 uIR12 1.289 ns " "Info: Found hold time violation between source  pin or register \"register-group:inst16\|MAR-8:inst\|inst5\" and destination pin or register \"MAR-8:IR\|inst2\" for clock \"uIR12\" (Hold time is 1.289 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.616 ns + Largest " "Info: + Largest clock skew is 4.616 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 destination 11.674 ns + Longest register " "Info: + Longest clock path from clock \"uIR12\" to destination register is 11.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.307 ns) + CELL(0.651 ns) 3.963 ns inst51 2 COMB LCCOMB_X32_Y9_N14 8 " "Info: 2: + IC(2.307 ns) + CELL(0.651 ns) = 3.963 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { uIR12 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.045 ns) + CELL(0.666 ns) 11.674 ns MAR-8:IR\|inst2 3 REG LCFF_X24_Y11_N27 2 " "Info: 3: + IC(7.045 ns) + CELL(0.666 ns) = 11.674 ns; Loc. = LCFF_X24_Y11_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.711 ns" { inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 19.89 % ) " "Info: Total cell delay = 2.322 ns ( 19.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.352 ns ( 80.11 % ) " "Info: Total interconnect delay = 9.352 ns ( 80.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { uIR12 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.307ns 7.045ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR12 source 7.058 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR12\" to source register is 7.058 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR12 1 CLK PIN_105 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_105; Fanout = 7; CLK Node = 'uIR12'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR12 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -896 1192 1360 -880 "uIR12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.278 ns) + CELL(0.202 ns) 3.485 ns inst45~14 2 COMB LCCOMB_X32_Y9_N18 1 " "Info: 2: + IC(2.278 ns) + CELL(0.202 ns) = 3.485 ns; Loc. = LCCOMB_X32_Y9_N18; Fanout = 1; COMB Node = 'inst45~14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.480 ns" { uIR12 inst45~14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1152 1200 -400 "inst45" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.206 ns) 4.053 ns register-group:inst16\|inst21 3 COMB LCCOMB_X32_Y9_N4 1 " "Info: 3: + IC(0.362 ns) + CELL(0.206 ns) = 4.053 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.568 ns" { inst45~14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 5.523 ns register-group:inst16\|inst21~clkctrl 4 COMB CLKCTRL_G6 8 " "Info: 4: + IC(1.470 ns) + CELL(0.000 ns) = 5.523 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 7.058 ns register-group:inst16\|MAR-8:inst\|inst5 5 REG LCFF_X23_Y10_N29 2 " "Info: 5: + IC(0.869 ns) + CELL(0.666 ns) = 7.058 ns; Loc. = LCFF_X23_Y10_N29; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.079 ns ( 29.46 % ) " "Info: Total cell delay = 2.079 ns ( 29.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.979 ns ( 70.54 % ) " "Info: Total interconnect delay = 4.979 ns ( 70.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.058 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.058 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.278ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { uIR12 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.307ns 7.045ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.058 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.058 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.278ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.329 ns - Shortest register register " "Info: - Shortest register to register delay is 3.329 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst\|inst5 1 REG LCFF_X23_Y10_N29 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y10_N29; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 544 448 512 624 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns select-2:A\|inst18 2 COMB LCCOMB_X23_Y10_N28 3 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X23_Y10_N28; Fanout = 3; COMB Node = 'select-2:A\|inst18'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:A|inst18 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 48 560 624 96 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.370 ns) 2.232 ns ALU:inst40\|74181:inst1\|47~251 3 COMB LCCOMB_X25_Y11_N14 3 " "Info: 3: + IC(1.469 ns) + CELL(0.370 ns) = 2.232 ns; Loc. = LCCOMB_X25_Y11_N14; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|47~251'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.839 ns" { select-2:A|inst18 ALU:inst40|74181:inst1|47~251 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 736 504 568 776 "47" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.619 ns) + CELL(0.370 ns) 3.221 ns ALU:inst40\|74181:inst1\|81 4 COMB LCCOMB_X24_Y11_N26 9 " "Info: 4: + IC(0.619 ns) + CELL(0.370 ns) = 3.221 ns; Loc. = LCCOMB_X24_Y11_N26; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|81'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|81 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 896 1248 1312 936 "81" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.329 ns MAR-8:IR\|inst2 5 REG LCFF_X24_Y11_N27 2 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 3.329 ns; Loc. = LCFF_X24_Y11_N27; Fanout = 2; REG Node = 'MAR-8:IR\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.241 ns ( 37.28 % ) " "Info: Total cell delay = 1.241 ns ( 37.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 62.72 % ) " "Info: Total interconnect delay = 2.088 ns ( 62.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:A|inst18 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:A|inst18 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|81 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.469ns 0.619ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 256 448 512 336 "inst2" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.674 ns" { uIR12 inst51 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.674 ns" { uIR12 {} uIR12~combout {} inst51 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 2.307ns 7.045ns } { 0.000ns 1.005ns 0.651ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.058 ns" { uIR12 inst45~14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst5 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "7.058 ns" { uIR12 {} uIR12~combout {} inst45~14 {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst5 {} } { 0.000ns 0.000ns 2.278ns 0.362ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.202ns 0.206ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.329 ns" { register-group:inst16|MAR-8:inst|inst5 select-2:A|inst18 ALU:inst40|74181:inst1|47~251 ALU:inst40|74181:inst1|81 MAR-8:IR|inst2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.329 ns" { register-group:inst16|MAR-8:inst|inst5 {} select-2:A|inst18 {} ALU:inst40|74181:inst1|47~251 {} ALU:inst40|74181:inst1|81 {} MAR-8:IR|inst2 {} } { 0.000ns 0.000ns 1.469ns 0.619ns 0.000ns } { 0.000ns 0.393ns 0.370ns 0.370ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "register-group:inst16\|MAR-8:inst\|inst7 uIR23 uIR14 9.390 ns register " "Info: tsu for register \"register-group:inst16\|MAR-8:inst\|inst7\" (data pin = \"uIR23\", clock pin = \"uIR14\") is 9.390 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.350 ns + Longest pin register " "Info: + Longest pin to register delay is 16.350 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.975 ns) 0.975 ns uIR23 1 PIN PIN_127 9 " "Info: 1: + IC(0.000 ns) + CELL(0.975 ns) = 0.975 ns; Loc. = PIN_127; Fanout = 9; PIN Node = 'uIR23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR23 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 560 -264 -96 576 "uIR23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.673 ns) + CELL(0.650 ns) 8.298 ns select-2:A\|inst23 2 COMB LCCOMB_X23_Y10_N0 5 " "Info: 2: + IC(6.673 ns) + CELL(0.650 ns) = 8.298 ns; Loc. = LCCOMB_X23_Y10_N0; Fanout = 5; COMB Node = 'select-2:A\|inst23'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.323 ns" { uIR23 select-2:A|inst23 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { 568 560 624 616 "inst23" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.206 ns) 9.218 ns ALU:inst40\|74182:inst2\|31~177 3 COMB LCCOMB_X23_Y11_N6 1 " "Info: 3: + IC(0.714 ns) + CELL(0.206 ns) = 9.218 ns; Loc. = LCCOMB_X23_Y11_N6; Fanout = 1; COMB Node = 'ALU:inst40\|74182:inst2\|31~177'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { select-2:A|inst23 ALU:inst40|74182:inst2|31~177 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.651 ns) 10.252 ns ALU:inst40\|74182:inst2\|31~178 4 COMB LCCOMB_X23_Y11_N0 3 " "Info: 4: + IC(0.383 ns) + CELL(0.651 ns) = 10.252 ns; Loc. = LCCOMB_X23_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~178'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.034 ns" { ALU:inst40|74182:inst2|31~177 ALU:inst40|74182:inst2|31~178 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.624 ns) 12.262 ns ALU:inst40\|74182:inst2\|31~179 5 COMB LCCOMB_X24_Y11_N16 3 " "Info: 5: + IC(1.386 ns) + CELL(0.624 ns) = 12.262 ns; Loc. = LCCOMB_X24_Y11_N16; Fanout = 3; COMB Node = 'ALU:inst40\|74182:inst2\|31~179'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.010 ns" { ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 } "NODE_NAME" } } { "74182.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74182.bdf" { { 696 464 528 736 "31" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.370 ns) 13.013 ns ALU:inst40\|74181:inst1\|69~5 6 COMB LCCOMB_X24_Y11_N12 3 " "Info: 6: + IC(0.381 ns) + CELL(0.370 ns) = 13.013 ns; Loc. = LCCOMB_X24_Y11_N12; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|69~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 712 1008 1072 784 "69" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.206 ns) 13.597 ns ALU:inst40\|74181:inst1\|74~68 7 COMB LCCOMB_X24_Y11_N22 1 " "Info: 7: + IC(0.378 ns) + CELL(0.206 ns) = 13.597 ns; Loc. = LCCOMB_X24_Y11_N22; Fanout = 1; COMB Node = 'ALU:inst40\|74181:inst1\|74~68'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.584 ns" { ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.368 ns) + CELL(0.206 ns) 14.171 ns ALU:inst40\|74181:inst1\|74~69 8 COMB LCCOMB_X24_Y11_N0 3 " "Info: 8: + IC(0.368 ns) + CELL(0.206 ns) = 14.171 ns; Loc. = LCCOMB_X24_Y11_N0; Fanout = 3; COMB Node = 'ALU:inst40\|74181:inst1\|74~69'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.574 ns" { ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 560 1128 1192 632 "74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.379 ns) + CELL(0.206 ns) 14.756 ns ALU:inst40\|74181:inst1\|77 9 COMB LCCOMB_X24_Y11_N30 9 " "Info: 9: + IC(0.379 ns) + CELL(0.206 ns) = 14.756 ns; Loc. = LCCOMB_X24_Y11_N30; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst1\|77'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 400 1248 1312 440 "77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.134 ns) + CELL(0.460 ns) 16.350 ns register-group:inst16\|MAR-8:inst\|inst7 10 REG LCFF_X23_Y10_N11 2 " "Info: 10: + IC(1.134 ns) + CELL(0.460 ns) = 16.350 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.554 ns ( 27.85 % ) " "Info: Total cell delay = 4.554 ns ( 27.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.796 ns ( 72.15 % ) " "Info: Total interconnect delay = 11.796 ns ( 72.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.350 ns" { uIR23 select-2:A|inst23 ALU:inst40|74182:inst2|31~177 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.350 ns" { uIR23 {} uIR23~combout {} select-2:A|inst23 {} ALU:inst40|74182:inst2|31~177 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.673ns 0.714ns 0.383ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.975ns 0.650ns 0.206ns 0.651ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "uIR14 destination 6.920 ns - Shortest register " "Info: - Shortest clock path from clock \"uIR14\" to destination register is 6.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns uIR14 1 CLK PIN_108 7 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_108; Fanout = 7; CLK Node = 'uIR14'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR14 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -928 1192 1360 -912 "uIR14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.259 ns) + CELL(0.651 ns) 3.915 ns register-group:inst16\|inst21 2 COMB LCCOMB_X32_Y9_N4 1 " "Info: 2: + IC(2.259 ns) + CELL(0.651 ns) = 3.915 ns; Loc. = LCCOMB_X32_Y9_N4; Fanout = 1; COMB Node = 'register-group:inst16\|inst21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.910 ns" { uIR14 register-group:inst16|inst21 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.000 ns) 5.385 ns register-group:inst16\|inst21~clkctrl 3 COMB CLKCTRL_G6 8 " "Info: 3: + IC(1.470 ns) + CELL(0.000 ns) = 5.385 ns; Loc. = CLKCTRL_G6; Fanout = 8; COMB Node = 'register-group:inst16\|inst21~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.470 ns" { register-group:inst16|inst21 register-group:inst16|inst21~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 24 232 296 72 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.869 ns) + CELL(0.666 ns) 6.920 ns register-group:inst16\|MAR-8:inst\|inst7 4 REG LCFF_X23_Y10_N11 2 " "Info: 4: + IC(0.869 ns) + CELL(0.666 ns) = 6.920 ns; Loc. = LCFF_X23_Y10_N11; Fanout = 2; REG Node = 'register-group:inst16\|MAR-8:inst\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 33.55 % ) " "Info: Total cell delay = 2.322 ns ( 33.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.598 ns ( 66.45 % ) " "Info: Total interconnect delay = 4.598 ns ( 66.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.259ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.350 ns" { uIR23 select-2:A|inst23 ALU:inst40|74182:inst2|31~177 ALU:inst40|74182:inst2|31~178 ALU:inst40|74182:inst2|31~179 ALU:inst40|74181:inst1|69~5 ALU:inst40|74181:inst1|74~68 ALU:inst40|74181:inst1|74~69 ALU:inst40|74181:inst1|77 register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.350 ns" { uIR23 {} uIR23~combout {} select-2:A|inst23 {} ALU:inst40|74182:inst2|31~177 {} ALU:inst40|74182:inst2|31~178 {} ALU:inst40|74182:inst2|31~179 {} ALU:inst40|74181:inst1|69~5 {} ALU:inst40|74181:inst1|74~68 {} ALU:inst40|74181:inst1|74~69 {} ALU:inst40|74181:inst1|77 {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 6.673ns 0.714ns 0.383ns 1.386ns 0.381ns 0.378ns 0.368ns 0.379ns 1.134ns } { 0.000ns 0.975ns 0.650ns 0.206ns 0.651ns 0.624ns 0.370ns 0.206ns 0.206ns 0.206ns 0.460ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.920 ns" { uIR14 register-group:inst16|inst21 register-group:inst16|inst21~clkctrl register-group:inst16|MAR-8:inst|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "6.920 ns" { uIR14 {} uIR14~combout {} register-group:inst16|inst21 {} register-group:inst16|inst21~clkctrl {} register-group:inst16|MAR-8:inst|inst7 {} } { 0.000ns 0.000ns 2.259ns 1.470ns 0.869ns } { 0.000ns 1.005ns 0.651ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "START LDB7 register-group:inst16\|MAR-8:inst2\|inst7 24.884 ns register " "Info: tco from clock \"START\" to destination pin \"LDB7\" through register \"register-group:inst16\|MAR-8:inst2\|inst7\" is 24.884 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START source 16.079 ns + Longest register " "Info: + Longest clock path from clock \"START\" to source register is 16.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.970 ns) 4.352 ns halt:inst\|inst3 2 REG LCFF_X32_Y9_N17 1 " "Info: 2: + IC(2.398 ns) + CELL(0.970 ns) = 4.352 ns; Loc. = LCFF_X32_Y9_N17; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 5.185 ns halt:inst\|inst5 3 COMB LCCOMB_X32_Y9_N10 1 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 5.185 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 6.470 ns inst3 4 REG LCFF_X32_Y9_N9 10 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 6.470 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.478 ns inst51 5 COMB LCCOMB_X32_Y9_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.478 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 9.857 ns MAR-8:IR\|inst7 6 REG LCFF_X24_Y9_N9 23 " "Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 9.857 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.624 ns) 11.996 ns register-group:inst16\|inst13 7 COMB LCCOMB_X32_Y9_N12 1 " "Info: 7: + IC(1.515 ns) + CELL(0.624 ns) = 11.996 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.000 ns) 14.542 ns register-group:inst16\|inst13~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.546 ns) + CELL(0.000 ns) = 14.542 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 16.079 ns register-group:inst16\|MAR-8:inst2\|inst7 9 REG LCFF_X23_Y9_N17 1 " "Info: 9: + IC(0.871 ns) + CELL(0.666 ns) = 16.079 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.098 ns ( 37.93 % ) " "Info: Total cell delay = 6.098 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.981 ns ( 62.07 % ) " "Info: Total interconnect delay = 9.981 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.079 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.079 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.501 ns + Longest register pin " "Info: + Longest register to pin delay is 8.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns register-group:inst16\|MAR-8:inst2\|inst7 1 REG LCFF_X23_Y9_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y9_N17; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.149 ns) + CELL(0.206 ns) 1.355 ns select-2:B\|inst16~128 2 COMB LCCOMB_X24_Y10_N30 1 " "Info: 2: + IC(1.149 ns) + CELL(0.206 ns) = 1.355 ns; Loc. = LCCOMB_X24_Y10_N30; Fanout = 1; COMB Node = 'select-2:B\|inst16~128'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.355 ns" { register-group:inst16|MAR-8:inst2|inst7 select-2:B|inst16~128 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.624 ns) 2.355 ns select-2:B\|inst16~129 3 COMB LCCOMB_X24_Y10_N12 1 " "Info: 3: + IC(0.376 ns) + CELL(0.624 ns) = 2.355 ns; Loc. = LCCOMB_X24_Y10_N12; Fanout = 1; COMB Node = 'select-2:B\|inst16~129'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { select-2:B|inst16~128 select-2:B|inst16~129 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.206 ns) 2.915 ns select-2:B\|inst16~130 4 COMB LCCOMB_X24_Y10_N24 3 " "Info: 4: + IC(0.354 ns) + CELL(0.206 ns) = 2.915 ns; Loc. = LCCOMB_X24_Y10_N24; Fanout = 3; COMB Node = 'select-2:B\|inst16~130'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.560 ns" { select-2:B|inst16~129 select-2:B|inst16~130 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -160 560 624 -112 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.480 ns) + CELL(3.106 ns) 8.501 ns LDB7 5 PIN PIN_150 0 " "Info: 5: + IC(2.480 ns) + CELL(3.106 ns) = 8.501 ns; Loc. = PIN_150; Fanout = 0; PIN Node = 'LDB7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.586 ns" { select-2:B|inst16~130 LDB7 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 320 776 952 336 "LDB7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.142 ns ( 48.72 % ) " "Info: Total cell delay = 4.142 ns ( 48.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.359 ns ( 51.28 % ) " "Info: Total interconnect delay = 4.359 ns ( 51.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { register-group:inst16|MAR-8:inst2|inst7 select-2:B|inst16~128 select-2:B|inst16~129 select-2:B|inst16~130 LDB7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { register-group:inst16|MAR-8:inst2|inst7 {} select-2:B|inst16~128 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} LDB7 {} } { 0.000ns 1.149ns 0.376ns 0.354ns 2.480ns } { 0.000ns 0.206ns 0.624ns 0.206ns 3.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.079 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.079 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst7 {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.501 ns" { register-group:inst16|MAR-8:inst2|inst7 select-2:B|inst16~128 select-2:B|inst16~129 select-2:B|inst16~130 LDB7 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.501 ns" { register-group:inst16|MAR-8:inst2|inst7 {} select-2:B|inst16~128 {} select-2:B|inst16~129 {} select-2:B|inst16~130 {} LDB7 {} } { 0.000ns 1.149ns 0.376ns 0.354ns 2.480ns } { 0.000ns 0.206ns 0.624ns 0.206ns 3.106ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "uIR21 LDB6 16.088 ns Longest " "Info: Longest tpd from source pin \"uIR21\" to destination pin \"LDB6\" is 16.088 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns uIR21 1 PIN PIN_117 10 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_117; Fanout = 10; PIN Node = 'uIR21'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR21 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 800 -264 -96 816 "uIR21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.215 ns) + CELL(0.206 ns) 8.416 ns select-2:B\|inst2 2 COMB LCCOMB_X23_Y9_N4 1 " "Info: 2: + IC(7.215 ns) + CELL(0.206 ns) = 8.416 ns; Loc. = LCCOMB_X23_Y9_N4; Fanout = 1; COMB Node = 'select-2:B\|inst2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.421 ns" { uIR21 select-2:B|inst2 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -80 392 456 -32 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.449 ns) + CELL(0.624 ns) 10.489 ns select-2:B\|inst17~131 3 COMB LCCOMB_X25_Y11_N26 3 " "Info: 3: + IC(1.449 ns) + CELL(0.624 ns) = 10.489 ns; Loc. = LCCOMB_X25_Y11_N26; Fanout = 3; COMB Node = 'select-2:B\|inst17~131'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.073 ns" { select-2:B|inst2 select-2:B|inst17~131 } "NODE_NAME" } } { "select-2.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/select-2.bdf" { { -56 560 624 -8 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.483 ns) + CELL(3.116 ns) 16.088 ns LDB6 4 PIN PIN_149 0 " "Info: 4: + IC(2.483 ns) + CELL(3.116 ns) = 16.088 ns; Loc. = PIN_149; Fanout = 0; PIN Node = 'LDB6'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { select-2:B|inst17~131 LDB6 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 304 776 952 320 "LDB6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.941 ns ( 30.71 % ) " "Info: Total cell delay = 4.941 ns ( 30.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.147 ns ( 69.29 % ) " "Info: Total interconnect delay = 11.147 ns ( 69.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.088 ns" { uIR21 select-2:B|inst2 select-2:B|inst17~131 LDB6 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.088 ns" { uIR21 {} uIR21~combout {} select-2:B|inst2 {} select-2:B|inst17~131 {} LDB6 {} } { 0.000ns 0.000ns 7.215ns 1.449ns 2.483ns } { 0.000ns 0.995ns 0.206ns 0.624ns 3.116ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "register-group:inst16\|MAR-8:inst2\|inst uIR15 START 6.972 ns register " "Info: th for register \"register-group:inst16\|MAR-8:inst2\|inst\" (data pin = \"uIR15\", clock pin = \"START\") is 6.972 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "START destination 16.079 ns + Longest register " "Info: + Longest clock path from clock \"START\" to destination register is 16.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns START 1 CLK PIN_80 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 1; CLK Node = 'START'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { START } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -512 -800 -632 -496 "START" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.398 ns) + CELL(0.970 ns) 4.352 ns halt:inst\|inst3 2 REG LCFF_X32_Y9_N17 1 " "Info: 2: + IC(2.398 ns) + CELL(0.970 ns) = 4.352 ns; Loc. = LCFF_X32_Y9_N17; Fanout = 1; REG Node = 'halt:inst\|inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { START halt:inst|inst3 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 144 320 384 224 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.370 ns) 5.185 ns halt:inst\|inst5 3 COMB LCCOMB_X32_Y9_N10 1 " "Info: 3: + IC(0.463 ns) + CELL(0.370 ns) = 5.185 ns; Loc. = LCCOMB_X32_Y9_N10; Fanout = 1; COMB Node = 'halt:inst\|inst5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { halt:inst|inst3 halt:inst|inst5 } "NODE_NAME" } } { "halt.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/halt.bdf" { { 72 448 512 120 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.970 ns) 6.470 ns inst3 4 REG LCFF_X32_Y9_N9 10 " "Info: 4: + IC(0.315 ns) + CELL(0.970 ns) = 6.470 ns; Loc. = LCFF_X32_Y9_N9; Fanout = 10; REG Node = 'inst3'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { halt:inst|inst5 inst3 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -576 -232 -168 -496 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.464 ns) + CELL(0.544 ns) 7.478 ns inst51 5 COMB LCCOMB_X32_Y9_N14 8 " "Info: 5: + IC(0.464 ns) + CELL(0.544 ns) = 7.478 ns; Loc. = LCCOMB_X32_Y9_N14; Fanout = 8; COMB Node = 'inst51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.008 ns" { inst3 inst51 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { -464 1872 1920 -400 "inst51" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.409 ns) + CELL(0.970 ns) 9.857 ns MAR-8:IR\|inst7 6 REG LCFF_X24_Y9_N9 23 " "Info: 6: + IC(1.409 ns) + CELL(0.970 ns) = 9.857 ns; Loc. = LCFF_X24_Y9_N9; Fanout = 23; REG Node = 'MAR-8:IR\|inst7'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.379 ns" { inst51 MAR-8:IR|inst7 } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 736 448 512 816 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.624 ns) 11.996 ns register-group:inst16\|inst13 7 COMB LCCOMB_X32_Y9_N12 1 " "Info: 7: + IC(1.515 ns) + CELL(0.624 ns) = 11.996 ns; Loc. = LCCOMB_X32_Y9_N12; Fanout = 1; COMB Node = 'register-group:inst16\|inst13'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.139 ns" { MAR-8:IR|inst7 register-group:inst16|inst13 } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.546 ns) + CELL(0.000 ns) 14.542 ns register-group:inst16\|inst13~clkctrl 8 COMB CLKCTRL_G1 8 " "Info: 8: + IC(2.546 ns) + CELL(0.000 ns) = 14.542 ns; Loc. = CLKCTRL_G1; Fanout = 8; COMB Node = 'register-group:inst16\|inst13~clkctrl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.546 ns" { register-group:inst16|inst13 register-group:inst16|inst13~clkctrl } "NODE_NAME" } } { "register-group.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/register-group.bdf" { { 488 168 232 536 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.666 ns) 16.079 ns register-group:inst16\|MAR-8:inst2\|inst 9 REG LCFF_X23_Y9_N9 1 " "Info: 9: + IC(0.871 ns) + CELL(0.666 ns) = 16.079 ns; Loc. = LCFF_X23_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.098 ns ( 37.93 % ) " "Info: Total cell delay = 6.098 ns ( 37.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.981 ns ( 62.07 % ) " "Info: Total interconnect delay = 9.981 ns ( 62.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.079 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.079 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.413 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns uIR15 1 PIN PIN_110 3 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_110; Fanout = 3; PIN Node = 'uIR15'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { uIR15 } "NODE_NAME" } } { "TOTAL.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/TOTAL.bdf" { { 96 -264 -96 112 "uIR15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.638 ns) + CELL(0.623 ns) 8.246 ns ALU:inst40\|74181:inst\|80 2 COMB LCCOMB_X24_Y9_N10 9 " "Info: 2: + IC(6.638 ns) + CELL(0.623 ns) = 8.246 ns; Loc. = LCCOMB_X24_Y9_N10; Fanout = 9; COMB Node = 'ALU:inst40\|74181:inst\|80'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "7.261 ns" { uIR15 ALU:inst40|74181:inst|80 } "NODE_NAME" } } { "74181.bdf" "" { Schematic "c:/altera/81/quartus/libraries/others/maxplus2/74181.bdf" { { 1096 1248 1312 1136 "80" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.707 ns) + CELL(0.460 ns) 9.413 ns register-group:inst16\|MAR-8:inst2\|inst 3 REG LCFF_X23_Y9_N9 1 " "Info: 3: + IC(0.707 ns) + CELL(0.460 ns) = 9.413 ns; Loc. = LCFF_X23_Y9_N9; Fanout = 1; REG Node = 'register-group:inst16\|MAR-8:inst2\|inst'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.167 ns" { ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "MAR-8.bdf" "" { Schematic "G:/CCP-DESIGN/Lesson4/TOTAL - 副本/MAR-8.bdf" { { 64 448 512 144 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.068 ns ( 21.97 % ) " "Info: Total cell delay = 2.068 ns ( 21.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.345 ns ( 78.03 % ) " "Info: Total interconnect delay = 7.345 ns ( 78.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.413 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.413 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 6.638ns 0.707ns } { 0.000ns 0.985ns 0.623ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.079 ns" { START halt:inst|inst3 halt:inst|inst5 inst3 inst51 MAR-8:IR|inst7 register-group:inst16|inst13 register-group:inst16|inst13~clkctrl register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.079 ns" { START {} START~combout {} halt:inst|inst3 {} halt:inst|inst5 {} inst3 {} inst51 {} MAR-8:IR|inst7 {} register-group:inst16|inst13 {} register-group:inst16|inst13~clkctrl {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 2.398ns 0.463ns 0.315ns 0.464ns 1.409ns 1.515ns 2.546ns 0.871ns } { 0.000ns 0.984ns 0.970ns 0.370ns 0.970ns 0.544ns 0.970ns 0.624ns 0.000ns 0.666ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "9.413 ns" { uIR15 ALU:inst40|74181:inst|80 register-group:inst16|MAR-8:inst2|inst } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "9.413 ns" { uIR15 {} uIR15~combout {} ALU:inst40|74181:inst|80 {} register-group:inst16|MAR-8:inst2|inst {} } { 0.000ns 0.000ns 6.638ns 0.707ns } { 0.000ns 0.985ns 0.623ns 0.460ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 8 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "163 " "Info: Peak virtual memory: 163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 21 21:52:08 2024 " "Info: Processing ended: Tue May 21 21:52:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
