# vsim -cvgperinstance -vopt -voptargs="+acc" -coverage -sva -c -do " log -r /* ;coverage save -onexit mem_cov1;run -all; exit" -wlf wave_file1.wlf -l test1.log -sv_seed random work.top "+UVM_TESTNAME=small_packet" "+UVM_OBJECTION_TRACE" 
# Start time: 12:42:37 on Jul 21,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "fsm(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.router_if(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.router_pkg(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.top(fast)
# Loading work.router_if(fast__2)
# Loading work.router_if(fast__3)
# Loading work.topblock(fast)
# Loading work.fsm(fast)
# Loading work.register(fast)
# Loading work.sync(fast)
# Loading work.fifo(fast)
# Loading /home/cad/eda/Mentor_Graphics/Questasim/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# ** Warning: (vsim-8634) Code was not compiled with coverage options.
# Sv_Seed = 2814852345
#  log -r /* 
# coverage save -onexit mem_cov1
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test small_packet...
# ----------------------'{m_leaf_name:"src_cfg[0]", m_inst_id:489, use_uvm_seeding:1, m_inst_count:491, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in, is_active:UVM_ACTIVE, type_name:"source_config"}
# ---------------------'{m_leaf_name:"dst_cfg[0]", m_inst_id:491, use_uvm_seeding:1, m_inst_count:493, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in0, is_active:UVM_ACTIVE, type_name:"destination_config"}
# ---------------------'{m_leaf_name:"dst_cfg[1]", m_inst_id:493, use_uvm_seeding:1, m_inst_count:495, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in1, is_active:UVM_ACTIVE, type_name:"destination_config"}
# ---------------------'{m_leaf_name:"dst_cfg[2]", m_inst_id:495, use_uvm_seeding:1, m_inst_count:497, __m_uvm_status_container:@uvm_status_container@1, vif:/top/in2, is_active:UVM_ACTIVE, type_name:"destination_config"}
# UVM_INFO @ 0: reporter [UVMTOP] UVM testbench topology:
# --------------------------------------------------------------------
# Name                         Type                        Size  Value
# --------------------------------------------------------------------
# uvm_test_top                 small_packet                -     @481 
#   env                        router_env                  -     @501 
#     dst_top                  router_destination_top      -     @516 
#       dst[0]                 destination_agent           -     @531 
#         dst_drv              destination_driver          -     @575 
#           rsp_port           uvm_analysis_port           -     @590 
#           seq_item_port      uvm_seq_item_pull_port      -     @582 
#         dst_mon              destination_monitor         -     @560 
#           ap                 uvm_analysis_port           -     @567 
#         dst_sqrh             destination_sequencer       -     @598 
#           rsp_export         uvm_analysis_export         -     @605 
#           seq_item_export    uvm_seq_item_pull_imp       -     @699 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#       dst[1]                 destination_agent           -     @542 
#         dst_drv              destination_driver          -     @731 
#           rsp_port           uvm_analysis_port           -     @746 
#           seq_item_port      uvm_seq_item_pull_port      -     @738 
#         dst_mon              destination_monitor         -     @716 
#           ap                 uvm_analysis_port           -     @723 
#         dst_sqrh             destination_sequencer       -     @754 
#           rsp_export         uvm_analysis_export         -     @761 
#           seq_item_export    uvm_seq_item_pull_imp       -     @855 
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#       dst[2]                 destination_agent           -     @550 
#         dst_drv              destination_driver          -     @887 
#           rsp_port           uvm_analysis_port           -     @902 
#           seq_item_port      uvm_seq_item_pull_port      -     @894 
#         dst_mon              destination_monitor         -     @872 
#           ap                 uvm_analysis_port           -     @879 
#         dst_sqrh             destination_sequencer       -     @910 
#           rsp_export         uvm_analysis_export         -     @917 
#           seq_item_export    uvm_seq_item_pull_imp       -     @1011
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
#     sb                       router_scoreboard           -     @523 
#       fifo_dst[0]            uvm_tlm_analysis_fifo #(T)  -     @1074
#         analysis_export      uvm_analysis_imp            -     @1113
#         get_ap               uvm_analysis_port           -     @1105
#         get_peek_export      uvm_get_peek_imp            -     @1089
#         put_ap               uvm_analysis_port           -     @1097
#         put_export           uvm_put_imp                 -     @1081
#       fifo_dst[1]            uvm_tlm_analysis_fifo #(T)  -     @1121
#         analysis_export      uvm_analysis_imp            -     @1160
#         get_ap               uvm_analysis_port           -     @1152
#         get_peek_export      uvm_get_peek_imp            -     @1136
#         put_ap               uvm_analysis_port           -     @1144
#         put_export           uvm_put_imp                 -     @1128
#       fifo_dst[2]            uvm_tlm_analysis_fifo #(T)  -     @1168
#         analysis_export      uvm_analysis_imp            -     @1207
#         get_ap               uvm_analysis_port           -     @1199
#         get_peek_export      uvm_get_peek_imp            -     @1183
#         put_ap               uvm_analysis_port           -     @1191
#         put_export           uvm_put_imp                 -     @1175
#       fifo_src               uvm_tlm_analysis_fifo #(T)  -     @1027
#         analysis_export      uvm_analysis_imp            -     @1066
#         get_ap               uvm_analysis_port           -     @1058
#         get_peek_export      uvm_get_peek_imp            -     @1042
#         put_ap               uvm_analysis_port           -     @1050
#         put_export           uvm_put_imp                 -     @1034
#     src_top                  router_source_top           -     @509 
#       src[0]                 source_agent                -     @1216
#         src_drv              source_driver               -     @1244
#           rsp_port           uvm_analysis_port           -     @1259
#           seq_item_port      uvm_seq_item_pull_port      -     @1251
#         src_mon              source_monitor              -     @1229
#           ap                 uvm_analysis_port           -     @1236
#         src_sqrh             source_sequencer            -     @1267
#           rsp_export         uvm_analysis_export         -     @1274
#           seq_item_export    uvm_seq_item_pull_imp       -     @1368
#           arbitration_queue  array                       0     -    
#           lock_queue         array                       0     -    
#           num_last_reqs      integral                    32    'd1  
#           num_last_rsps      integral                    32    'd1  
# --------------------------------------------------------------------
# 
# the address is 0
# UVM_INFO @ 0: run [OBJTN_TRC] Object uvm_test_top raised 1 objection(s): count=1  total=1
# UVM_INFO @ 0: run [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top): count=0  total=1
# ** Error: Assertion error.
#    Time: 70 ns Started: 50 ns  Scope: top File: ../top/top.sv Line: 93
# ** Error: Assertion error.
#    Time: 70 ns Started: 50 ns  Scope: top File: ../top/top.sv Line: 94
# ** Error: Assertion error.
#    Time: 70 ns Started: 50 ns  Scope: top File: ../top/top.sv Line: 95
# ** Error: Assertion error.
#    Time: 90 ns Started: 70 ns  Scope: top File: ../top/top.sv Line: 87
# UVM_INFO ../source/source_driver.sv(63) @ 290: uvm_test_top.env.src_top.src[0].src_drv [DRIVER] THE DATA TO DUT IS
# ---------------------------------------------------------------------------------------------------
# Name                           Type        Size  Value                                             
# ---------------------------------------------------------------------------------------------------
# req                            source_xtn  -     @1421                                             
#   begin_time                   time        64    30                                                
#   depth                        int         32    'd2                                               
#   parent sequence (name)       string      9     small_pkt                                         
#   parent sequence (full name)  string      50    uvm_test_top.env.src_top.src[0].src_sqrh.small_pkt
#   sequencer                    string      40    uvm_test_top.env.src_top.src[0].src_sqrh          
#   header                       integral    8     'h2c                                              
#   payload[0]                   integral    8     'h29                                              
#   payload[1]                   integral    8     'hfe                                              
#   payload[2]                   integral    8     'h4c                                              
#   payload[3]                   integral    8     'h4c                                              
#   payload[4]                   integral    8     'h52                                              
#   payload[5]                   integral    8     'hc1                                              
#   payload[6]                   integral    8     'h2c                                              
#   payload[7]                   integral    8     'hf3                                              
#   payload[8]                   integral    8     'hdb                                              
#   payload[9]                   integral    8     'h30                                              
#   payload[10]                  integral    8     'hf5                                              
#   parity                       integral    8     'ha9                                              
#   error                        integral    1     'b0                                               
# ---------------------------------------------------------------------------------------------------
