From 72bcea366a866ead85f9883d06475516ac64a850 Mon Sep 17 00:00:00 2001
From: michael-west <michael.west@ettus.com>
Date: Wed, 26 Mar 2014 15:59:30 -0700
Subject: [PATCH 03/31] Changed all references to Catalina to AD9361

---
 host/docs/usrp_b200.rst |   10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/host/docs/usrp_b200.rst b/host/docs/usrp_b200.rst
index 1b0d7b7..3fd9dac 100644
--- a/host/docs/usrp_b200.rst
+++ b/host/docs/usrp_b200.rst
@@ -165,7 +165,7 @@ Component ID     Description                         Details
  J603            Upstream Voltage Regulation         | 3.3 V supply
                  Test Point                          | Pin 1 - 3.7 V
                                                      | Pin 2 - gnd
- J604            Catalina Supply Test Point          | Pin 1 - 1.3 V
+ J604            AD9361 Supply Test Point            | Pin 1 - 1.3 V
                                                      | Pin 2 - gnd
  J605            FPGA Supply Test Point              | Pin 1 - 1.2 V
                                                      | Pin 2 - gnd
@@ -176,12 +176,12 @@ Component ID     Description                         Details
                                                      | Pin 2 - gnd
  T600            External Voltage Supply
                  Test Point
- T601            1.3 V Catalina Power Good
+ T601            1.3 V AD9361 Power Good
                  Test Point
- T602            1.3 V Catalina Synthesizer
+ T602            1.3 V AD9361 Synthesizer
                  Power Good Test Point
- TP302           Catalina AUX DAC1 Test Point
- TP303           Catalina AUX DAC2 Test Point
+ TP302           AD9361 AUX DAC1 Test Point
+ TP303           AD9361 AUX DAC2 Test Point
  T700            Not connected
  T701            Not connected
  T702            FX3 External Clock In               | Not used
-- 
1.7.10.4

