//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:26 AM
//
//
module testbench;
	reg [0:10] indata_array;
	reg bench_reset;
	wire bench_clk;
	wire bench_rst;
	wire bench_wr_en;
	wire bench_rd_en;
	wire [7:0]bench_din;
	wire [7:0]bench_dout;
	wire bench_a_full;
	wire bench_full;
	wire bench_a_empty;
	wire bench_empty;



	assign bench_clk = indata_array[0:0];
	assign bench_rst = indata_array[1:1];
	assign bench_wr_en = indata_array[2:2];
	assign bench_rd_en = indata_array[3:3];
	assign bench_din = indata_array[4:11];

	initial
	begin
    $dumpfile("90.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	axi_protocol_converter_v2_1_b2s_simple_fifo inst(
        .clk(bench_clk), 
        .rst(bench_rst), 
        .wr_en(bench_wr_en), 
        .rd_en(bench_rd_en), 
        .din(bench_din), 
        .dout(bench_dout), 
        .a_full(bench_a_full), 
        .full(bench_full), 
        .a_empty(bench_a_empty), 
        .empty(bench_empty)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk = %b , rst = %b , wr_en = %b , rd_en = %b , din = %b , dout = %b , a_full = %b , full = %b , a_empty = %b , empty = %b  ",
			bench_reset, bench_clk, bench_rst, bench_wr_en, bench_rd_en, bench_din, bench_dout, bench_a_full, bench_full, bench_a_empty, bench_empty);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
