
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.418043                       # Number of seconds simulated
sim_ticks                                418042701837                       # Number of ticks simulated
final_tick                               751043064141                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 296720                       # Simulator instruction rate (inst/s)
host_op_rate                                   296720                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41347239                       # Simulator tick rate (ticks/s)
host_mem_usage                                2356480                       # Number of bytes of host memory used
host_seconds                                 10110.54                       # Real time elapsed on the host
sim_insts                                  3000000008                       # Number of instructions simulated
sim_ops                                    3000000008                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst        55872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data     42843008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           42898880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst        55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         55872                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     15154752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15154752                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst          873                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data       669422                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              670295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        236793                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             236793                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst       133651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data    102484765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             102618416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst       133651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           133651                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        36251684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             36251684                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        36251684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst       133651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data    102484765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            138870100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      670295                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                     236793                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                    670295                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                   236793                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                   42898880                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                15154752                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd             42898880                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr             15154752                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                     67                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0               40544                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1               40059                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2               41522                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3               41708                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4               42312                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5               42038                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6               42142                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7               42096                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8               42234                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9               41803                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10              43559                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11              41633                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12              42810                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13              42502                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14              42511                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15              40755                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0               14870                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1               14709                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2               14960                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3               15159                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4               14593                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5               15077                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6               14824                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7               15144                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8               14610                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9               14934                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10              14950                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11              14170                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12              14503                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13              14798                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14              14636                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15              14856                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  418041551322                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                670295                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6               236793                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                  555177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   64801                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   34625                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                    8503                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                   10222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                   10290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                   10296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                   10296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                   10296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                   10296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                   10296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                   10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                   10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       144860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    400.709098                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.696661                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev  1032.433478                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-65        79898     55.16%     55.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-129        19712     13.61%     68.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-193         8518      5.88%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-257         5291      3.65%     78.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-321         3786      2.61%     80.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-385         2828      1.95%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-449         2142      1.48%     84.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-513         1907      1.32%     85.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-577         1487      1.03%     86.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-641         1246      0.86%     87.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704-705         1179      0.81%     88.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-769         1186      0.82%     89.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832-833         1031      0.71%     89.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-897          785      0.54%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960-961          666      0.46%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1025          660      0.46%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088-1089          499      0.34%     91.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152-1153          455      0.31%     92.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216-1217          503      0.35%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280-1281          508      0.35%     92.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344-1345          434      0.30%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408-1409          457      0.32%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472-1473         1267      0.87%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536-1537          519      0.36%     94.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600-1601          434      0.30%     94.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664-1665          371      0.26%     95.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1728-1729          295      0.20%     95.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1792-1793          346      0.24%     95.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1856-1857          219      0.15%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1920-1921          230      0.16%     95.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1984-1985          180      0.12%     95.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048-2049          237      0.16%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112-2113          142      0.10%     96.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2176-2177          156      0.11%     96.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2240-2241          126      0.09%     96.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2304-2305          186      0.13%     96.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2368-2369          133      0.09%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2432-2433          112      0.08%     96.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2496-2497          134      0.09%     96.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2560-2561          143      0.10%     96.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2624-2625          127      0.09%     97.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2688-2689           93      0.06%     97.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2752-2753           80      0.06%     97.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2816-2817          127      0.09%     97.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2880-2881           71      0.05%     97.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2944-2945           88      0.06%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3008-3009           82      0.06%     97.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3072-3073           83      0.06%     97.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3136-3137           78      0.05%     97.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3200-3201           68      0.05%     97.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3264-3265           56      0.04%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3328-3329           87      0.06%     97.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3392-3393           32      0.02%     97.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3456-3457           46      0.03%     97.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3520-3521           73      0.05%     97.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3584-3585           64      0.04%     97.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3648-3649           66      0.05%     97.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3712-3713           40      0.03%     97.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3776-3777           41      0.03%     97.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3840-3841           74      0.05%     97.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3904-3905           50      0.03%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::3968-3969           60      0.04%     98.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4032-4033           44      0.03%     98.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4096-4097           44      0.03%     98.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4160-4161           50      0.03%     98.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4224-4225           49      0.03%     98.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4288-4289           32      0.02%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4352-4353           38      0.03%     98.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4416-4417           40      0.03%     98.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4480-4481           35      0.02%     98.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4544-4545           34      0.02%     98.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4608-4609           28      0.02%     98.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4672-4673           47      0.03%     98.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4736-4737           32      0.02%     98.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4800-4801           85      0.06%     98.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4864-4865          113      0.08%     98.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4928-4929           51      0.04%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::4992-4993           34      0.02%     98.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5056-5057           44      0.03%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5120-5121           43      0.03%     98.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5184-5185           34      0.02%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5248-5249           27      0.02%     98.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5312-5313           31      0.02%     98.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5376-5377           34      0.02%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5440-5441           29      0.02%     98.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5504-5505           20      0.01%     98.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5568-5569           27      0.02%     98.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5632-5633           35      0.02%     98.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5696-5697           22      0.02%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5760-5761           24      0.02%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5824-5825           29      0.02%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5888-5889           20      0.01%     98.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::5952-5953           26      0.02%     98.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6016-6017           25      0.02%     98.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6080-6081           22      0.02%     98.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6144-6145           24      0.02%     98.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6208-6209           24      0.02%     98.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6272-6273           28      0.02%     98.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6336-6337           24      0.02%     98.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6400-6401           20      0.01%     98.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6464-6465           30      0.02%     98.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6528-6529           19      0.01%     99.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6592-6593           17      0.01%     99.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6656-6657           28      0.02%     99.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6720-6721           13      0.01%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6784-6785           13      0.01%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6848-6849           12      0.01%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6912-6913           21      0.01%     99.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::6976-6977           18      0.01%     99.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7040-7041           10      0.01%     99.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7104-7105            9      0.01%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7168-7169            9      0.01%     99.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7232-7233            7      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7296-7297            7      0.00%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7360-7361           12      0.01%     99.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7424-7425           13      0.01%     99.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7488-7489           14      0.01%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7552-7553            9      0.01%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7616-7617            4      0.00%     99.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7680-7681           13      0.01%     99.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7744-7745           13      0.01%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7808-7809            8      0.01%     99.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7872-7873            6      0.00%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::7936-7937           10      0.01%     99.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8000-8001           20      0.01%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8064-8065            9      0.01%     99.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8128-8129           32      0.02%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8192-8193         1027      0.71%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8256-8257           34      0.02%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8320-8321            1      0.00%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8384-8385            8      0.01%     99.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8512-8513            5      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8576-8577            2      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8640-8641            1      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8704-8705            5      0.00%     99.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8768-8769            4      0.00%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8832-8833            8      0.01%     99.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8896-8897           18      0.01%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::8960-8961            5      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9088-9089            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9152-9153            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9472-9473            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::9600-9601            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       144860                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                   7853566251                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat             20584928751                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                 3351140000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                9380222500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     11717.75                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  13995.57                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                30713.32                       # Average memory access latency
system.mem_ctrls.avgRdBW                       102.62                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                        36.25                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW               102.62                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                36.25                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         1.08                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.05                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.73                       # Average write queue length over time
system.mem_ctrls.readRowHits                   611472                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  150681                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     460861.08                       # Average gap between requests
system.membus.throughput                    138870100                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq              521133                       # Transaction distribution
system.membus.trans_dist::ReadResp             521133                       # Transaction distribution
system.membus.trans_dist::Writeback            236793                       # Transaction distribution
system.membus.trans_dist::ReadExReq            149162                       # Transaction distribution
system.membus.trans_dist::ReadExResp           149162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1577383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1577383                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port     58053632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total            58053632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus               58053632                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy           932876856                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2138992515                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       327640538                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    243802296                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      8564077                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    219140402                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       197741154                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     90.234914                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        20612945                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect        31700                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            405641069                       # DTB read hits
system.switch_cpus.dtb.read_misses             629026                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        406270095                       # DTB read accesses
system.switch_cpus.dtb.write_hits           218053459                       # DTB write hits
system.switch_cpus.dtb.write_misses            107652                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       218161111                       # DTB write accesses
system.switch_cpus.dtb.data_hits            623694528                       # DTB hits
system.switch_cpus.dtb.data_misses             736678                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses        624431206                       # DTB accesses
system.switch_cpus.itb.fetch_hits           292962801                       # ITB hits
system.switch_cpus.itb.fetch_misses             58283                       # ITB misses
system.switch_cpus.itb.fetch_acv                    3                       # ITB acv
system.switch_cpus.itb.fetch_accesses       293021084                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                  925                       # Number of system calls
system.switch_cpus.numCycles               1255383489                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    587709019                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2282732552                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           327640538                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    218354099                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             440286482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles        30338405                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles      187630730                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          754                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles       419350                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.IcacheWaitRetryStallCycles          308                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.CacheLines         292962801                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes       3988775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   1237675239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.844371                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.945232                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        797388757     64.43%     64.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1         52624135      4.25%     68.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         55268827      4.47%     73.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         31245711      2.52%     75.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         53616355      4.33%     80.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5         29106472      2.35%     82.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         25055010      2.02%     84.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7         31453986      2.54%     86.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        161915986     13.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   1237675239                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.260988                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.818355                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        605725194                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles     173667994                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         433779126                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3720410                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       20782514                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved     58486787                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred        851640                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2260230744                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts       2411004                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       20782514                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        617117964                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        54886453                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles     80456533                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         425191905                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles      39239869                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     2241267439                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         14448                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       16151722                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents      13599291                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   1645294981                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    2984329558                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2560486813                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups    423842745                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1508517903                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps        136777049                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts      5203410                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts       817712                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          94759932                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    412877164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    222077877                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     10978915                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      3928001                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         2130658408                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded      1632685                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        2080474486                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued       128280                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    125425671                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined     86823144                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2612                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   1237675239                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.680953                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.646884                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    388498710     31.39%     31.39% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    280723191     22.68%     54.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    221105582     17.86%     71.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    156171727     12.62%     84.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    107956015      8.72%     93.28% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     52695628      4.26%     97.53% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     21091798      1.70%     99.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      8288742      0.67%     99.91% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1143846      0.09%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   1237675239                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           22710      0.09%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      0.09% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd        997388      4.00%      4.10% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp       1031962      4.14%      8.24% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt          4116      0.02%      8.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult          982      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        9836470     39.49%     47.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      13015815     52.25%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass       577903      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    1273307701     61.20%     61.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      2378294      0.11%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.34% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd    104607352      5.03%     66.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp     25840461      1.24%     67.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt     20549505      0.99%     68.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult     23403877      1.12%     69.73% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv      2211182      0.11%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    408806058     19.65%     89.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    218792153     10.52%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     2080474486                       # Type of FU issued
system.switch_cpus.iq.rate                   1.657242                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt            24909443                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011973                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   4936768365                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   1976003120                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1823675742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads    486893567                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes    281725400                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    240816369                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1860247947                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses       244558079                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     21173163                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads     26759940                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        60743                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation        11821                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores      8377850                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads       796722                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked        96700                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       20782514                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        41420332                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles       1326748                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   2200918884                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      5138915                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     412877164                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    222077877                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts       817319                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents         124485                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         69170                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents        11821                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect      4051398                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect      3975959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts      8027357                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    2072070646                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     406270568                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      8403838                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop              68627791                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            624432001                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        305773173                       # Number of branches executed
system.switch_cpus.iew.exec_stores          218161433                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.650548                       # Inst execution rate
system.switch_cpus.iew.wb_sent             2066431769                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            2064492111                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        1261008863                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        1681890575                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.644511                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.749757                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts    132644748                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls      1630073                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      7717995                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1216892725                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.698013                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.365790                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    508403674     41.78%     41.78% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    304455477     25.02%     66.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    145316082     11.94%     78.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     50106060      4.12%     82.86% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     57022360      4.69%     87.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     21111575      1.73%     89.28% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20364516      1.67%     90.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     15844739      1.30%     92.25% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     94268242      7.75%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1216892725                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2066299341                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2066299341                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              599817240                       # Number of memory references committed
system.switch_cpus.commit.loads             386117214                       # Number of loads committed
system.switch_cpus.commit.membars              814574                       # Number of memory barriers committed
system.switch_cpus.commit.branches          296498206                       # Number of branches committed
system.switch_cpus.commit.fp_insts          233657461                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1809134879                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls     19334804                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      94268242                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           3320500297                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          4418673558                       # The number of ROB writes
system.switch_cpus.timesIdled                  143177                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                17708250                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000007                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000007                       # Number of Instructions Simulated
system.switch_cpus.cpi                       0.627692                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.627692                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.593139                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.593139                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2530462435                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      1357703407                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads         316358356                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        204170059                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads        80774393                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes        1918082                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1             47977                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2              1162                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1           0.366035                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2           0.008865                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                 1717522977                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                  517437555                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                          0                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1         365854.985638                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2         231840.000002                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3                    0                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          597694.985641                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                  17                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                  17                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1 101030763.352941                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2 30437503.235294                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1       0.768480                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2       0.231520                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5609.719489                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1        19754                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2        19754                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1         5503                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1        242659                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2         291729                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1      1960308                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2      1916741                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1   323.705882                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                    545984                       # number of replacements
system.l2.tags.tagsinuse                 111488.213515                       # Cycle average of tags in use
system.l2.tags.total_refs                      934531                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    669727                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.395391                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    46352.321173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    75.809246                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data 64125.026081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         40.370094                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        894.686921                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.353640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000578                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.489235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000308                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.006826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.850588                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data       486430                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  486430                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           580316                       # number of Writeback hits
system.l2.Writeback_hits::total                580316                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data        78355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78355                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data        564785                       # number of demand (read+write) hits
system.l2.demand_hits::total                   564785                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data       564785                       # number of overall hits
system.l2.overall_hits::total                  564785                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          873                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data       520260                       # number of ReadReq misses
system.l2.ReadReq_misses::total                521133                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data       149162                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              149162                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          873                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data       669422                       # number of demand (read+write) misses
system.l2.demand_misses::total                 670295                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          873                       # number of overall misses
system.l2.overall_misses::switch_cpus.data       669422                       # number of overall misses
system.l2.overall_misses::total                670295                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst     63510639                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data  30744726284                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     30808236923                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data  10146893932                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10146893932                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst     63510639                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data  40891620216                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40955130855                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst     63510639                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data  40891620216                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40955130855                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          873                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data      1006690                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1007563                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       580316                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            580316                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       227517                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            227517                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          873                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data      1234207                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1235080                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          873                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data      1234207                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1235080                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.516803                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.517221                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.655608                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.655608                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.542390                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.542714                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.542390                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.542714                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 72749.872852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 59094.926160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 59117.800874                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 68025.998123                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 68025.998123                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 72749.872852                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 61084.966159                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61100.158669                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 72749.872852                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 61084.966159                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61100.158669                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               236793                       # number of writebacks
system.l2.writebacks::total                    236793                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst          873                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data       520260                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           521133                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data       149162                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         149162                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          873                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data       669422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            670295                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          873                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data       669422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           670295                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst     56852211                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data  26730103354                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  26786955565                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data   8997357320                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8997357320                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst     56852211                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data  35727460674                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  35784312885                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst     56852211                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data  35727460674                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  35784312885                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.516803                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.517221                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.655608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.655608                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.542390                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.542714                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.542390                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.542714                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 65122.807560                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 51378.355734                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 51401.380387                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 60319.366327                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60319.366327                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 65122.807560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 53370.610279                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 53385.916477                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 65122.807560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 53370.610279                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 53385.916477                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                   277926976                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq            1007563                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1007563                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           580316                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           227517                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          227517                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1746                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3048730                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3050476                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        55872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    116129472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total          116185344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus             116185344                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy          991017324                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1031088                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1325769373                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         2255384575                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 17853152.674503                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  17853152.674503                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     673.950770                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                26                       # number of replacements
system.cpu.icache.tags.tagsinuse          1807.869625                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1292961340                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2169                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          596109.423698                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst   520.095538                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst  1287.774087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.126976                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.314398                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.441374                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    292961597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       292961597                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    292961597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        292961597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    292961597                       # number of overall hits
system.cpu.icache.overall_hits::total       292961597                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst         1198                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1198                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst         1198                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1198                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst         1198                       # number of overall misses
system.cpu.icache.overall_misses::total          1198                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     86068786                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     86068786                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     86068786                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     86068786                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     86068786                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     86068786                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    292962795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    292962795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    292962795                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    292962795                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    292962795                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    292962795                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000004                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000004                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 71843.727880                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71843.727880                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 71843.727880                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71843.727880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 71843.727880                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71843.727880                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3110                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                33                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    94.242424                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst          325                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          325                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst          325                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          325                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst          325                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          325                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          873                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          873                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          873                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          873                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          873                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst     64385556                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     64385556                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst     64385556                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     64385556                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst     64385556                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     64385556                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 73752.068729                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73752.068729                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 73752.068729                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73752.068729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 73752.068729                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73752.068729                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1         1221                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2           30                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1     0.298096                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2     0.007324                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1         1165523044                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2           91972626                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3                  0                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1 28991727.494075                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2 1953359.998212                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3            0                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  30945087.492287                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1          314                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2          314                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1 3711856.828025                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2 292906.452229                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          nan                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1     0.926860                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2     0.073140                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            0                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     226.749893                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1         9420                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2         9420                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1        19270                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1       354704                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2       373974                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1       902750                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2       902750                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1    61.369427                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2            0                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements           1189731                       # number of replacements
system.cpu.dcache.tags.tagsinuse          2906.164240                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           952334028                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1192606                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            798.531978                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  2802.672752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data   103.491488                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.684246                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.025266                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.709513                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    379119414                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379119414                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data    212056933                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      212056933                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data       814735                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       814735                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data       814574                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       814574                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    591176347                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        591176347                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    591176347                       # number of overall hits
system.cpu.dcache.overall_hits::total       591176347                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data      3677073                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3677073                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       828518                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       828518                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data           34                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data      4505591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4505591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data      4505591                       # number of overall misses
system.cpu.dcache.overall_misses::total       4505591                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 154873618078                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 154873618078                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data  45053216570                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  45053216570                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data       683664                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       683664                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 199926834648                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 199926834648                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 199926834648                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 199926834648                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    382796487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382796487                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    212885451                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data       814769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       814769                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       814574                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    595681938                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    595681938                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    595681938                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    595681938                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.009606                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009606                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.003892                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003892                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.000042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.007564                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007564                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.007564                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007564                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 42118.722712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42118.722712                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 54378.078171                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54378.078171                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data 20107.764706                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 20107.764706                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 44373.054422                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44373.054422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 44373.054422                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44373.054422                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3905234                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             49774                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    78.459316                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       580316                       # number of writebacks
system.cpu.dcache.writebacks::total            580316                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data      2670363                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2670363                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data       601031                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       601031                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::switch_cpus.data           24                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           24                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data      3271394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3271394                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data      3271394                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3271394                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data      1006710                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1006710                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       227487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       227487                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data      1234197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1234197                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data      1234197                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1234197                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  33131397674                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33131397674                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data  10590726091                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10590726091                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       129626                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       129626                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  43722123765                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  43722123765                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  43722123765                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  43722123765                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002630                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.001069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001069                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.002072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.002072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002072                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 32910.567764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32910.567764                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 46555.302461                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46555.302461                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data 12962.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12962.600000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 35425.563152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35425.563152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 35425.563152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35425.563152                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
