{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753728210913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753728210913 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 28 20:43:30 2025 " "Processing started: Mon Jul 28 20:43:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753728210913 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1753728210913 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TopLevel -c VGA " "Command: quartus_sta TopLevel -c VGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1753728210913 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1753728211026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1753728211241 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1753728211241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211265 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "12 " "The Timing Analyzer is analyzing 12 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1753728211541 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1753728211634 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1753728211634 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1753728211634 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA.sdc " "Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1753728211634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211634 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clock_10MHz clock_10MHz " "create_clock -period 10.000 -waveform \{0.000 5.000\} -name clock_10MHz clock_10MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1753728211634 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50MHz clock_50MHz " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock_50MHz clock_50MHz" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1753728211634 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 18 -multiply_by 53 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst3\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 18 -multiply_by 53 -duty_cycle 50.00 -name \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1753728211634 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1753728211634 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728211634 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211634 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk:inst7\|clk_i clk:inst7\|clk_i " "create_clock -period 1.000 -name clk:inst7\|clk_i clk:inst7\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_obj:inst8\|clk_i clk_obj:inst8\|clk_i " "create_clock -period 1.000 -name clk_obj:inst8\|clk_i clk_obj:inst8\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_points:inst9\|clk_i clk_points:inst9\|clk_i " "create_clock -period 1.000 -name clk_points:inst9\|clk_i clk_points:inst9\|clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw_image_generator:inst2\|state\[0\] hw_image_generator:inst2\|state\[0\] " "create_clock -period 1.000 -name hw_image_generator:inst2\|state\[0\] hw_image_generator:inst2\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1753728211650 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728211650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|red\[3\]\|datad " "Node \"inst2\|red\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|red\[3\]\|combout " "Node \"inst2\|red\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|red\[3\]~10\|datad " "Node \"inst2\|red\[3\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|red\[3\]~10\|combout " "Node \"inst2\|red\[3\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1753728211650 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst2\|green\[3\]\|datad " "Node \"inst2\|green\[3\]\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|green\[3\]\|combout " "Node \"inst2\|green\[3\]\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|green\[3\]~0\|datad " "Node \"inst2\|green\[3\]~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|green\[3\]~0\|combout " "Node \"inst2\|green\[3\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1753728211650 ""}  } { { "hw_image_generator.vhd" "" { Text "C:/Users/Mariapaola/Documents/LaureaMagistrale/Completati/DPS_Teoria/test/hw_image_generator.vhd" 168 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1753728211650 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753728211650 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1753728211650 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1753728211666 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728211666 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1753728211666 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1753728211666 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1753728211701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753728211713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -892.746 " "Worst-case setup slack is -892.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -892.746          -10755.959 clock_10MHz  " " -892.746          -10755.959 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -208.711           -2061.273 clk_points:inst9\|clk_i  " " -208.711           -2061.273 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.884             -11.884 hw_image_generator:inst2\|state\[0\]  " "  -11.884             -11.884 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.385             -67.707 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "  -11.385             -67.707 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.209            -821.290 clk_obj:inst8\|clk_i  " "   -9.209            -821.290 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.141            -158.636 clk:inst7\|clk_i  " "   -5.141            -158.636 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.686             -25.400 reset  " "   -2.686             -25.400 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275              -6.406 clock_50MHz  " "   -2.275              -6.406 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.493               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock_10MHz  " "    0.242               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 clk_points:inst9\|clk_i  " "    0.341               0.000 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk_obj:inst8\|clk_i  " "    0.348               0.000 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 clock_50MHz  " "    0.410               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.433               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 clk:inst7\|clk_i  " "    0.665               0.000 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.516               0.000 reset  " "    1.516               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.526               0.000 hw_image_generator:inst2\|state\[0\]  " "    2.526               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.150               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    6.150               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.485 " "Worst-case recovery slack is -4.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.485              -4.485 hw_image_generator:inst2\|state\[0\]  " "   -4.485              -4.485 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.382             -93.291 clk_points:inst9\|clk_i  " "   -2.382             -93.291 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.355            -198.909 clock_10MHz  " "   -2.355            -198.909 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.817            -179.565 clk_obj:inst8\|clk_i  " "   -1.817            -179.565 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.670             -51.050 clk:inst7\|clk_i  " "   -1.670             -51.050 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.302 " "Worst-case removal slack is 1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 clk_obj:inst8\|clk_i  " "    1.302               0.000 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.468               0.000 clk_points:inst9\|clk_i  " "    1.468               0.000 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.547               0.000 clk:inst7\|clk_i  " "    1.547               0.000 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.637               0.000 hw_image_generator:inst2\|state\[0\]  " "    1.637               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.813               0.000 clock_10MHz  " "    1.813               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -159.942 clk_obj:inst8\|clk_i  " "   -1.403            -159.942 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 clk_points:inst9\|clk_i  " "   -1.403             -61.732 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -43.493 clk:inst7\|clk_i  " "   -1.403             -43.493 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 hw_image_generator:inst2\|state\[0\]  " "    0.384               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.138               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.138               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.575               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    4.575               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.580               0.000 clock_10MHz  " "    4.580               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.688               0.000 clock_50MHz  " "    9.688               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728211745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728211745 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.545 ns " "Worst Case Available Settling Time: 14.545 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728211777 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728211777 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1753728211777 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1753728211802 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1753728213805 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753728214005 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1753728214005 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728214005 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753728214052 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -884.601 " "Worst-case setup slack is -884.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -884.601          -10653.980 clock_10MHz  " " -884.601          -10653.980 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -189.673           -1874.796 clk_points:inst9\|clk_i  " " -189.673           -1874.796 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.762             -10.762 hw_image_generator:inst2\|state\[0\]  " "  -10.762             -10.762 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.979             -58.997 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   -9.979             -58.997 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.328            -746.905 clk_obj:inst8\|clk_i  " "   -8.328            -746.905 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.694            -144.869 clk:inst7\|clk_i  " "   -4.694            -144.869 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.430             -22.743 reset  " "   -2.430             -22.743 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.010              -5.680 clock_50MHz  " "   -2.010              -5.680 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.911               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.911               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.235 " "Worst-case hold slack is 0.235" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 clock_10MHz  " "    0.235               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 clk_points:inst9\|clk_i  " "    0.306               0.000 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_obj:inst8\|clk_i  " "    0.312               0.000 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.352               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 clock_50MHz  " "    0.376               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.614               0.000 clk:inst7\|clk_i  " "    0.614               0.000 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.418               0.000 reset  " "    1.418               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.500               0.000 hw_image_generator:inst2\|state\[0\]  " "    2.500               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.873               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    4.873               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.998 " "Worst-case recovery slack is -3.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.998              -3.998 hw_image_generator:inst2\|state\[0\]  " "   -3.998              -3.998 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.130             -83.157 clk_points:inst9\|clk_i  " "   -2.130             -83.157 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.093            -176.212 clock_10MHz  " "   -2.093            -176.212 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.624            -160.628 clk_obj:inst8\|clk_i  " "   -1.624            -160.628 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504             -45.936 clk:inst7\|clk_i  " "   -1.504             -45.936 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214067 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214067 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.309 " "Worst-case removal slack is 1.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.309               0.000 clk_obj:inst8\|clk_i  " "    1.309               0.000 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.460               0.000 clk_points:inst9\|clk_i  " "    1.460               0.000 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.537               0.000 clk:inst7\|clk_i  " "    1.537               0.000 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.555               0.000 hw_image_generator:inst2\|state\[0\]  " "    1.555               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.805               0.000 clock_10MHz  " "    1.805               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -159.942 clk_obj:inst8\|clk_i  " "   -1.403            -159.942 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -61.732 clk_points:inst9\|clk_i  " "   -1.403             -61.732 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -43.493 clk:inst7\|clk_i  " "   -1.403             -43.493 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.461               0.000 hw_image_generator:inst2\|state\[0\]  " "    0.461               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.103               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.103               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.604               0.000 clock_10MHz  " "    4.604               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.631               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    4.631               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.710               0.000 clock_50MHz  " "    9.710               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214083 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.972 ns " "Worst Case Available Settling Time: 14.972 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214105 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728214105 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1753728214115 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc " "From: inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|max10_adc_core\|control_internal\|adc_inst\|adcblock_instance\|primitive_instance\|clkin_from_pll_c0  to: Joystick:inst1\|unnamed:unnamed_map\|unnamed_adc_mega_0:adc_mega_0\|altera_up_avalon_adv_adc:ADC_CTRL\|DE10_Lite_ADC_Core_modular_adc_0:max10_adc_core\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\|eoc" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1753728214316 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1753728214316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728214316 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1753728214332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -844.380 " "Worst-case setup slack is -844.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -844.380          -10150.294 clock_10MHz  " " -844.380          -10150.294 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -84.980            -840.501 clk_points:inst9\|clk_i  " "  -84.980            -840.501 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.441              -4.441 hw_image_generator:inst2\|state\[0\]  " "   -4.441              -4.441 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.937             -22.259 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   -3.937             -22.259 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.540            -293.433 clk_obj:inst8\|clk_i  " "   -3.540            -293.433 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.695             -52.095 clk:inst7\|clk_i  " "   -1.695             -52.095 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.956              -2.363 clock_50MHz  " "   -0.956              -2.363 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.837              -7.176 reset  " "   -0.837              -7.176 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.156               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.156               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.024 " "Worst-case hold slack is -0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.024              -0.024 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "   -0.024              -0.024 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.098               0.000 clock_10MHz  " "    0.098               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 clk_points:inst9\|clk_i  " "    0.149               0.000 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_obj:inst8\|clk_i  " "    0.152               0.000 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.164               0.000 clock_50MHz  " "    0.164               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.217               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clk:inst7\|clk_i  " "    0.260               0.000 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.826               0.000 reset  " "    0.826               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.842               0.000 hw_image_generator:inst2\|state\[0\]  " "    0.842               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.420 " "Worst-case recovery slack is -1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420              -1.420 hw_image_generator:inst2\|state\[0\]  " "   -1.420              -1.420 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.093             -92.317 clock_10MHz  " "   -1.093             -92.317 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.088             -41.339 clk_points:inst9\|clk_i  " "   -1.088             -41.339 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769             -73.318 clk_obj:inst8\|clk_i  " "   -0.769             -73.318 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.690             -21.022 clk:inst7\|clk_i  " "   -0.690             -21.022 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.283 " "Worst-case removal slack is 0.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.283               0.000 clk_obj:inst8\|clk_i  " "    0.283               0.000 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk_points:inst9\|clk_i  " "    0.400               0.000 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 clk:inst7\|clk_i  " "    0.423               0.000 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 hw_image_generator:inst2\|state\[0\]  " "    0.476               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 clock_10MHz  " "    0.481               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214364 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -114.000 clk_obj:inst8\|clk_i  " "   -1.000            -114.000 clk_obj:inst8\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -44.000 clk_points:inst9\|clk_i  " "   -1.000             -44.000 clk_points:inst9\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -31.000 clk:inst7\|clk_i  " "   -1.000             -31.000 clk:inst7\|clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 hw_image_generator:inst2\|state\[0\]  " "    0.351               0.000 hw_image_generator:inst2\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.171               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.171               0.000 inst3\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.407               0.000 clock_10MHz  " "    4.407               0.000 clock_10MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.903               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\]  " "    4.903               0.000 inst1\|unnamed_map\|adc_mega_0\|ADC_CTRL\|adc_pll\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.465               0.000 clock_50MHz  " "    9.465               0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1753728214364 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1753728214364 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.620 ns " "Worst Case Available Settling Time: 17.620 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1753728214395 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1753728214395 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1753728215129 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1753728215129 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 17 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4897 " "Peak virtual memory: 4897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753728215176 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 28 20:43:35 2025 " "Processing ended: Mon Jul 28 20:43:35 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753728215176 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753728215176 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753728215176 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1753728215176 ""}
