# vsim -assertdebug -coverage -c test_toplevel -l test-toplevel-check0.log -do " run -all; quit" 
# Start time: 18:08:24 on Apr 11,2022
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 2021.4_2 linux Dec  4 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.test_toplevel(fast)
# Loading work.toplevel(fast)
# Loading work.ex1_1(fast)
# Loading work.toplevel_property(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)#1
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'data_in'. The port definition is at: ex1-1.v(14).
#    Time: 0 ns  Iteration: 0  Instance: /test_toplevel/dut/fsm File: toplevel.v Line: 26
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (8) for port 'data_out'. The port definition is at: ex1-1.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /test_toplevel/dut/fsm File: toplevel.v Line: 26
#  run -all
#          5  rst=0 clk=1 validi=1 DIN=1 valido=x DOUT=x
#         15  rst=1 clk=1 validi=1 DIN=1 valido=0 DOUT=1
#         25  rst=0 clk=1 validi=1 DIN=1 valido=0 DOUT=x
#         35  rst=0 clk=1 validi=0 DIN=2 valido=0 DOUT=1
#         45  rst=0 clk=1 validi=1 DIN=3 valido=0 DOUT=2
#         55  rst=0 clk=1 validi=0 DIN=4 valido=0 DOUT=5
#         65  rst=0 clk=1 validi=1 DIN=5 valido=0 DOUT=7
#         75  rst=0 clk=1 validi=1 DIN=6 valido=0 DOUT=17
#         85  rst=0 clk=1 validi=0 DIN=7 valido=0 DOUT=21
#         95  rst=0 clk=1 validi=0 DIN=8 valido=0 DOUT=37
#        105  rst=0 clk=1 validi=1 DIN=9 valido=0 DOUT=43
#        115  rst=0 clk=1 validi=1 DIN=10 valido=0 DOUT=49
#        125  rst=0 clk=1 validi=1 DIN=11 valido=0 DOUT=55
#        135  rst=0 clk=1 validi=0 DIN=12 valido=1 DOUT=101
#        145  rst=0 clk=1 validi=1 DIN=13 valido=1 DOUT=101
#        155  rst=0 clk=1 validi=1 DIN=14 valido=0 DOUT=121
#        165  rst=0 clk=1 validi=1 DIN=15 valido=0 DOUT=131
#        175  rst=0 clk=1 validi=1 DIN=16 valido=1 DOUT=197
#        185  rst=0 clk=1 validi=1 DIN=17 valido=1 DOUT=197
#        195  rst=0 clk=1 validi=0 DIN=18 valido=1 DOUT=197
#        205  rst=0 clk=1 validi=1 DIN=19 valido=1 DOUT=197
#        215  rst=0 clk=1 validi=1 DIN=20 valido=0 DOUT=253
#        225  rst=0 clk=1 validi=1 DIN=21 valido=0 DOUT=11
#        235  rst=0 clk=1 validi=1 DIN=22 valido=1 DOUT=145
#        245  rst=0 clk=1 validi=0 DIN=23 valido=1 DOUT=145
#        255  rst=0 clk=1 validi=0 DIN=24 valido=1 DOUT=145
#        265  rst=0 clk=1 validi=1 DIN=25 valido=0 DOUT=205
#        275  rst=0 clk=1 validi=1 DIN=26 valido=0 DOUT=225
#        285  rst=0 clk=1 validi=1 DIN=27 valido=0 DOUT=245
#        295  rst=0 clk=1 validi=1 DIN=28 valido=1 DOUT=165
#        305  rst=0 clk=1 validi=1 DIN=29 valido=1 DOUT=165
#        315  rst=0 clk=1 validi=1 DIN=30 valido=1 DOUT=165
#        325  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=165
#        335  rst=0 clk=1 validi=0 DIN=31 valido=1 DOUT=165
# ** Note: Data structure takes 5265256 bytes of memory
#          Process time 0.02 seconds
#          $finish    : test-toplevel.sv(49)
#    Time: 335 ns  Iteration: 1  Instance: /test_toplevel
# End time: 18:08:25 on Apr 11,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
