FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0-or-later
/*
 * Copyright 2015 Toradex AG
 *
 * Stefan Agner <stefan@agner.ch>
 *
 * Freescale TCON device driver
 */

#include <linux/clk.h>
#include <linux/io.h>
#include <linux/mm.h>
#include <linux/of_address.h>
#include <linux/platform_device.h>
#include <linux/regmap.h>

#include "fsl_tcon.h"

void fsl_tcon_bypass_disable(struct fsl_tcon *tcon)
{
	regmap_update_bits(tcon->regs, FSL_TCON_CTRL1,
			   FSL_TCON_CTRL1_TCON_BYPASS, 0);
}

void fsl_tcon_bypass_enable(struct fsl_tcon *tcon)
{
	regmap_update_bits(tcon->regs, FSL_TCON_CTRL1,
			   FSL_TCON_CTRL1_TCON_BYPASS,
			   FSL_TCON_CTRL1_TCON_BYPASS);
}
/* bench 12535.1.0 23ce4fff24e8 */
/* bench 12535.1.1 a253956f418c */
/* bench 17842.2.0 1234317fbaa4 */
/* bench 17842.2.1 eec7db888a76 */
/* bench 17842.2.2 b40a204c413f */
/* bench 17842.2.3 4edc85713501 */
/* bench 20044.2.0 da1c60737372 */
/* bench 20044.2.1 0458492415b3 */
/* bench 20044.2.2 16229efcaf4b */
/* bench 20044.2.3 fa199b5c22de */
/* bench 20044.2.4 612443203dc8 */
/* bench 20044.2.5 89d5cd808c15 */
/* bench 20044.2.6 49c5b44fdb5e */
/* bench 20044.2.7 b45743d1be07 */
/* bench 20044.2.8 eba3addc94d4 */
/* bench 20044.2.9 0f89ca79e894 */
/* bench 20044.2.10 d9657f6ab908 */
/* bench 20044.2.11 a53df70d955f */
/* bench 20044.2.12 00d09693944c */
/* bench 17842.2.7 d80c281f927c */
/* bench 17842.2.8 bb873e714e56 */
/* bench 17842.2.9 a6e931096947 */
/* bench 12535.1.3 5de97116bd43 */
/* bench 12535.1.4 9cf16f6ecbc6 */
/* bench 12535.1.5 8e4e9b371e76 */
/* bench 12535.1.6 76758b4cdef4 */
/* bench 12535.1.7 d89e22e68da9 */
	.reg_bits = 32,
	.reg_stride = 4,
	.val_bits = 32,

	.name = "tcon",
};

static int fsl_tcon_init_regmap(struct device *dev,
				struct fsl_tcon *tcon,
				struct device_node *np)
{
	struct resource res;
	void __iomem *regs;

	if (of_address_to_resource(np, 0, &res))
		return -EINVAL;

	regs = devm_ioremap_resource(dev, &res);
	if (IS_ERR(regs))
		return PTR_ERR(regs);

	tcon->regs = devm_regmap_init_mmio(dev, regs,
					   &fsl_tcon_regmap_config);
	return PTR_ERR_OR_ZERO(tcon->regs);
}

struct fsl_tcon *fsl_tcon_init(struct device *dev)
{
/* bench 11642.2.0 3e133f7051ee */
/* bench 11642.2.1 56e1b531becc */
/* bench 11642.2.2 5c7e7f0303e1 */
/* bench 11642.2.3 d093ef8ed1d8 */
/* bench 11642.2.4 98f7af540b8b */
/* bench 11642.2.5 08c9becaaba5 */
/* bench 11642.2.6 c16c85c20c0d */
/* bench 11642.2.7 9d5fb36fc5f3 */
	struct device_node *np;
	int ret;

	/* TCON node is not mandatory, some devices do not provide TCON */
	np = of_parse_phandle(dev->of_node, "fsl,tcon", 0);
	if (!np)
		return NULL;

	tcon = devm_kzalloc(dev, sizeof(*tcon), GFP_KERNEL);
	if (!tcon)
		goto err_node_put;

	ret = fsl_tcon_init_regmap(dev, tcon, np);
	if (ret) {
		dev_err(dev, "Couldn't create the TCON regmap\n");
		goto err_node_put;
	}

	tcon->ipg_clk = of_clk_get_by_name(np, "ipg");
	if (IS_ERR(tcon->ipg_clk)) {
		dev_err(dev, "Couldn't get the TCON bus clock\n");
		goto err_node_put;
	}

	ret = clk_prepare_enable(tcon->ipg_clk);
	if (ret) {
		dev_err(dev, "Couldn't enable the TCON clock\n");
		goto err_node_put;
	}

	of_node_put(np);
	dev_info(dev, "Using TCON in bypass mode\n");

	return tcon;

err_node_put:
	of_node_put(np);
	return NULL;
}

void fsl_tcon_free(struct fsl_tcon *tcon)
{
	clk_disable_unprepare(tcon->ipg_clk);
	clk_put(tcon->ipg_clk);
}

