// Seed: 1496065449
module module_0 (
    input  wand id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  wire id_3,
    output tri0 id_4
);
endmodule
module module_1 (
    input uwire id_0,
    output logic id_1,
    input uwire id_2,
    output tri id_3,
    output tri id_4,
    input tri0 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wire id_8,
    input supply1 id_9,
    output supply1 id_10,
    input supply0 id_11,
    input supply0 id_12
);
  wire id_14;
  wire id_15;
  wor id_16, id_17;
  assign id_16 = id_2;
  initial
    if (1) begin
      id_1 <= 1;
    end
  module_0(
      id_6, id_11, id_2, id_5, id_16
  );
  wire id_18, id_19, id_20;
endmodule
