// Seed: 3943479929
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    output wand id_2,
    input tri id_3,
    output supply1 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output wand id_7,
    output uwire id_8,
    output wire id_9,
    output supply0 id_10,
    output uwire id_11
);
  wire id_13, id_14, id_15, id_16, id_17;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1
);
  logic [7:0] id_3;
  module_0(
      id_1, id_0, id_0, id_1, id_0, id_1, id_0, id_0, id_0, id_0, id_0, id_0
  );
  assign id_3.id_3 = id_3[1][1];
  id_4(
      1
  );
endmodule
