# Additonal general-purpose timers on H7 (at least)
# TIM12/TIM13/TIM14/TIM15/TIM16/TIM17 are 16 bit

# These have fewer capture/compare registers

"TIM1[2-4]":
  CNT:
    CNT: [0, 65535]
  ARR:
    ARR: [0, 65535]
  CCR1:
    CCR: [0, 65535]

"TIM1[5-7]":
  CNT:
    CNT: [0, 65535]
  ARR:
    ARR: [0, 65535]
  CCR1:
    CCR: [0, 65535]

# Dual channel timers
"TIM1[25]":
  CCR2:
    CCR: [0, 65535]
  CCMR1_Input:
    IC2F: [0, 15]
    CC2S:
      TI2: [1, "CC2 channel is configured as input, IC2 is mapped on TI2"]
      TI1: [2, "CC2 channel is configured as input, IC2 is mapped on TI1"]
      TRC: [3, "CC2 channel is configured as input, IC2 is mapped on TRC"]
    IC1F:
      NoFilter: [0, "No filter, sampling is done at fDTS"]
      FCK_INT_N2: [1, "fSAMPLING=fCK_INT, N=2"]
      FCK_INT_N4: [2, "fSAMPLING=fCK_INT, N=4"]
      FCK_INT_N8: [3, "fSAMPLING=fCK_INT, N=8"]
      FDTS_Div2_N6: [4, "fSAMPLING=fDTS/2, N=6"]
      FDTS_Div2_N8: [5, "fSAMPLING=fDTS/2, N=8"]
      FDTS_Div4_N6: [6, "fSAMPLING=fDTS/4, N=6"]
      FDTS_Div4_N8: [7, "fSAMPLING=fDTS/4, N=8"]
      FDTS_Div8_N6: [8, "fSAMPLING=fDTS/8, N=6"]
      FDTS_Div8_N8: [9, "fSAMPLING=fDTS/8, N=8"]
      FDTS_Div16_N5: [10, "fSAMPLING=fDTS/16, N=5"]
      FDTS_Div16_N6: [11, "fSAMPLING=fDTS/16, N=6"]
      FDTS_Div16_N8: [12, "fSAMPLING=fDTS/16, N=8"]
      FDTS_Div32_N5: [13, "fSAMPLING=fDTS/32, N=5"]
      FDTS_Div32_N6: [14, "fSAMPLING=fDTS/32, N=6"]
      FDTS_Div32_N8: [15, "fSAMPLING=fDTS/32, N=8"]
    CC1S:
      TI1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
      TI2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2"]
      TRC: [3, "CC1 channel is configured as input, IC1 is mapped on TRC"]
  CCMR1_Output:
    OC2PE:
      Disabled: [0, "Preload register on CCR2 disabled. New values written to CCR2 are taken into account immediately"]
      Enabled: [1, "Preload register on CCR2 enabled. Preload value is loaded into active register on each update event"]
    CC2S:
      Output: [0, "CC2 channel is configured as output"]
    OC1PE:
      Disabled: [0, "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately"]
      Enabled: [1, "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event"]
    CC1S:
      Output: [0, "CC1 channel is configured as output"]

# Single channel timers
"TIM1[3467]":
  CCMR1_Input:
    IC1F:
      NoFilter: [0, "No filter, sampling is done at fDTS"]
      FCK_INT_N2: [1, "fSAMPLING=fCK_INT, N=2"]
      FCK_INT_N4: [2, "fSAMPLING=fCK_INT, N=4"]
      FCK_INT_N8: [3, "fSAMPLING=fCK_INT, N=8"]
      FDTS_Div2_N6: [4, "fSAMPLING=fDTS/2, N=6"]
      FDTS_Div2_N8: [5, "fSAMPLING=fDTS/2, N=8"]
      FDTS_Div4_N6: [6, "fSAMPLING=fDTS/4, N=6"]
      FDTS_Div4_N8: [7, "fSAMPLING=fDTS/4, N=8"]
      FDTS_Div8_N6: [8, "fSAMPLING=fDTS/8, N=6"]
      FDTS_Div8_N8: [9, "fSAMPLING=fDTS/8, N=8"]
      FDTS_Div16_N5: [10, "fSAMPLING=fDTS/16, N=5"]
      FDTS_Div16_N6: [11, "fSAMPLING=fDTS/16, N=6"]
      FDTS_Div16_N8: [12, "fSAMPLING=fDTS/16, N=8"]
      FDTS_Div32_N5: [13, "fSAMPLING=fDTS/32, N=5"]
      FDTS_Div32_N6: [14, "fSAMPLING=fDTS/32, N=6"]
      FDTS_Div32_N8: [15, "fSAMPLING=fDTS/32, N=8"]
    CC1S:
      TI1: [1, "CC1 channel is configured as input, IC1 is mapped on TI1"]
      TI2: [2, "CC1 channel is configured as input, IC1 is mapped on TI2"]
      TRC: [3, "CC1 channel is configured as input, IC1 is mapped on TRC"]
  CCMR1_Output:
    OC1PE:
      Disabled: [0, "Preload register on CCR1 disabled. New values written to CCR1 are taken into account immediately"]
      Enabled: [1, "Preload register on CCR1 enabled. Preload value is loaded into active register on each update event"]
    CC1S:
      Output: [0, "CC1 channel is configured as output"]
