Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 15:14:37 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: keys_mem_address_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     77.727        0.000                      0                  262        0.152        0.000                      0                  262        4.500        0.000                       0                   169  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      83.000          12.048          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        77.727        0.000                      0                  262        0.152        0.000                      0                  262        4.500        0.000                       0                   169  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       77.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.727ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            num_xt_sampled_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.942ns  (logic 0.856ns (17.319%)  route 4.086ns (82.681%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          1.743     7.310    next_state_reg_n_0_[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.434 f  next_state[2]_i_12/O
                         net (fo=3, routed)           0.997     8.431    next_state[2]_i_12_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.555 r  next_state[2]_i_4/O
                         net (fo=19, routed)          0.872     9.427    next_state[2]_i_4_n_0
    SLICE_X43Y46         LUT5 (Prop_lut5_I3_O)        0.152     9.579 r  num_xt_sampled[0]_i_1/O
                         net (fo=1, routed)           0.475    10.053    num_xt_sampled[0]_i_1_n_0
    SLICE_X43Y46         FDRE                                         r  num_xt_sampled_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X43Y46         FDRE                                         r  num_xt_sampled_reg[0]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X43Y46         FDRE (Setup_fdre_C_D)       -0.255    87.781    num_xt_sampled_reg[0]
  -------------------------------------------------------------------
                         required time                         87.781    
                         arrival time                         -10.053    
  -------------------------------------------------------------------
                         slack                                 77.727    

Slack (MET) :             77.846ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.828ns (16.865%)  route 4.082ns (83.135%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          1.743     7.310    next_state_reg_n_0_[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  next_state[2]_i_12/O
                         net (fo=3, routed)           0.997     8.431    next_state[2]_i_12_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.555 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.656     9.210    next_state[2]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.686    10.021    input_xt_stream[7]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.169    87.867    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         87.867    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 77.846    

Slack (MET) :             77.846ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.828ns (16.865%)  route 4.082ns (83.135%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          1.743     7.310    next_state_reg_n_0_[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  next_state[2]_i_12/O
                         net (fo=3, routed)           0.997     8.431    next_state[2]_i_12_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.555 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.656     9.210    next_state[2]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.686    10.021    input_xt_stream[7]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[6]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.169    87.867    input_xt_stream_reg[6]
  -------------------------------------------------------------------
                         required time                         87.867    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 77.846    

Slack (MET) :             77.846ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.910ns  (logic 0.828ns (16.865%)  route 4.082ns (83.135%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          1.743     7.310    next_state_reg_n_0_[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  next_state[2]_i_12/O
                         net (fo=3, routed)           0.997     8.431    next_state[2]_i_12_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.555 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.656     9.210    next_state[2]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.686    10.021    input_xt_stream[7]_i_1_n_0
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[7]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X42Y44         FDRE (Setup_fdre_C_CE)      -0.169    87.867    input_xt_stream_reg[7]
  -------------------------------------------------------------------
                         required time                         87.867    
                         arrival time                         -10.021    
  -------------------------------------------------------------------
                         slack                                 77.846    

Slack (MET) :             77.852ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.868ns  (logic 0.828ns (17.009%)  route 4.040ns (82.991%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          1.743     7.310    next_state_reg_n_0_[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  next_state[2]_i_12/O
                         net (fo=3, routed)           0.997     8.431    next_state[2]_i_12_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.555 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.656     9.210    next_state[2]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.645     9.979    input_xt_stream[7]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  input_xt_stream_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X43Y45         FDRE                                         r  input_xt_stream_reg[0]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.205    87.831    input_xt_stream_reg[0]
  -------------------------------------------------------------------
                         required time                         87.831    
                         arrival time                          -9.979    
  -------------------------------------------------------------------
                         slack                                 77.852    

Slack (MET) :             77.993ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.828ns (17.516%)  route 3.899ns (82.484%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          1.743     7.310    next_state_reg_n_0_[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  next_state[2]_i_12/O
                         net (fo=3, routed)           0.997     8.431    next_state[2]_i_12_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.555 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.656     9.210    next_state[2]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.504     9.838    input_xt_stream[7]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  input_xt_stream_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  input_xt_stream_reg[2]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X43Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.831    input_xt_stream_reg[2]
  -------------------------------------------------------------------
                         required time                         87.831    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 77.993    

Slack (MET) :             77.993ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.727ns  (logic 0.828ns (17.516%)  route 3.899ns (82.484%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 87.812 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          1.743     7.310    next_state_reg_n_0_[1]
    SLICE_X43Y49         LUT6 (Prop_lut6_I2_O)        0.124     7.434 r  next_state[2]_i_12/O
                         net (fo=3, routed)           0.997     8.431    next_state[2]_i_12_n_0
    SLICE_X44Y46         LUT6 (Prop_lut6_I3_O)        0.124     8.555 f  next_state[2]_i_4/O
                         net (fo=19, routed)          0.656     9.210    next_state[2]_i_4_n_0
    SLICE_X43Y45         LUT6 (Prop_lut6_I0_O)        0.124     9.334 r  input_xt_stream[7]_i_1/O
                         net (fo=8, routed)           0.504     9.838    input_xt_stream[7]_i_1_n_0
    SLICE_X43Y44         FDRE                                         r  input_xt_stream_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.447    87.812    clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  input_xt_stream_reg[5]/C
                         clock pessimism              0.259    88.071    
                         clock uncertainty           -0.035    88.036    
    SLICE_X43Y44         FDRE (Setup_fdre_C_CE)      -0.205    87.831    input_xt_stream_reg[5]
  -------------------------------------------------------------------
                         required time                         87.831    
                         arrival time                          -9.838    
  -------------------------------------------------------------------
                         slack                                 77.993    

Slack (MET) :             78.030ns  (required time - arrival time)
  Source:                 next_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            next_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 1.058ns (21.314%)  route 3.906ns (78.686%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 87.813 - 83.000 ) 
    Source Clock Delay      (SCD):    5.111ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.567     5.111    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.456     5.567 r  next_state_reg[1]/Q
                         net (fo=10, routed)          2.042     7.608    next_state_reg_n_0_[1]
    SLICE_X45Y48         LUT6 (Prop_lut6_I1_O)        0.124     7.732 f  input_xt_stream[7]_i_4/O
                         net (fo=22, routed)          0.874     8.606    input_xt_stream[7]_i_4_n_0
    SLICE_X45Y47         LUT3 (Prop_lut3_I1_O)        0.152     8.758 f  next_state[1]_i_5/O
                         net (fo=1, routed)           0.990     9.749    next_state[1]_i_5_n_0
    SLICE_X44Y45         LUT6 (Prop_lut6_I4_O)        0.326    10.075 r  next_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.075    next_state[1]
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.448    87.813    clk_IBUF_BUFG
    SLICE_X44Y45         FDRE                                         r  next_state_reg[1]/C
                         clock pessimism              0.298    88.111    
                         clock uncertainty           -0.035    88.076    
    SLICE_X44Y45         FDRE (Setup_fdre_C_D)        0.029    88.105    next_state_reg[1]
  -------------------------------------------------------------------
                         required time                         88.105    
                         arrival time                         -10.075    
  -------------------------------------------------------------------
                         slack                                 78.030    

Slack (MET) :             78.109ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.493ns (34.465%)  route 2.839ns (65.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.566     5.110    R1/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDSE (Prop_fdse_C_Q)         0.478     5.588 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.864     6.452    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.329     6.781 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.700     7.481    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X39Y47         LUT4 (Prop_lut4_I0_O)        0.360     7.841 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.603     8.444    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326     8.770 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.672     9.442    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X38Y48         FDSE                                         r  R1/r_Clock_Count_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    R1/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  R1/r_Clock_Count_reg[0]/C
                         clock pessimism              0.299    88.110    
                         clock uncertainty           -0.035    88.075    
    SLICE_X38Y48         FDSE (Setup_fdse_C_S)       -0.524    87.551    R1/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.551    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                 78.109    

Slack (MET) :             78.109ns  (required time - arrival time)
  Source:                 R1/r_Clock_Count_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Clock_Count_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.000ns  (sys_clk_pin rise@83.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.332ns  (logic 1.493ns (34.465%)  route 2.839ns (65.535%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 87.811 - 83.000 ) 
    Source Clock Delay      (SCD):    5.110ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.566     5.110    R1/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  R1/r_Clock_Count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y48         FDSE (Prop_fdse_C_Q)         0.478     5.588 f  R1/r_Clock_Count_reg[3]/Q
                         net (fo=7, routed)           0.864     6.452    R1/r_Clock_Count_reg_n_0_[3]
    SLICE_X39Y47         LUT5 (Prop_lut5_I2_O)        0.329     6.781 f  R1/r_SM_Main[1]_i_3/O
                         net (fo=3, routed)           0.700     7.481    R1/r_SM_Main[1]_i_3_n_0
    SLICE_X39Y47         LUT4 (Prop_lut4_I0_O)        0.360     7.841 f  R1/r_SM_Main[1]_i_2/O
                         net (fo=2, routed)           0.603     8.444    R1/r_SM_Main[1]_i_2_n_0
    SLICE_X38Y46         LUT6 (Prop_lut6_I0_O)        0.326     8.770 r  R1/r_Clock_Count[7]_i_1/O
                         net (fo=8, routed)           0.672     9.442    R1/r_Clock_Count[7]_i_1_n_0
    SLICE_X38Y48         FDSE                                         r  R1/r_Clock_Count_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.000    83.000 r  
    L17                                               0.000    83.000 r  clk (IN)
                         net (fo=0)                   0.000    83.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.274    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.365 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.446    87.811    R1/clk_IBUF_BUFG
    SLICE_X38Y48         FDSE                                         r  R1/r_Clock_Count_reg[1]/C
                         clock pessimism              0.299    88.110    
                         clock uncertainty           -0.035    88.075    
    SLICE_X38Y48         FDSE (Setup_fdse_C_S)       -0.524    87.551    R1/r_Clock_Count_reg[1]
  -------------------------------------------------------------------
                         required time                         87.551    
                         arrival time                          -9.442    
  -------------------------------------------------------------------
                         slack                                 78.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  input_xt_stream_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  input_xt_stream_reg[2]/Q
                         net (fo=2, routed)           0.099     1.707    R1/Q[2]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.752 r  R1/input_xt_stream[1]_i_1/O
                         net (fo=1, routed)           0.000     1.752    R1_n_12
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X42Y44         FDRE                                         r  input_xt_stream_reg[1]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X42Y44         FDRE (Hold_fdre_C_D)         0.120     1.600    input_xt_stream_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 FSM_output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.204%)  route 0.129ns (47.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.469    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  FSM_output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  FSM_output_reg[2]/Q
                         net (fo=2, routed)           0.129     1.739    FSM_output[2]
    SLICE_X43Y48         FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.070     1.574    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[6][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.049%)  route 0.152ns (51.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  R1/r_Rx_Byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[4]/Q
                         net (fo=9, routed)           0.152     1.760    r_Rx_Byte[4]
    SLICE_X41Y42         FDRE                                         r  key_storage_mem_reg[6][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  key_storage_mem_reg[6][4]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.072     1.574    key_storage_mem_reg[6][4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[6][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.356%)  route 0.151ns (51.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  R1/r_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[1]/Q
                         net (fo=9, routed)           0.151     1.758    r_Rx_Byte[1]
    SLICE_X41Y42         FDRE                                         r  key_storage_mem_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    clk_IBUF_BUFG
    SLICE_X41Y42         FDRE                                         r  key_storage_mem_reg[6][1]/C
                         clock pessimism             -0.479     1.502    
    SLICE_X41Y42         FDRE (Hold_fdre_C_D)         0.070     1.572    key_storage_mem_reg[6][1]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.758    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 R1/r_Rx_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            key_storage_mem_reg[47][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.991%)  route 0.153ns (52.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X39Y45         FDRE                                         r  R1/r_Rx_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  R1/r_Rx_Byte_reg[3]/Q
                         net (fo=9, routed)           0.153     1.760    r_Rx_Byte[3]
    SLICE_X41Y46         FDRE                                         r  key_storage_mem_reg[47][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  key_storage_mem_reg[47][3]/C
                         clock pessimism             -0.479     1.503    
    SLICE_X41Y46         FDRE (Hold_fdre_C_D)         0.070     1.573    key_storage_mem_reg[47][3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 input_xt_stream_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            input_xt_stream_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.186ns (61.170%)  route 0.118ns (38.830%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X43Y44         FDRE                                         r  input_xt_stream_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  input_xt_stream_reg[5]/Q
                         net (fo=2, routed)           0.118     1.726    R1/Q[5]
    SLICE_X43Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  R1/input_xt_stream[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    R1_n_9
    SLICE_X43Y43         FDRE                                         r  input_xt_stream_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X43Y43         FDRE                                         r  input_xt_stream_reg[4]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X43Y43         FDRE (Hold_fdre_C_D)         0.092     1.575    input_xt_stream_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 R1/r_Rx_Data_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            R1/r_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.604%)  route 0.096ns (31.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    R1/clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  R1/r_Rx_Data_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  R1/r_Rx_Data_reg/Q
                         net (fo=12, routed)          0.096     1.726    R1/r_Rx_Data
    SLICE_X39Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.771 r  R1/r_Rx_Byte[5]_i_1/O
                         net (fo=1, routed)           0.000     1.771    R1/r_Rx_Byte[5]_i_1_n_0
    SLICE_X39Y43         FDRE                                         r  R1/r_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.832     1.981    R1/clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  R1/r_Rx_Byte_reg[5]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092     1.572    R1/r_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 keys_mem_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            keys_mem_address_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.301%)  route 0.133ns (41.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  keys_mem_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  keys_mem_address_reg[2]/Q
                         net (fo=13, routed)          0.133     1.741    keys_mem_address_reg__0[2]
    SLICE_X40Y45         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  keys_mem_address[5]_i_2/O
                         net (fo=1, routed)           0.000     1.786    p_0_in[5]
    SLICE_X40Y45         FDRE                                         r  keys_mem_address_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  keys_mem_address_reg[5]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.092     1.572    keys_mem_address_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 FSM_output_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.250%)  route 0.178ns (55.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.565     1.469    clk_IBUF_BUFG
    SLICE_X44Y48         FDRE                                         r  FSM_output_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y48         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  FSM_output_reg[1]/Q
                         net (fo=2, routed)           0.178     1.787    FSM_output[1]
    SLICE_X43Y48         FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.834     1.983    clk_IBUF_BUFG
    SLICE_X43Y48         FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.479     1.504    
    SLICE_X43Y48         FDRE (Hold_fdre_C_D)         0.066     1.570    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 keys_mem_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Destination:            keys_mem_address_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=83.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.354%)  route 0.144ns (43.646%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.563     1.467    clk_IBUF_BUFG
    SLICE_X40Y45         FDRE                                         r  keys_mem_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y45         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  keys_mem_address_reg[0]/Q
                         net (fo=15, routed)          0.144     1.752    keys_mem_address_reg__0[0]
    SLICE_X41Y45         LUT5 (Prop_lut5_I2_O)        0.045     1.797 r  keys_mem_address[4]_i_1/O
                         net (fo=1, routed)           0.000     1.797    p_0_in[4]
    SLICE_X41Y45         FDRE                                         r  keys_mem_address_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.833     1.982    clk_IBUF_BUFG
    SLICE_X41Y45         FDRE                                         r  keys_mem_address_reg[4]/C
                         clock pessimism             -0.502     1.480    
    SLICE_X41Y45         FDRE (Hold_fdre_C_D)         0.092     1.572    keys_mem_address_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         83.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.000      80.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y48   FSM_output_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y48   FSM_output_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y48   FSM_output_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y42   Kf_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X47Y45   Kf_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X47Y46   Kf_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X44Y44   Kf_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X45Y44   Kf_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.000      82.000     SLICE_X47Y47   Kf_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y42   Kf_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X47Y45   Kf_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X47Y46   Kf_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y44   Kf_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y44   Kf_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y42   Kf_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X45Y44   Kf_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X44Y44   Kf_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X47Y45   Kf_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         78.000      77.500     SLICE_X46Y41   Kf_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   FSM_output_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   FSM_output_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y48   FSM_output_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y45   Kf_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y46   Kf_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X44Y44   Kf_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Kf_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y47   Kf_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y44   Kf_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y47   Kf_reg[17]/C



