
IO_Tile_8_33

 (4 0)  (412 528)  (412 528)  routing T_8_33.span4_vert_0 <X> T_8_33.lc_trk_g0_0
 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (6 1)  (414 529)  (414 529)  routing T_8_33.span4_vert_0 <X> T_8_33.lc_trk_g0_0
 (7 1)  (415 529)  (415 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (12 5)  (1070 533)  (1070 533)  routing T_20_33.lc_trk_g1_7 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g1_4 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1052 541)  (1052 541)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g1_4
 (5 13)  (1053 541)  (1053 541)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g1_4
 (6 13)  (1054 541)  (1054 541)  routing T_20_33.span4_vert_28 <X> T_20_33.lc_trk_g1_4
 (7 13)  (1055 541)  (1055 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_28 lc_trk_g1_4
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (6 14)  (1054 543)  (1054 543)  routing T_20_33.span4_vert_15 <X> T_20_33.lc_trk_g1_7
 (7 14)  (1055 543)  (1055 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1056 543)  (1056 543)  routing T_20_33.span4_vert_15 <X> T_20_33.lc_trk_g1_7
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit
 (8 15)  (1056 542)  (1056 542)  routing T_20_33.span4_vert_15 <X> T_20_33.lc_trk_g1_7


IO_Tile_25_33

 (13 7)  (1341 534)  (1341 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2
 (14 7)  (1342 534)  (1342 534)  routing T_25_33.span4_vert_13 <X> T_25_33.span4_horz_r_2


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (5 6)  (1365 535)  (1365 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (7 6)  (1367 535)  (1367 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (1368 535)  (1368 535)  routing T_26_33.span4_horz_r_15 <X> T_26_33.lc_trk_g0_7
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (12 11)  (1382 538)  (1382 538)  routing T_26_33.lc_trk_g0_7 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (4 0)  (1418 528)  (1418 528)  routing T_27_33.span4_vert_0 <X> T_27_33.lc_trk_g0_0
 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (6 1)  (1420 529)  (1420 529)  routing T_27_33.span4_vert_0 <X> T_27_33.lc_trk_g0_0
 (7 1)  (1421 529)  (1421 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (12 12)  (1436 540)  (1436 540)  routing T_27_33.span4_vert_43 <X> T_27_33.span4_horz_l_15


IO_Tile_28_33

 (4 2)  (1472 531)  (1472 531)  routing T_28_33.span4_vert_10 <X> T_28_33.lc_trk_g0_2
 (4 3)  (1472 530)  (1472 530)  routing T_28_33.span4_vert_10 <X> T_28_33.lc_trk_g0_2
 (6 3)  (1474 530)  (1474 530)  routing T_28_33.span4_vert_10 <X> T_28_33.lc_trk_g0_2
 (7 3)  (1475 530)  (1475 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (12 10)  (1490 539)  (1490 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g0_2 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g1_6 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (4 14)  (1472 543)  (1472 543)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit
 (5 15)  (1473 542)  (1473 542)  routing T_28_33.span4_horz_r_14 <X> T_28_33.lc_trk_g1_6
 (7 15)  (1475 542)  (1475 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


LogicTile_27_32

 (6 10)  (1408 522)  (1408 522)  routing T_27_32.sp4_v_b_3 <X> T_27_32.sp4_v_t_43
 (5 11)  (1407 523)  (1407 523)  routing T_27_32.sp4_v_b_3 <X> T_27_32.sp4_v_t_43


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_12_31

 (3 12)  (603 508)  (603 508)  routing T_12_31.sp12_v_b_1 <X> T_12_31.sp12_h_r_1
 (3 13)  (603 509)  (603 509)  routing T_12_31.sp12_v_b_1 <X> T_12_31.sp12_h_r_1


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0


LogicTile_17_31

 (1 3)  (875 499)  (875 499)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_20_31

 (8 7)  (1044 503)  (1044 503)  routing T_20_31.sp4_h_l_41 <X> T_20_31.sp4_v_t_41


LogicTile_27_31

 (19 3)  (1421 499)  (1421 499)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_0_30

 (2 1)  (15 481)  (15 481)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_2_30

 (11 0)  (83 480)  (83 480)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_v_b_2
 (13 0)  (85 480)  (85 480)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_v_b_2
 (12 1)  (84 481)  (84 481)  routing T_2_30.sp4_h_l_45 <X> T_2_30.sp4_v_b_2


LogicTile_20_30

 (11 2)  (1047 482)  (1047 482)  routing T_20_30.sp4_v_b_11 <X> T_20_30.sp4_v_t_39
 (12 3)  (1048 483)  (1048 483)  routing T_20_30.sp4_v_b_11 <X> T_20_30.sp4_v_t_39


RAM_Tile_25_30

 (4 2)  (1310 482)  (1310 482)  routing T_25_30.sp4_v_b_0 <X> T_25_30.sp4_v_t_37


RAM_Tile_8_29

 (6 2)  (402 466)  (402 466)  routing T_8_29.sp4_v_b_9 <X> T_8_29.sp4_v_t_37
 (5 3)  (401 467)  (401 467)  routing T_8_29.sp4_v_b_9 <X> T_8_29.sp4_v_t_37


LogicTile_19_29

 (8 4)  (990 468)  (990 468)  routing T_19_29.sp4_v_b_4 <X> T_19_29.sp4_h_r_4
 (9 4)  (991 468)  (991 468)  routing T_19_29.sp4_v_b_4 <X> T_19_29.sp4_h_r_4


LogicTile_23_29

 (9 8)  (1207 472)  (1207 472)  routing T_23_29.sp4_h_l_41 <X> T_23_29.sp4_h_r_7
 (10 8)  (1208 472)  (1208 472)  routing T_23_29.sp4_h_l_41 <X> T_23_29.sp4_h_r_7


RAM_Tile_25_29

 (19 0)  (1325 464)  (1325 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_b_3 sp4_v_b_13


LogicTile_27_29

 (6 2)  (1408 466)  (1408 466)  routing T_27_29.sp4_h_l_42 <X> T_27_29.sp4_v_t_37


LogicTile_28_29

 (8 15)  (1464 479)  (1464 479)  routing T_28_29.sp4_v_b_7 <X> T_28_29.sp4_v_t_47
 (10 15)  (1466 479)  (1466 479)  routing T_28_29.sp4_v_b_7 <X> T_28_29.sp4_v_t_47


IO_Tile_0_28

 (0 3)  (17 451)  (17 451)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_1_28

 (11 5)  (29 453)  (29 453)  routing T_1_28.sp4_h_l_40 <X> T_1_28.sp4_h_r_5


LogicTile_5_28

 (11 12)  (245 460)  (245 460)  routing T_5_28.sp4_h_l_40 <X> T_5_28.sp4_v_b_11
 (13 12)  (247 460)  (247 460)  routing T_5_28.sp4_h_l_40 <X> T_5_28.sp4_v_b_11
 (12 13)  (246 461)  (246 461)  routing T_5_28.sp4_h_l_40 <X> T_5_28.sp4_v_b_11


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0


LogicTile_19_28

 (19 4)  (1001 452)  (1001 452)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_0_27

 (0 3)  (17 435)  (17 435)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_1_27

 (11 5)  (29 437)  (29 437)  routing T_1_27.sp4_h_l_40 <X> T_1_27.sp4_h_r_5


LogicTile_5_27

 (11 12)  (245 444)  (245 444)  routing T_5_27.sp4_h_l_40 <X> T_5_27.sp4_v_b_11
 (13 12)  (247 444)  (247 444)  routing T_5_27.sp4_h_l_40 <X> T_5_27.sp4_v_b_11
 (12 13)  (246 445)  (246 445)  routing T_5_27.sp4_h_l_40 <X> T_5_27.sp4_v_b_11


LogicTile_6_27

 (3 1)  (291 433)  (291 433)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_v_b_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_2_26

 (13 0)  (85 416)  (85 416)  routing T_2_26.sp4_v_t_39 <X> T_2_26.sp4_v_b_2


LogicTile_20_26

 (13 14)  (1049 430)  (1049 430)  routing T_20_26.sp4_v_b_11 <X> T_20_26.sp4_v_t_46


IO_Tile_0_25

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 409)  (15 409)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (4 13)  (22 413)  (22 413)  routing T_1_25.sp4_h_l_36 <X> T_1_25.sp4_h_r_9
 (6 13)  (24 413)  (24 413)  routing T_1_25.sp4_h_l_36 <X> T_1_25.sp4_h_r_9


LogicTile_2_25

 (19 15)  (91 415)  (91 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (4 4)  (238 404)  (238 404)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_3
 (6 4)  (240 404)  (240 404)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_3
 (5 5)  (239 405)  (239 405)  routing T_5_25.sp4_h_l_44 <X> T_5_25.sp4_v_b_3
 (4 12)  (238 412)  (238 412)  routing T_5_25.sp4_h_l_38 <X> T_5_25.sp4_v_b_9
 (6 12)  (240 412)  (240 412)  routing T_5_25.sp4_h_l_38 <X> T_5_25.sp4_v_b_9
 (5 13)  (239 413)  (239 413)  routing T_5_25.sp4_h_l_38 <X> T_5_25.sp4_v_b_9


LogicTile_6_25



LogicTile_7_25



RAM_Tile_8_25

 (4 14)  (400 414)  (400 414)  routing T_8_25.sp4_v_b_9 <X> T_8_25.sp4_v_t_44


LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25

 (25 8)  (1223 408)  (1223 408)  routing T_23_25.sp4_v_b_26 <X> T_23_25.lc_trk_g2_2
 (22 9)  (1220 409)  (1220 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (1221 409)  (1221 409)  routing T_23_25.sp4_v_b_26 <X> T_23_25.lc_trk_g2_2
 (32 10)  (1230 410)  (1230 410)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (1231 410)  (1231 410)  routing T_23_25.lc_trk_g2_2 <X> T_23_25.wire_logic_cluster/lc_5/in_3
 (40 10)  (1238 410)  (1238 410)  LC_5 Logic Functioning bit
 (41 10)  (1239 410)  (1239 410)  LC_5 Logic Functioning bit
 (42 10)  (1240 410)  (1240 410)  LC_5 Logic Functioning bit
 (43 10)  (1241 410)  (1241 410)  LC_5 Logic Functioning bit
 (47 10)  (1245 410)  (1245 410)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (31 11)  (1229 411)  (1229 411)  routing T_23_25.lc_trk_g2_2 <X> T_23_25.wire_logic_cluster/lc_5/in_3
 (40 11)  (1238 411)  (1238 411)  LC_5 Logic Functioning bit
 (41 11)  (1239 411)  (1239 411)  LC_5 Logic Functioning bit
 (42 11)  (1240 411)  (1240 411)  LC_5 Logic Functioning bit
 (43 11)  (1241 411)  (1241 411)  LC_5 Logic Functioning bit


LogicTile_24_25



RAM_Tile_25_25

 (19 14)  (1325 414)  (1325 414)  Enable bit of Mux _span_links/cross_mux_horz_3 => sp12_h_l_5 sp4_h_r_15


LogicTile_26_25



LogicTile_27_25



LogicTile_28_25

 (10 11)  (1466 411)  (1466 411)  routing T_28_25.sp4_h_l_39 <X> T_28_25.sp4_v_t_42


LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (13 12)  (247 396)  (247 396)  routing T_5_24.sp4_v_t_46 <X> T_5_24.sp4_v_b_11


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24

 (7 15)  (823 399)  (823 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_17_24

 (7 15)  (881 399)  (881 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_18_24

 (7 15)  (935 399)  (935 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_5_23

 (9 9)  (243 377)  (243 377)  routing T_5_23.sp4_v_t_46 <X> T_5_23.sp4_v_b_7
 (10 9)  (244 377)  (244 377)  routing T_5_23.sp4_v_t_46 <X> T_5_23.sp4_v_b_7


LogicTile_6_23

 (19 4)  (307 372)  (307 372)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_16_23

 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0


LogicTile_17_23

 (5 5)  (879 373)  (879 373)  routing T_17_23.sp4_h_r_3 <X> T_17_23.sp4_v_b_3


LogicTile_18_23

 (19 15)  (947 383)  (947 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_23

 (12 0)  (994 368)  (994 368)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_2
 (11 1)  (993 369)  (993 369)  routing T_19_23.sp4_v_b_2 <X> T_19_23.sp4_h_r_2


LogicTile_23_23

 (12 3)  (1210 371)  (1210 371)  routing T_23_23.sp4_h_l_39 <X> T_23_23.sp4_v_t_39


IO_Tile_0_22

 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_2_22

 (12 0)  (84 352)  (84 352)  routing T_2_22.sp4_v_t_39 <X> T_2_22.sp4_h_r_2


LogicTile_5_22

 (22 0)  (256 352)  (256 352)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_11 lc_trk_g0_3
 (23 0)  (257 352)  (257 352)  routing T_5_22.sp12_h_r_11 <X> T_5_22.lc_trk_g0_3
 (27 2)  (261 354)  (261 354)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 354)  (262 354)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 354)  (263 354)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (266 354)  (266 354)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 354)  (267 354)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (37 2)  (271 354)  (271 354)  LC_1 Logic Functioning bit
 (39 2)  (273 354)  (273 354)  LC_1 Logic Functioning bit
 (31 3)  (265 355)  (265 355)  routing T_5_22.lc_trk_g2_2 <X> T_5_22.wire_logic_cluster/lc_1/in_3
 (37 3)  (271 355)  (271 355)  LC_1 Logic Functioning bit
 (39 3)  (273 355)  (273 355)  LC_1 Logic Functioning bit
 (21 4)  (255 356)  (255 356)  routing T_5_22.wire_logic_cluster/lc_3/out <X> T_5_22.lc_trk_g1_3
 (22 4)  (256 356)  (256 356)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (261 356)  (261 356)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (28 4)  (262 356)  (262 356)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 356)  (263 356)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 356)  (264 356)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 356)  (265 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 356)  (266 356)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 356)  (267 356)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (47 4)  (281 356)  (281 356)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (284 356)  (284 356)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (256 357)  (256 357)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_18 lc_trk_g1_2
 (23 5)  (257 357)  (257 357)  routing T_5_22.sp4_v_b_18 <X> T_5_22.lc_trk_g1_2
 (24 5)  (258 357)  (258 357)  routing T_5_22.sp4_v_b_18 <X> T_5_22.lc_trk_g1_2
 (26 5)  (260 357)  (260 357)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 357)  (261 357)  routing T_5_22.lc_trk_g1_3 <X> T_5_22.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 357)  (263 357)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 357)  (265 357)  routing T_5_22.lc_trk_g2_7 <X> T_5_22.wire_logic_cluster/lc_2/in_3
 (42 5)  (276 357)  (276 357)  LC_2 Logic Functioning bit
 (52 5)  (286 357)  (286 357)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (22 6)  (256 358)  (256 358)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 358)  (257 358)  routing T_5_22.sp12_h_l_12 <X> T_5_22.lc_trk_g1_7
 (27 6)  (261 358)  (261 358)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 358)  (263 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (264 358)  (264 358)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (32 6)  (266 358)  (266 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 358)  (267 358)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 358)  (268 358)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 358)  (274 358)  LC_3 Logic Functioning bit
 (26 7)  (260 359)  (260 359)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 359)  (263 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 359)  (264 359)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 359)  (265 359)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.wire_logic_cluster/lc_3/in_3
 (32 7)  (266 359)  (266 359)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_2 input_2_3
 (34 7)  (268 359)  (268 359)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.input_2_3
 (35 7)  (269 359)  (269 359)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.input_2_3
 (26 8)  (260 360)  (260 360)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 8)  (263 360)  (263 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (266 360)  (266 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 360)  (268 360)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (40 8)  (274 360)  (274 360)  LC_4 Logic Functioning bit
 (47 8)  (281 360)  (281 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (51 8)  (285 360)  (285 360)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (22 9)  (256 361)  (256 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 361)  (257 361)  routing T_5_22.sp4_v_b_42 <X> T_5_22.lc_trk_g2_2
 (24 9)  (258 361)  (258 361)  routing T_5_22.sp4_v_b_42 <X> T_5_22.lc_trk_g2_2
 (26 9)  (260 361)  (260 361)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 361)  (261 361)  routing T_5_22.lc_trk_g1_7 <X> T_5_22.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 361)  (263 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 361)  (264 361)  routing T_5_22.lc_trk_g0_3 <X> T_5_22.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 361)  (265 361)  routing T_5_22.lc_trk_g1_2 <X> T_5_22.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 361)  (266 361)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (267 361)  (267 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_4
 (34 9)  (268 361)  (268 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_4
 (35 9)  (269 361)  (269 361)  routing T_5_22.lc_trk_g3_3 <X> T_5_22.input_2_4
 (48 9)  (282 361)  (282 361)  Enable bit of Mux _out_links/OutMux0_4 => wire_logic_cluster/lc_4/out sp4_v_b_8
 (21 10)  (255 362)  (255 362)  routing T_5_22.sp4_h_r_39 <X> T_5_22.lc_trk_g2_7
 (22 10)  (256 362)  (256 362)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (257 362)  (257 362)  routing T_5_22.sp4_h_r_39 <X> T_5_22.lc_trk_g2_7
 (24 10)  (258 362)  (258 362)  routing T_5_22.sp4_h_r_39 <X> T_5_22.lc_trk_g2_7
 (17 12)  (251 364)  (251 364)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (255 364)  (255 364)  routing T_5_22.sp4_v_t_22 <X> T_5_22.lc_trk_g3_3
 (22 12)  (256 364)  (256 364)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 364)  (257 364)  routing T_5_22.sp4_v_t_22 <X> T_5_22.lc_trk_g3_3
 (21 13)  (255 365)  (255 365)  routing T_5_22.sp4_v_t_22 <X> T_5_22.lc_trk_g3_3
 (21 14)  (255 366)  (255 366)  routing T_5_22.sp4_h_r_39 <X> T_5_22.lc_trk_g3_7
 (22 14)  (256 366)  (256 366)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (257 366)  (257 366)  routing T_5_22.sp4_h_r_39 <X> T_5_22.lc_trk_g3_7
 (24 14)  (258 366)  (258 366)  routing T_5_22.sp4_h_r_39 <X> T_5_22.lc_trk_g3_7
 (25 14)  (259 366)  (259 366)  routing T_5_22.sp4_v_b_38 <X> T_5_22.lc_trk_g3_6
 (26 14)  (260 366)  (260 366)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (27 14)  (261 366)  (261 366)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (28 14)  (262 366)  (262 366)  routing T_5_22.lc_trk_g3_1 <X> T_5_22.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 366)  (263 366)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (265 366)  (265 366)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 14)  (266 366)  (266 366)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 366)  (267 366)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 366)  (268 366)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 366)  (269 366)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_7
 (40 14)  (274 366)  (274 366)  LC_7 Logic Functioning bit
 (52 14)  (286 366)  (286 366)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (15 15)  (249 367)  (249 367)  routing T_5_22.sp4_v_t_33 <X> T_5_22.lc_trk_g3_4
 (16 15)  (250 367)  (250 367)  routing T_5_22.sp4_v_t_33 <X> T_5_22.lc_trk_g3_4
 (17 15)  (251 367)  (251 367)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_t_33 lc_trk_g3_4
 (22 15)  (256 367)  (256 367)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (257 367)  (257 367)  routing T_5_22.sp4_v_b_38 <X> T_5_22.lc_trk_g3_6
 (25 15)  (259 367)  (259 367)  routing T_5_22.sp4_v_b_38 <X> T_5_22.lc_trk_g3_6
 (27 15)  (261 367)  (261 367)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (28 15)  (262 367)  (262 367)  routing T_5_22.lc_trk_g3_4 <X> T_5_22.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 367)  (263 367)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (265 367)  (265 367)  routing T_5_22.lc_trk_g3_7 <X> T_5_22.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 367)  (266 367)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (267 367)  (267 367)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_7
 (34 15)  (268 367)  (268 367)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_7
 (35 15)  (269 367)  (269 367)  routing T_5_22.lc_trk_g3_6 <X> T_5_22.input_2_7
 (46 15)  (280 367)  (280 367)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (52 15)  (286 367)  (286 367)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_6_22

 (19 4)  (307 356)  (307 356)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


RAM_Tile_8_22

 (4 4)  (400 356)  (400 356)  routing T_8_22.sp4_h_l_38 <X> T_8_22.sp4_v_b_3
 (5 5)  (401 357)  (401 357)  routing T_8_22.sp4_h_l_38 <X> T_8_22.sp4_v_b_3
 (5 8)  (401 360)  (401 360)  routing T_8_22.sp4_h_l_38 <X> T_8_22.sp4_h_r_6
 (4 9)  (400 361)  (400 361)  routing T_8_22.sp4_h_l_38 <X> T_8_22.sp4_h_r_6


LogicTile_9_22

 (21 0)  (459 352)  (459 352)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g0_3
 (22 0)  (460 352)  (460 352)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (461 352)  (461 352)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g0_3
 (21 1)  (459 353)  (459 353)  routing T_9_22.sp4_v_b_11 <X> T_9_22.lc_trk_g0_3
 (21 4)  (459 356)  (459 356)  routing T_9_22.sp4_h_r_19 <X> T_9_22.lc_trk_g1_3
 (22 4)  (460 356)  (460 356)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (461 356)  (461 356)  routing T_9_22.sp4_h_r_19 <X> T_9_22.lc_trk_g1_3
 (24 4)  (462 356)  (462 356)  routing T_9_22.sp4_h_r_19 <X> T_9_22.lc_trk_g1_3
 (16 5)  (454 357)  (454 357)  routing T_9_22.sp12_h_r_8 <X> T_9_22.lc_trk_g1_0
 (17 5)  (455 357)  (455 357)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (21 5)  (459 357)  (459 357)  routing T_9_22.sp4_h_r_19 <X> T_9_22.lc_trk_g1_3
 (22 9)  (460 361)  (460 361)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (461 361)  (461 361)  routing T_9_22.sp4_v_b_42 <X> T_9_22.lc_trk_g2_2
 (24 9)  (462 361)  (462 361)  routing T_9_22.sp4_v_b_42 <X> T_9_22.lc_trk_g2_2
 (27 12)  (465 364)  (465 364)  routing T_9_22.lc_trk_g1_0 <X> T_9_22.wire_logic_cluster/lc_6/in_1
 (29 12)  (467 364)  (467 364)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (470 364)  (470 364)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (475 364)  (475 364)  LC_6 Logic Functioning bit
 (38 12)  (476 364)  (476 364)  LC_6 Logic Functioning bit
 (39 12)  (477 364)  (477 364)  LC_6 Logic Functioning bit
 (40 12)  (478 364)  (478 364)  LC_6 Logic Functioning bit
 (41 12)  (479 364)  (479 364)  LC_6 Logic Functioning bit
 (42 12)  (480 364)  (480 364)  LC_6 Logic Functioning bit
 (43 12)  (481 364)  (481 364)  LC_6 Logic Functioning bit
 (47 12)  (485 364)  (485 364)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (464 365)  (464 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (27 13)  (465 365)  (465 365)  routing T_9_22.lc_trk_g1_3 <X> T_9_22.wire_logic_cluster/lc_6/in_0
 (29 13)  (467 365)  (467 365)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (469 365)  (469 365)  routing T_9_22.lc_trk_g0_3 <X> T_9_22.wire_logic_cluster/lc_6/in_3
 (32 13)  (470 365)  (470 365)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (471 365)  (471 365)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.input_2_6
 (35 13)  (473 365)  (473 365)  routing T_9_22.lc_trk_g2_2 <X> T_9_22.input_2_6
 (36 13)  (474 365)  (474 365)  LC_6 Logic Functioning bit
 (37 13)  (475 365)  (475 365)  LC_6 Logic Functioning bit
 (38 13)  (476 365)  (476 365)  LC_6 Logic Functioning bit
 (39 13)  (477 365)  (477 365)  LC_6 Logic Functioning bit
 (40 13)  (478 365)  (478 365)  LC_6 Logic Functioning bit
 (41 13)  (479 365)  (479 365)  LC_6 Logic Functioning bit
 (42 13)  (480 365)  (480 365)  LC_6 Logic Functioning bit
 (43 13)  (481 365)  (481 365)  LC_6 Logic Functioning bit


LogicTile_11_22

 (3 1)  (549 353)  (549 353)  routing T_11_22.sp12_h_l_23 <X> T_11_22.sp12_v_b_0


LogicTile_16_22

 (19 8)  (835 360)  (835 360)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


LogicTile_17_22

 (2 12)  (876 364)  (876 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_20_22

 (12 15)  (1048 367)  (1048 367)  routing T_20_22.sp4_h_l_46 <X> T_20_22.sp4_v_t_46


LogicTile_2_21

 (2 12)  (74 348)  (74 348)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_4_21

 (3 3)  (183 339)  (183 339)  routing T_4_21.sp12_v_b_0 <X> T_4_21.sp12_h_l_23


LogicTile_5_21

 (22 2)  (256 338)  (256 338)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (258 338)  (258 338)  routing T_5_21.top_op_7 <X> T_5_21.lc_trk_g0_7
 (26 2)  (260 338)  (260 338)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (28 2)  (262 338)  (262 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 338)  (263 338)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 338)  (264 338)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 338)  (265 338)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 338)  (266 338)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 338)  (268 338)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 338)  (269 338)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.input_2_1
 (36 2)  (270 338)  (270 338)  LC_1 Logic Functioning bit
 (15 3)  (249 339)  (249 339)  routing T_5_21.bot_op_4 <X> T_5_21.lc_trk_g0_4
 (17 3)  (251 339)  (251 339)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (21 3)  (255 339)  (255 339)  routing T_5_21.top_op_7 <X> T_5_21.lc_trk_g0_7
 (26 3)  (260 339)  (260 339)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 339)  (263 339)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 339)  (264 339)  routing T_5_21.lc_trk_g2_6 <X> T_5_21.wire_logic_cluster/lc_1/in_1
 (31 3)  (265 339)  (265 339)  routing T_5_21.lc_trk_g1_7 <X> T_5_21.wire_logic_cluster/lc_1/in_3
 (32 3)  (266 339)  (266 339)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (268 339)  (268 339)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.input_2_1
 (5 4)  (239 340)  (239 340)  routing T_5_21.sp4_v_t_38 <X> T_5_21.sp4_h_r_3
 (12 4)  (246 340)  (246 340)  routing T_5_21.sp4_v_t_40 <X> T_5_21.sp4_h_r_5
 (21 4)  (255 340)  (255 340)  routing T_5_21.sp12_h_r_3 <X> T_5_21.lc_trk_g1_3
 (22 4)  (256 340)  (256 340)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (258 340)  (258 340)  routing T_5_21.sp12_h_r_3 <X> T_5_21.lc_trk_g1_3
 (26 4)  (260 340)  (260 340)  routing T_5_21.lc_trk_g0_4 <X> T_5_21.wire_logic_cluster/lc_2/in_0
 (31 4)  (265 340)  (265 340)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 340)  (266 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 340)  (267 340)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 340)  (268 340)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 340)  (270 340)  LC_2 Logic Functioning bit
 (37 4)  (271 340)  (271 340)  LC_2 Logic Functioning bit
 (38 4)  (272 340)  (272 340)  LC_2 Logic Functioning bit
 (42 4)  (276 340)  (276 340)  LC_2 Logic Functioning bit
 (43 4)  (277 340)  (277 340)  LC_2 Logic Functioning bit
 (46 4)  (280 340)  (280 340)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (284 340)  (284 340)  Cascade bit: LH_LC02_inmux02_5

 (21 5)  (255 341)  (255 341)  routing T_5_21.sp12_h_r_3 <X> T_5_21.lc_trk_g1_3
 (29 5)  (263 341)  (263 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 341)  (265 341)  routing T_5_21.lc_trk_g3_6 <X> T_5_21.wire_logic_cluster/lc_2/in_3
 (36 5)  (270 341)  (270 341)  LC_2 Logic Functioning bit
 (37 5)  (271 341)  (271 341)  LC_2 Logic Functioning bit
 (39 5)  (273 341)  (273 341)  LC_2 Logic Functioning bit
 (42 5)  (276 341)  (276 341)  LC_2 Logic Functioning bit
 (43 5)  (277 341)  (277 341)  LC_2 Logic Functioning bit
 (22 6)  (256 342)  (256 342)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (258 342)  (258 342)  routing T_5_21.bot_op_7 <X> T_5_21.lc_trk_g1_7
 (14 7)  (248 343)  (248 343)  routing T_5_21.top_op_4 <X> T_5_21.lc_trk_g1_4
 (15 7)  (249 343)  (249 343)  routing T_5_21.top_op_4 <X> T_5_21.lc_trk_g1_4
 (17 7)  (251 343)  (251 343)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (11 8)  (245 344)  (245 344)  routing T_5_21.sp4_h_r_3 <X> T_5_21.sp4_v_b_8
 (25 10)  (259 346)  (259 346)  routing T_5_21.sp4_v_b_38 <X> T_5_21.lc_trk_g2_6
 (8 11)  (242 347)  (242 347)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_v_t_42
 (9 11)  (243 347)  (243 347)  routing T_5_21.sp4_h_r_7 <X> T_5_21.sp4_v_t_42
 (22 11)  (256 347)  (256 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (257 347)  (257 347)  routing T_5_21.sp4_v_b_38 <X> T_5_21.lc_trk_g2_6
 (25 11)  (259 347)  (259 347)  routing T_5_21.sp4_v_b_38 <X> T_5_21.lc_trk_g2_6
 (13 12)  (247 348)  (247 348)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_v_b_11
 (17 12)  (251 348)  (251 348)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (29 12)  (263 348)  (263 348)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (264 348)  (264 348)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (31 12)  (265 348)  (265 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (32 12)  (266 348)  (266 348)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (268 348)  (268 348)  routing T_5_21.lc_trk_g1_4 <X> T_5_21.wire_logic_cluster/lc_6/in_3
 (12 13)  (246 349)  (246 349)  routing T_5_21.sp4_h_l_46 <X> T_5_21.sp4_v_b_11
 (18 13)  (252 349)  (252 349)  routing T_5_21.sp4_r_v_b_41 <X> T_5_21.lc_trk_g3_1
 (27 13)  (261 349)  (261 349)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (28 13)  (262 349)  (262 349)  routing T_5_21.lc_trk_g3_1 <X> T_5_21.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 349)  (263 349)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (264 349)  (264 349)  routing T_5_21.lc_trk_g0_7 <X> T_5_21.wire_logic_cluster/lc_6/in_1
 (32 13)  (266 349)  (266 349)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (268 349)  (268 349)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.input_2_6
 (35 13)  (269 349)  (269 349)  routing T_5_21.lc_trk_g1_3 <X> T_5_21.input_2_6
 (36 13)  (270 349)  (270 349)  LC_6 Logic Functioning bit
 (25 14)  (259 350)  (259 350)  routing T_5_21.wire_logic_cluster/lc_6/out <X> T_5_21.lc_trk_g3_6
 (22 15)  (256 351)  (256 351)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_6_21

 (15 0)  (303 336)  (303 336)  routing T_6_21.sp4_v_b_17 <X> T_6_21.lc_trk_g0_1
 (16 0)  (304 336)  (304 336)  routing T_6_21.sp4_v_b_17 <X> T_6_21.lc_trk_g0_1
 (17 0)  (305 336)  (305 336)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (15 4)  (303 340)  (303 340)  routing T_6_21.lft_op_1 <X> T_6_21.lc_trk_g1_1
 (17 4)  (305 340)  (305 340)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (306 340)  (306 340)  routing T_6_21.lft_op_1 <X> T_6_21.lc_trk_g1_1
 (14 13)  (302 349)  (302 349)  routing T_6_21.sp4_r_v_b_40 <X> T_6_21.lc_trk_g3_0
 (17 13)  (305 349)  (305 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 14)  (310 350)  (310 350)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_23 lc_trk_g3_7
 (23 14)  (311 350)  (311 350)  routing T_6_21.sp12_v_b_23 <X> T_6_21.lc_trk_g3_7
 (27 14)  (315 350)  (315 350)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (28 14)  (316 350)  (316 350)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (29 14)  (317 350)  (317 350)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (318 350)  (318 350)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (32 14)  (320 350)  (320 350)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (322 350)  (322 350)  routing T_6_21.lc_trk_g1_1 <X> T_6_21.wire_logic_cluster/lc_7/in_3
 (40 14)  (328 350)  (328 350)  LC_7 Logic Functioning bit
 (41 14)  (329 350)  (329 350)  LC_7 Logic Functioning bit
 (43 14)  (331 350)  (331 350)  LC_7 Logic Functioning bit
 (47 14)  (335 350)  (335 350)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (309 351)  (309 351)  routing T_6_21.sp12_v_b_23 <X> T_6_21.lc_trk_g3_7
 (27 15)  (315 351)  (315 351)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (28 15)  (316 351)  (316 351)  routing T_6_21.lc_trk_g3_0 <X> T_6_21.wire_logic_cluster/lc_7/in_0
 (29 15)  (317 351)  (317 351)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (318 351)  (318 351)  routing T_6_21.lc_trk_g3_7 <X> T_6_21.wire_logic_cluster/lc_7/in_1
 (32 15)  (320 351)  (320 351)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (40 15)  (328 351)  (328 351)  LC_7 Logic Functioning bit
 (41 15)  (329 351)  (329 351)  LC_7 Logic Functioning bit
 (42 15)  (330 351)  (330 351)  LC_7 Logic Functioning bit
 (43 15)  (331 351)  (331 351)  LC_7 Logic Functioning bit


LogicTile_7_21

 (26 8)  (368 344)  (368 344)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (27 8)  (369 344)  (369 344)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (28 8)  (370 344)  (370 344)  routing T_7_21.lc_trk_g3_0 <X> T_7_21.wire_logic_cluster/lc_4/in_1
 (29 8)  (371 344)  (371 344)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_1
 (31 8)  (373 344)  (373 344)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (374 344)  (374 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (375 344)  (375 344)  routing T_7_21.lc_trk_g2_5 <X> T_7_21.wire_logic_cluster/lc_4/in_3
 (35 8)  (377 344)  (377 344)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_4
 (37 8)  (379 344)  (379 344)  LC_4 Logic Functioning bit
 (38 8)  (380 344)  (380 344)  LC_4 Logic Functioning bit
 (39 8)  (381 344)  (381 344)  LC_4 Logic Functioning bit
 (40 8)  (382 344)  (382 344)  LC_4 Logic Functioning bit
 (41 8)  (383 344)  (383 344)  LC_4 Logic Functioning bit
 (42 8)  (384 344)  (384 344)  LC_4 Logic Functioning bit
 (43 8)  (385 344)  (385 344)  LC_4 Logic Functioning bit
 (47 8)  (389 344)  (389 344)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (368 345)  (368 345)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (28 9)  (370 345)  (370 345)  routing T_7_21.lc_trk_g2_6 <X> T_7_21.wire_logic_cluster/lc_4/in_0
 (29 9)  (371 345)  (371 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (32 9)  (374 345)  (374 345)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (375 345)  (375 345)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_4
 (34 9)  (376 345)  (376 345)  routing T_7_21.lc_trk_g3_5 <X> T_7_21.input_2_4
 (36 9)  (378 345)  (378 345)  LC_4 Logic Functioning bit
 (37 9)  (379 345)  (379 345)  LC_4 Logic Functioning bit
 (38 9)  (380 345)  (380 345)  LC_4 Logic Functioning bit
 (39 9)  (381 345)  (381 345)  LC_4 Logic Functioning bit
 (40 9)  (382 345)  (382 345)  LC_4 Logic Functioning bit
 (41 9)  (383 345)  (383 345)  LC_4 Logic Functioning bit
 (42 9)  (384 345)  (384 345)  LC_4 Logic Functioning bit
 (43 9)  (385 345)  (385 345)  LC_4 Logic Functioning bit
 (15 10)  (357 346)  (357 346)  routing T_7_21.sp4_h_l_16 <X> T_7_21.lc_trk_g2_5
 (16 10)  (358 346)  (358 346)  routing T_7_21.sp4_h_l_16 <X> T_7_21.lc_trk_g2_5
 (17 10)  (359 346)  (359 346)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_16 lc_trk_g2_5
 (18 11)  (360 347)  (360 347)  routing T_7_21.sp4_h_l_16 <X> T_7_21.lc_trk_g2_5
 (22 11)  (364 347)  (364 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (15 13)  (357 349)  (357 349)  routing T_7_21.sp4_v_t_29 <X> T_7_21.lc_trk_g3_0
 (16 13)  (358 349)  (358 349)  routing T_7_21.sp4_v_t_29 <X> T_7_21.lc_trk_g3_0
 (17 13)  (359 349)  (359 349)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (17 14)  (359 350)  (359 350)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (18 15)  (360 351)  (360 351)  routing T_7_21.sp4_r_v_b_45 <X> T_7_21.lc_trk_g3_5


RAM_Tile_8_21

 (5 15)  (401 351)  (401 351)  routing T_8_21.sp4_h_l_44 <X> T_8_21.sp4_v_t_44


LogicTile_9_21

 (13 4)  (451 340)  (451 340)  routing T_9_21.sp4_h_l_40 <X> T_9_21.sp4_v_b_5
 (12 5)  (450 341)  (450 341)  routing T_9_21.sp4_h_l_40 <X> T_9_21.sp4_v_b_5
 (8 10)  (446 346)  (446 346)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_h_l_42
 (8 11)  (446 347)  (446 347)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_v_t_42
 (9 11)  (447 347)  (447 347)  routing T_9_21.sp4_h_r_7 <X> T_9_21.sp4_v_t_42


LogicTile_10_21

 (2 4)  (494 340)  (494 340)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_21

 (3 13)  (765 349)  (765 349)  routing T_15_21.sp12_h_l_22 <X> T_15_21.sp12_h_r_1


LogicTile_16_21

 (3 3)  (819 339)  (819 339)  routing T_16_21.sp12_v_b_0 <X> T_16_21.sp12_h_l_23
 (11 4)  (827 340)  (827 340)  routing T_16_21.sp4_h_r_0 <X> T_16_21.sp4_v_b_5


LogicTile_18_21

 (14 1)  (942 337)  (942 337)  routing T_18_21.sp4_r_v_b_35 <X> T_18_21.lc_trk_g0_0
 (17 1)  (945 337)  (945 337)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (14 6)  (942 342)  (942 342)  routing T_18_21.sp12_h_l_3 <X> T_18_21.lc_trk_g1_4
 (14 7)  (942 343)  (942 343)  routing T_18_21.sp12_h_l_3 <X> T_18_21.lc_trk_g1_4
 (15 7)  (943 343)  (943 343)  routing T_18_21.sp12_h_l_3 <X> T_18_21.lc_trk_g1_4
 (17 7)  (945 343)  (945 343)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (31 8)  (959 344)  (959 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 344)  (960 344)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (962 344)  (962 344)  routing T_18_21.lc_trk_g1_4 <X> T_18_21.wire_logic_cluster/lc_4/in_3
 (37 8)  (965 344)  (965 344)  LC_4 Logic Functioning bit
 (39 8)  (967 344)  (967 344)  LC_4 Logic Functioning bit
 (40 8)  (968 344)  (968 344)  LC_4 Logic Functioning bit
 (41 8)  (969 344)  (969 344)  LC_4 Logic Functioning bit
 (42 8)  (970 344)  (970 344)  LC_4 Logic Functioning bit
 (43 8)  (971 344)  (971 344)  LC_4 Logic Functioning bit
 (46 8)  (974 344)  (974 344)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (52 8)  (980 344)  (980 344)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (29 9)  (957 345)  (957 345)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (964 345)  (964 345)  LC_4 Logic Functioning bit
 (38 9)  (966 345)  (966 345)  LC_4 Logic Functioning bit
 (40 9)  (968 345)  (968 345)  LC_4 Logic Functioning bit
 (41 9)  (969 345)  (969 345)  LC_4 Logic Functioning bit
 (42 9)  (970 345)  (970 345)  LC_4 Logic Functioning bit
 (43 9)  (971 345)  (971 345)  LC_4 Logic Functioning bit
 (51 9)  (979 345)  (979 345)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24


LogicTile_19_21

 (3 7)  (985 343)  (985 343)  routing T_19_21.sp12_h_l_23 <X> T_19_21.sp12_v_t_23


LogicTile_27_21

 (3 15)  (1405 351)  (1405 351)  routing T_27_21.sp12_h_l_22 <X> T_27_21.sp12_v_t_22


LogicTile_28_21

 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_v_b_0 <X> T_28_21.sp12_h_l_23


IO_Tile_0_20

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 329)  (1 329)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_2_20

 (2 0)  (74 320)  (74 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 15)  (91 335)  (91 335)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_4_20

 (2 0)  (182 320)  (182 320)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_5_20

 (22 2)  (256 322)  (256 322)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (257 322)  (257 322)  routing T_5_20.sp12_h_l_12 <X> T_5_20.lc_trk_g0_7
 (4 4)  (238 324)  (238 324)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_b_3
 (22 4)  (256 324)  (256 324)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (257 324)  (257 324)  routing T_5_20.sp12_h_r_11 <X> T_5_20.lc_trk_g1_3
 (5 5)  (239 325)  (239 325)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_b_3
 (22 6)  (256 326)  (256 326)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 326)  (257 326)  routing T_5_20.sp12_h_l_12 <X> T_5_20.lc_trk_g1_7
 (5 7)  (239 327)  (239 327)  routing T_5_20.sp4_h_l_38 <X> T_5_20.sp4_v_t_38
 (15 8)  (249 328)  (249 328)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (16 8)  (250 328)  (250 328)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (17 8)  (251 328)  (251 328)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (252 328)  (252 328)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (25 8)  (259 328)  (259 328)  routing T_5_20.sp4_v_t_23 <X> T_5_20.lc_trk_g2_2
 (29 8)  (263 328)  (263 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 328)  (264 328)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (31 8)  (265 328)  (265 328)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (266 328)  (266 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 328)  (267 328)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (270 328)  (270 328)  LC_4 Logic Functioning bit
 (18 9)  (252 329)  (252 329)  routing T_5_20.sp4_h_r_41 <X> T_5_20.lc_trk_g2_1
 (22 9)  (256 329)  (256 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (257 329)  (257 329)  routing T_5_20.sp4_v_t_23 <X> T_5_20.lc_trk_g2_2
 (25 9)  (259 329)  (259 329)  routing T_5_20.sp4_v_t_23 <X> T_5_20.lc_trk_g2_2
 (26 9)  (260 329)  (260 329)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 329)  (261 329)  routing T_5_20.lc_trk_g1_3 <X> T_5_20.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 329)  (263 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 329)  (264 329)  routing T_5_20.lc_trk_g0_7 <X> T_5_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (265 329)  (265 329)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 329)  (266 329)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_2 input_2_4
 (33 9)  (267 329)  (267 329)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_4
 (35 9)  (269 329)  (269 329)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.input_2_4
 (21 10)  (255 330)  (255 330)  routing T_5_20.sp12_v_b_7 <X> T_5_20.lc_trk_g2_7
 (22 10)  (256 330)  (256 330)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (258 330)  (258 330)  routing T_5_20.sp12_v_b_7 <X> T_5_20.lc_trk_g2_7
 (21 11)  (255 331)  (255 331)  routing T_5_20.sp12_v_b_7 <X> T_5_20.lc_trk_g2_7
 (11 12)  (245 332)  (245 332)  routing T_5_20.sp4_h_l_40 <X> T_5_20.sp4_v_b_11
 (13 12)  (247 332)  (247 332)  routing T_5_20.sp4_h_l_40 <X> T_5_20.sp4_v_b_11
 (12 13)  (246 333)  (246 333)  routing T_5_20.sp4_h_l_40 <X> T_5_20.sp4_v_b_11
 (27 14)  (261 334)  (261 334)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 334)  (263 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 334)  (264 334)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 334)  (266 334)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 334)  (267 334)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 334)  (269 334)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.input_2_7
 (28 15)  (262 335)  (262 335)  routing T_5_20.lc_trk_g2_1 <X> T_5_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 335)  (263 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_1 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 335)  (264 335)  routing T_5_20.lc_trk_g1_7 <X> T_5_20.wire_logic_cluster/lc_7/in_1
 (31 15)  (265 335)  (265 335)  routing T_5_20.lc_trk_g2_2 <X> T_5_20.wire_logic_cluster/lc_7/in_3
 (32 15)  (266 335)  (266 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (267 335)  (267 335)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.input_2_7
 (35 15)  (269 335)  (269 335)  routing T_5_20.lc_trk_g2_7 <X> T_5_20.input_2_7
 (37 15)  (271 335)  (271 335)  LC_7 Logic Functioning bit
 (46 15)  (280 335)  (280 335)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_6_20

 (3 1)  (291 321)  (291 321)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_v_b_0
 (8 6)  (296 326)  (296 326)  routing T_6_20.sp4_v_t_41 <X> T_6_20.sp4_h_l_41
 (9 6)  (297 326)  (297 326)  routing T_6_20.sp4_v_t_41 <X> T_6_20.sp4_h_l_41
 (3 7)  (291 327)  (291 327)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_v_t_23
 (8 13)  (296 333)  (296 333)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_v_b_10
 (9 13)  (297 333)  (297 333)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_v_b_10
 (10 13)  (298 333)  (298 333)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_v_b_10


LogicTile_7_20

 (13 4)  (355 324)  (355 324)  routing T_7_20.sp4_h_l_40 <X> T_7_20.sp4_v_b_5
 (12 5)  (354 325)  (354 325)  routing T_7_20.sp4_h_l_40 <X> T_7_20.sp4_v_b_5
 (12 7)  (354 327)  (354 327)  routing T_7_20.sp4_h_l_40 <X> T_7_20.sp4_v_t_40


RAM_Tile_8_20

 (11 10)  (407 330)  (407 330)  routing T_8_20.sp4_h_l_38 <X> T_8_20.sp4_v_t_45


LogicTile_17_20

 (0 0)  (874 320)  (874 320)  Negative Clock bit

 (14 0)  (888 320)  (888 320)  routing T_17_20.wire_logic_cluster/lc_0/out <X> T_17_20.lc_trk_g0_0
 (21 0)  (895 320)  (895 320)  routing T_17_20.wire_logic_cluster/lc_3/out <X> T_17_20.lc_trk_g0_3
 (22 0)  (896 320)  (896 320)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g0_5 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (909 320)  (909 320)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_0
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (37 0)  (911 320)  (911 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (41 0)  (915 320)  (915 320)  LC_0 Logic Functioning bit
 (43 0)  (917 320)  (917 320)  LC_0 Logic Functioning bit
 (45 0)  (919 320)  (919 320)  LC_0 Logic Functioning bit
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 321)  (904 321)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (32 1)  (906 321)  (906 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (908 321)  (908 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_0
 (35 1)  (909 321)  (909 321)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.input_2_0
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (41 1)  (915 321)  (915 321)  LC_0 Logic Functioning bit
 (42 1)  (916 321)  (916 321)  LC_0 Logic Functioning bit
 (43 1)  (917 321)  (917 321)  LC_0 Logic Functioning bit
 (45 1)  (919 321)  (919 321)  LC_0 Logic Functioning bit
 (0 2)  (874 322)  (874 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (1 2)  (875 322)  (875 322)  routing T_17_20.glb_netwk_6 <X> T_17_20.wire_logic_cluster/lc_7/clk
 (2 2)  (876 322)  (876 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (888 322)  (888 322)  routing T_17_20.wire_logic_cluster/lc_4/out <X> T_17_20.lc_trk_g0_4
 (17 2)  (891 322)  (891 322)  Enable bit of Mux _local_links/g0_mux_5 => bnr_op_5 lc_trk_g0_5
 (18 2)  (892 322)  (892 322)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g0_5
 (22 2)  (896 322)  (896 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (898 322)  (898 322)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g0_7
 (25 2)  (899 322)  (899 322)  routing T_17_20.wire_logic_cluster/lc_6/out <X> T_17_20.lc_trk_g0_6
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 322)  (905 322)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (914 322)  (914 322)  LC_1 Logic Functioning bit
 (42 2)  (916 322)  (916 322)  LC_1 Logic Functioning bit
 (17 3)  (891 323)  (891 323)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (18 3)  (892 323)  (892 323)  routing T_17_20.bnr_op_5 <X> T_17_20.lc_trk_g0_5
 (22 3)  (896 323)  (896 323)  Enable bit of Mux _local_links/g0_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g0_6
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (27 4)  (901 324)  (901 324)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 324)  (902 324)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 324)  (903 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (905 324)  (905 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (906 324)  (906 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 324)  (907 324)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_2/in_3
 (42 4)  (916 324)  (916 324)  LC_2 Logic Functioning bit
 (50 4)  (924 324)  (924 324)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (900 325)  (900 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 325)  (902 325)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 325)  (903 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 325)  (904 325)  routing T_17_20.lc_trk_g3_2 <X> T_17_20.wire_logic_cluster/lc_2/in_1
 (14 6)  (888 326)  (888 326)  routing T_17_20.bnr_op_4 <X> T_17_20.lc_trk_g1_4
 (22 6)  (896 326)  (896 326)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (898 326)  (898 326)  routing T_17_20.bot_op_7 <X> T_17_20.lc_trk_g1_7
 (26 6)  (900 326)  (900 326)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (31 6)  (905 326)  (905 326)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (32 6)  (906 326)  (906 326)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 326)  (907 326)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 326)  (910 326)  LC_3 Logic Functioning bit
 (50 6)  (924 326)  (924 326)  Cascade bit: LH_LC03_inmux02_5

 (14 7)  (888 327)  (888 327)  routing T_17_20.bnr_op_4 <X> T_17_20.lc_trk_g1_4
 (17 7)  (891 327)  (891 327)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (901 327)  (901 327)  routing T_17_20.lc_trk_g1_4 <X> T_17_20.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 327)  (903 327)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 327)  (905 327)  routing T_17_20.lc_trk_g2_6 <X> T_17_20.wire_logic_cluster/lc_3/in_3
 (37 7)  (911 327)  (911 327)  LC_3 Logic Functioning bit
 (21 8)  (895 328)  (895 328)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (898 328)  (898 328)  routing T_17_20.rgt_op_3 <X> T_17_20.lc_trk_g2_3
 (26 8)  (900 328)  (900 328)  routing T_17_20.lc_trk_g0_4 <X> T_17_20.wire_logic_cluster/lc_4/in_0
 (29 8)  (903 328)  (903 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 328)  (904 328)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 328)  (906 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 328)  (907 328)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (41 8)  (915 328)  (915 328)  LC_4 Logic Functioning bit
 (45 8)  (919 328)  (919 328)  LC_4 Logic Functioning bit
 (50 8)  (924 328)  (924 328)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (897 329)  (897 329)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g2_2
 (24 9)  (898 329)  (898 329)  routing T_17_20.sp4_v_b_42 <X> T_17_20.lc_trk_g2_2
 (29 9)  (903 329)  (903 329)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (904 329)  (904 329)  routing T_17_20.lc_trk_g0_7 <X> T_17_20.wire_logic_cluster/lc_4/in_1
 (31 9)  (905 329)  (905 329)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_4/in_3
 (38 9)  (912 329)  (912 329)  LC_4 Logic Functioning bit
 (45 9)  (919 329)  (919 329)  LC_4 Logic Functioning bit
 (17 10)  (891 330)  (891 330)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (892 330)  (892 330)  routing T_17_20.wire_logic_cluster/lc_5/out <X> T_17_20.lc_trk_g2_5
 (25 10)  (899 330)  (899 330)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (26 10)  (900 330)  (900 330)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (27 10)  (901 330)  (901 330)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (29 10)  (903 330)  (903 330)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 330)  (904 330)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 330)  (905 330)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 330)  (906 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 330)  (907 330)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 330)  (908 330)  routing T_17_20.lc_trk_g3_5 <X> T_17_20.wire_logic_cluster/lc_5/in_3
 (41 10)  (915 330)  (915 330)  LC_5 Logic Functioning bit
 (45 10)  (919 330)  (919 330)  LC_5 Logic Functioning bit
 (15 11)  (889 331)  (889 331)  routing T_17_20.tnr_op_4 <X> T_17_20.lc_trk_g2_4
 (17 11)  (891 331)  (891 331)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (896 331)  (896 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (897 331)  (897 331)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (25 11)  (899 331)  (899 331)  routing T_17_20.sp4_v_b_38 <X> T_17_20.lc_trk_g2_6
 (28 11)  (902 331)  (902 331)  routing T_17_20.lc_trk_g2_5 <X> T_17_20.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 331)  (903 331)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 331)  (904 331)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_5/in_1
 (32 11)  (906 331)  (906 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (909 331)  (909 331)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.input_2_5
 (38 11)  (912 331)  (912 331)  LC_5 Logic Functioning bit
 (45 11)  (919 331)  (919 331)  LC_5 Logic Functioning bit
 (25 12)  (899 332)  (899 332)  routing T_17_20.rgt_op_2 <X> T_17_20.lc_trk_g3_2
 (26 12)  (900 332)  (900 332)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 12)  (903 332)  (903 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (905 332)  (905 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 332)  (906 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 332)  (907 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (908 332)  (908 332)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (35 12)  (909 332)  (909 332)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.input_2_6
 (45 12)  (919 332)  (919 332)  LC_6 Logic Functioning bit
 (22 13)  (896 333)  (896 333)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (898 333)  (898 333)  routing T_17_20.rgt_op_2 <X> T_17_20.lc_trk_g3_2
 (26 13)  (900 333)  (900 333)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (27 13)  (901 333)  (901 333)  routing T_17_20.lc_trk_g1_7 <X> T_17_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 333)  (903 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 333)  (904 333)  routing T_17_20.lc_trk_g0_3 <X> T_17_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 333)  (905 333)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 333)  (906 333)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (909 333)  (909 333)  routing T_17_20.lc_trk_g0_6 <X> T_17_20.input_2_6
 (39 13)  (913 333)  (913 333)  LC_6 Logic Functioning bit
 (42 13)  (916 333)  (916 333)  LC_6 Logic Functioning bit
 (45 13)  (919 333)  (919 333)  LC_6 Logic Functioning bit
 (0 14)  (874 334)  (874 334)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (875 334)  (875 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 334)  (889 334)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g3_5
 (17 14)  (891 334)  (891 334)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (892 334)  (892 334)  routing T_17_20.rgt_op_5 <X> T_17_20.lc_trk_g3_5
 (25 14)  (899 334)  (899 334)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g3_6
 (1 15)  (875 335)  (875 335)  routing T_17_20.lc_trk_g2_4 <X> T_17_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.rgt_op_6 <X> T_17_20.lc_trk_g3_6


LogicTile_18_20

 (0 0)  (928 320)  (928 320)  Negative Clock bit

 (27 0)  (955 320)  (955 320)  routing T_18_20.lc_trk_g1_0 <X> T_18_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (957 320)  (957 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (963 320)  (963 320)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.input_2_0
 (44 0)  (972 320)  (972 320)  LC_0 Logic Functioning bit
 (32 1)  (960 321)  (960 321)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (962 321)  (962 321)  routing T_18_20.lc_trk_g1_5 <X> T_18_20.input_2_0
 (0 2)  (928 322)  (928 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (1 2)  (929 322)  (929 322)  routing T_18_20.glb_netwk_6 <X> T_18_20.wire_logic_cluster/lc_7/clk
 (2 2)  (930 322)  (930 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (942 322)  (942 322)  routing T_18_20.lft_op_4 <X> T_18_20.lc_trk_g0_4
 (15 2)  (943 322)  (943 322)  routing T_18_20.lft_op_5 <X> T_18_20.lc_trk_g0_5
 (17 2)  (945 322)  (945 322)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (946 322)  (946 322)  routing T_18_20.lft_op_5 <X> T_18_20.lc_trk_g0_5
 (22 2)  (950 322)  (950 322)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (952 322)  (952 322)  routing T_18_20.bot_op_7 <X> T_18_20.lc_trk_g0_7
 (29 2)  (957 322)  (957 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (958 322)  (958 322)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (32 2)  (960 322)  (960 322)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (964 322)  (964 322)  LC_1 Logic Functioning bit
 (37 2)  (965 322)  (965 322)  LC_1 Logic Functioning bit
 (38 2)  (966 322)  (966 322)  LC_1 Logic Functioning bit
 (39 2)  (967 322)  (967 322)  LC_1 Logic Functioning bit
 (44 2)  (972 322)  (972 322)  LC_1 Logic Functioning bit
 (15 3)  (943 323)  (943 323)  routing T_18_20.lft_op_4 <X> T_18_20.lc_trk_g0_4
 (17 3)  (945 323)  (945 323)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (950 323)  (950 323)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (952 323)  (952 323)  routing T_18_20.bot_op_6 <X> T_18_20.lc_trk_g0_6
 (30 3)  (958 323)  (958 323)  routing T_18_20.lc_trk_g0_6 <X> T_18_20.wire_logic_cluster/lc_1/in_1
 (36 3)  (964 323)  (964 323)  LC_1 Logic Functioning bit
 (37 3)  (965 323)  (965 323)  LC_1 Logic Functioning bit
 (38 3)  (966 323)  (966 323)  LC_1 Logic Functioning bit
 (39 3)  (967 323)  (967 323)  LC_1 Logic Functioning bit
 (14 4)  (942 324)  (942 324)  routing T_18_20.lft_op_0 <X> T_18_20.lc_trk_g1_0
 (21 4)  (949 324)  (949 324)  routing T_18_20.lft_op_3 <X> T_18_20.lc_trk_g1_3
 (22 4)  (950 324)  (950 324)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (952 324)  (952 324)  routing T_18_20.lft_op_3 <X> T_18_20.lc_trk_g1_3
 (25 4)  (953 324)  (953 324)  routing T_18_20.wire_logic_cluster/lc_2/out <X> T_18_20.lc_trk_g1_2
 (27 4)  (955 324)  (955 324)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (29 4)  (957 324)  (957 324)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (960 324)  (960 324)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (964 324)  (964 324)  LC_2 Logic Functioning bit
 (37 4)  (965 324)  (965 324)  LC_2 Logic Functioning bit
 (38 4)  (966 324)  (966 324)  LC_2 Logic Functioning bit
 (39 4)  (967 324)  (967 324)  LC_2 Logic Functioning bit
 (44 4)  (972 324)  (972 324)  LC_2 Logic Functioning bit
 (45 4)  (973 324)  (973 324)  LC_2 Logic Functioning bit
 (15 5)  (943 325)  (943 325)  routing T_18_20.lft_op_0 <X> T_18_20.lc_trk_g1_0
 (17 5)  (945 325)  (945 325)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (950 325)  (950 325)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (958 325)  (958 325)  routing T_18_20.lc_trk_g1_2 <X> T_18_20.wire_logic_cluster/lc_2/in_1
 (40 5)  (968 325)  (968 325)  LC_2 Logic Functioning bit
 (41 5)  (969 325)  (969 325)  LC_2 Logic Functioning bit
 (42 5)  (970 325)  (970 325)  LC_2 Logic Functioning bit
 (43 5)  (971 325)  (971 325)  LC_2 Logic Functioning bit
 (45 5)  (973 325)  (973 325)  LC_2 Logic Functioning bit
 (15 6)  (943 326)  (943 326)  routing T_18_20.bot_op_5 <X> T_18_20.lc_trk_g1_5
 (17 6)  (945 326)  (945 326)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (953 326)  (953 326)  routing T_18_20.lft_op_6 <X> T_18_20.lc_trk_g1_6
 (29 6)  (957 326)  (957 326)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (958 326)  (958 326)  routing T_18_20.lc_trk_g0_4 <X> T_18_20.wire_logic_cluster/lc_3/in_1
 (32 6)  (960 326)  (960 326)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (964 326)  (964 326)  LC_3 Logic Functioning bit
 (37 6)  (965 326)  (965 326)  LC_3 Logic Functioning bit
 (38 6)  (966 326)  (966 326)  LC_3 Logic Functioning bit
 (39 6)  (967 326)  (967 326)  LC_3 Logic Functioning bit
 (44 6)  (972 326)  (972 326)  LC_3 Logic Functioning bit
 (22 7)  (950 327)  (950 327)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (952 327)  (952 327)  routing T_18_20.lft_op_6 <X> T_18_20.lc_trk_g1_6
 (36 7)  (964 327)  (964 327)  LC_3 Logic Functioning bit
 (37 7)  (965 327)  (965 327)  LC_3 Logic Functioning bit
 (38 7)  (966 327)  (966 327)  LC_3 Logic Functioning bit
 (39 7)  (967 327)  (967 327)  LC_3 Logic Functioning bit
 (29 8)  (957 328)  (957 328)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 328)  (958 328)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (32 8)  (960 328)  (960 328)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (964 328)  (964 328)  LC_4 Logic Functioning bit
 (37 8)  (965 328)  (965 328)  LC_4 Logic Functioning bit
 (38 8)  (966 328)  (966 328)  LC_4 Logic Functioning bit
 (39 8)  (967 328)  (967 328)  LC_4 Logic Functioning bit
 (44 8)  (972 328)  (972 328)  LC_4 Logic Functioning bit
 (30 9)  (958 329)  (958 329)  routing T_18_20.lc_trk_g0_7 <X> T_18_20.wire_logic_cluster/lc_4/in_1
 (36 9)  (964 329)  (964 329)  LC_4 Logic Functioning bit
 (37 9)  (965 329)  (965 329)  LC_4 Logic Functioning bit
 (38 9)  (966 329)  (966 329)  LC_4 Logic Functioning bit
 (39 9)  (967 329)  (967 329)  LC_4 Logic Functioning bit
 (21 10)  (949 330)  (949 330)  routing T_18_20.bnl_op_7 <X> T_18_20.lc_trk_g2_7
 (22 10)  (950 330)  (950 330)  Enable bit of Mux _local_links/g2_mux_7 => bnl_op_7 lc_trk_g2_7
 (32 10)  (960 330)  (960 330)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (963 330)  (963 330)  routing T_18_20.lc_trk_g0_5 <X> T_18_20.input_2_5
 (36 10)  (964 330)  (964 330)  LC_5 Logic Functioning bit
 (37 10)  (965 330)  (965 330)  LC_5 Logic Functioning bit
 (38 10)  (966 330)  (966 330)  LC_5 Logic Functioning bit
 (39 10)  (967 330)  (967 330)  LC_5 Logic Functioning bit
 (44 10)  (972 330)  (972 330)  LC_5 Logic Functioning bit
 (21 11)  (949 331)  (949 331)  routing T_18_20.bnl_op_7 <X> T_18_20.lc_trk_g2_7
 (32 11)  (960 331)  (960 331)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (36 11)  (964 331)  (964 331)  LC_5 Logic Functioning bit
 (37 11)  (965 331)  (965 331)  LC_5 Logic Functioning bit
 (38 11)  (966 331)  (966 331)  LC_5 Logic Functioning bit
 (39 11)  (967 331)  (967 331)  LC_5 Logic Functioning bit
 (27 12)  (955 332)  (955 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 332)  (957 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (958 332)  (958 332)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (32 12)  (960 332)  (960 332)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (964 332)  (964 332)  LC_6 Logic Functioning bit
 (37 12)  (965 332)  (965 332)  LC_6 Logic Functioning bit
 (38 12)  (966 332)  (966 332)  LC_6 Logic Functioning bit
 (39 12)  (967 332)  (967 332)  LC_6 Logic Functioning bit
 (44 12)  (972 332)  (972 332)  LC_6 Logic Functioning bit
 (30 13)  (958 333)  (958 333)  routing T_18_20.lc_trk_g1_6 <X> T_18_20.wire_logic_cluster/lc_6/in_1
 (36 13)  (964 333)  (964 333)  LC_6 Logic Functioning bit
 (37 13)  (965 333)  (965 333)  LC_6 Logic Functioning bit
 (38 13)  (966 333)  (966 333)  LC_6 Logic Functioning bit
 (39 13)  (967 333)  (967 333)  LC_6 Logic Functioning bit
 (0 14)  (928 334)  (928 334)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 334)  (929 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (944 334)  (944 334)  routing T_18_20.sp4_v_b_37 <X> T_18_20.lc_trk_g3_5
 (17 14)  (945 334)  (945 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (946 334)  (946 334)  routing T_18_20.sp4_v_b_37 <X> T_18_20.lc_trk_g3_5
 (25 14)  (953 334)  (953 334)  routing T_18_20.sp4_v_b_30 <X> T_18_20.lc_trk_g3_6
 (26 14)  (954 334)  (954 334)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 334)  (955 334)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 334)  (957 334)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (960 334)  (960 334)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (35 14)  (963 334)  (963 334)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_7
 (45 14)  (973 334)  (973 334)  LC_7 Logic Functioning bit
 (0 15)  (928 335)  (928 335)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (929 335)  (929 335)  routing T_18_20.lc_trk_g3_5 <X> T_18_20.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 335)  (946 335)  routing T_18_20.sp4_v_b_37 <X> T_18_20.lc_trk_g3_5
 (22 15)  (950 335)  (950 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_30 lc_trk_g3_6
 (23 15)  (951 335)  (951 335)  routing T_18_20.sp4_v_b_30 <X> T_18_20.lc_trk_g3_6
 (26 15)  (954 335)  (954 335)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 335)  (956 335)  routing T_18_20.lc_trk_g2_7 <X> T_18_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 335)  (957 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 335)  (958 335)  routing T_18_20.lc_trk_g1_3 <X> T_18_20.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 335)  (960 335)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (961 335)  (961 335)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_7
 (34 15)  (962 335)  (962 335)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_7
 (35 15)  (963 335)  (963 335)  routing T_18_20.lc_trk_g3_6 <X> T_18_20.input_2_7
 (39 15)  (967 335)  (967 335)  LC_7 Logic Functioning bit
 (42 15)  (970 335)  (970 335)  LC_7 Logic Functioning bit
 (45 15)  (973 335)  (973 335)  LC_7 Logic Functioning bit
 (48 15)  (976 335)  (976 335)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (979 335)  (979 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_19

 (16 8)  (250 312)  (250 312)  routing T_5_19.sp4_v_b_33 <X> T_5_19.lc_trk_g2_1
 (17 8)  (251 312)  (251 312)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (252 312)  (252 312)  routing T_5_19.sp4_v_b_33 <X> T_5_19.lc_trk_g2_1
 (26 8)  (260 312)  (260 312)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 8)  (262 312)  (262 312)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 312)  (263 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 312)  (264 312)  routing T_5_19.lc_trk_g2_5 <X> T_5_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 312)  (266 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (267 312)  (267 312)  routing T_5_19.lc_trk_g2_1 <X> T_5_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 312)  (269 312)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.input_2_4
 (18 9)  (252 313)  (252 313)  routing T_5_19.sp4_v_b_33 <X> T_5_19.lc_trk_g2_1
 (26 9)  (260 313)  (260 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (261 313)  (261 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 313)  (262 313)  routing T_5_19.lc_trk_g3_7 <X> T_5_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 313)  (263 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (266 313)  (266 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (267 313)  (267 313)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.input_2_4
 (34 9)  (268 313)  (268 313)  routing T_5_19.lc_trk_g3_5 <X> T_5_19.input_2_4
 (43 9)  (277 313)  (277 313)  LC_4 Logic Functioning bit
 (53 9)  (287 313)  (287 313)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (16 10)  (250 314)  (250 314)  routing T_5_19.sp12_v_b_21 <X> T_5_19.lc_trk_g2_5
 (17 10)  (251 314)  (251 314)  Enable bit of Mux _local_links/g2_mux_5 => sp12_v_b_21 lc_trk_g2_5
 (18 11)  (252 315)  (252 315)  routing T_5_19.sp12_v_b_21 <X> T_5_19.lc_trk_g2_5
 (15 14)  (249 318)  (249 318)  routing T_5_19.sp4_v_t_32 <X> T_5_19.lc_trk_g3_5
 (16 14)  (250 318)  (250 318)  routing T_5_19.sp4_v_t_32 <X> T_5_19.lc_trk_g3_5
 (17 14)  (251 318)  (251 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (256 318)  (256 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7


LogicTile_6_19

 (12 0)  (300 304)  (300 304)  routing T_6_19.sp4_v_t_39 <X> T_6_19.sp4_h_r_2


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0


LogicTile_9_19

 (21 6)  (459 310)  (459 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (22 6)  (460 310)  (460 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_10 lc_trk_g1_7
 (23 6)  (461 310)  (461 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (24 6)  (462 310)  (462 310)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (21 7)  (459 311)  (459 311)  routing T_9_19.sp4_h_l_10 <X> T_9_19.lc_trk_g1_7
 (16 10)  (454 314)  (454 314)  routing T_9_19.sp4_v_t_16 <X> T_9_19.lc_trk_g2_5
 (17 10)  (455 314)  (455 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (456 314)  (456 314)  routing T_9_19.sp4_v_t_16 <X> T_9_19.lc_trk_g2_5
 (21 14)  (459 318)  (459 318)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g3_7
 (22 14)  (460 318)  (460 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (461 318)  (461 318)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g3_7
 (24 14)  (462 318)  (462 318)  routing T_9_19.sp4_h_r_39 <X> T_9_19.lc_trk_g3_7
 (26 14)  (464 318)  (464 318)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (465 318)  (465 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (28 14)  (466 318)  (466 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (467 318)  (467 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (468 318)  (468 318)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (469 318)  (469 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (470 318)  (470 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (472 318)  (472 318)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (35 14)  (473 318)  (473 318)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.input_2_7
 (36 14)  (474 318)  (474 318)  LC_7 Logic Functioning bit
 (47 14)  (485 318)  (485 318)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (22 15)  (460 319)  (460 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (461 319)  (461 319)  routing T_9_19.sp4_v_b_46 <X> T_9_19.lc_trk_g3_6
 (24 15)  (462 319)  (462 319)  routing T_9_19.sp4_v_b_46 <X> T_9_19.lc_trk_g3_6
 (28 15)  (466 319)  (466 319)  routing T_9_19.lc_trk_g2_5 <X> T_9_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (467 319)  (467 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (468 319)  (468 319)  routing T_9_19.lc_trk_g3_7 <X> T_9_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (469 319)  (469 319)  routing T_9_19.lc_trk_g1_7 <X> T_9_19.wire_logic_cluster/lc_7/in_3
 (32 15)  (470 319)  (470 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (471 319)  (471 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.input_2_7
 (34 15)  (472 319)  (472 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.input_2_7
 (35 15)  (473 319)  (473 319)  routing T_9_19.lc_trk_g3_6 <X> T_9_19.input_2_7


LogicTile_12_19

 (3 14)  (603 318)  (603 318)  routing T_12_19.sp12_v_b_1 <X> T_12_19.sp12_v_t_22
 (9 14)  (609 318)  (609 318)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_h_l_47
 (10 14)  (610 318)  (610 318)  routing T_12_19.sp4_h_r_7 <X> T_12_19.sp4_h_l_47


LogicTile_13_19

 (21 2)  (675 306)  (675 306)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g0_7
 (22 2)  (676 306)  (676 306)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (677 306)  (677 306)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g0_7
 (24 2)  (678 306)  (678 306)  routing T_13_19.sp4_h_l_2 <X> T_13_19.lc_trk_g0_7
 (22 3)  (676 307)  (676 307)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (677 307)  (677 307)  routing T_13_19.sp12_h_r_14 <X> T_13_19.lc_trk_g0_6
 (22 4)  (676 308)  (676 308)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_11 lc_trk_g1_3
 (23 4)  (677 308)  (677 308)  routing T_13_19.sp12_h_r_11 <X> T_13_19.lc_trk_g1_3
 (15 8)  (669 312)  (669 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (17 8)  (671 312)  (671 312)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 312)  (672 312)  routing T_13_19.rgt_op_1 <X> T_13_19.lc_trk_g2_1
 (29 8)  (683 312)  (683 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 312)  (684 312)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 312)  (686 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 312)  (687 312)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_4/in_3
 (35 8)  (689 312)  (689 312)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_4
 (36 8)  (690 312)  (690 312)  LC_4 Logic Functioning bit
 (37 8)  (691 312)  (691 312)  LC_4 Logic Functioning bit
 (38 8)  (692 312)  (692 312)  LC_4 Logic Functioning bit
 (39 8)  (693 312)  (693 312)  LC_4 Logic Functioning bit
 (26 9)  (680 313)  (680 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (681 313)  (681 313)  routing T_13_19.lc_trk_g1_3 <X> T_13_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 313)  (683 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 313)  (684 313)  routing T_13_19.lc_trk_g0_7 <X> T_13_19.wire_logic_cluster/lc_4/in_1
 (32 9)  (686 313)  (686 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_6 input_2_4
 (35 9)  (689 313)  (689 313)  routing T_13_19.lc_trk_g0_6 <X> T_13_19.input_2_4
 (36 9)  (690 313)  (690 313)  LC_4 Logic Functioning bit
 (37 9)  (691 313)  (691 313)  LC_4 Logic Functioning bit
 (38 9)  (692 313)  (692 313)  LC_4 Logic Functioning bit
 (39 9)  (693 313)  (693 313)  LC_4 Logic Functioning bit
 (43 9)  (697 313)  (697 313)  LC_4 Logic Functioning bit
 (27 10)  (681 314)  (681 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 314)  (682 314)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 314)  (683 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 314)  (685 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 314)  (686 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 314)  (687 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (688 314)  (688 314)  routing T_13_19.lc_trk_g3_5 <X> T_13_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 314)  (690 314)  LC_5 Logic Functioning bit
 (37 10)  (691 314)  (691 314)  LC_5 Logic Functioning bit
 (38 10)  (692 314)  (692 314)  LC_5 Logic Functioning bit
 (39 10)  (693 314)  (693 314)  LC_5 Logic Functioning bit
 (41 10)  (695 314)  (695 314)  LC_5 Logic Functioning bit
 (42 10)  (696 314)  (696 314)  LC_5 Logic Functioning bit
 (43 10)  (697 314)  (697 314)  LC_5 Logic Functioning bit
 (50 10)  (704 314)  (704 314)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (682 315)  (682 315)  routing T_13_19.lc_trk_g2_1 <X> T_13_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 315)  (683 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 315)  (684 315)  routing T_13_19.lc_trk_g3_3 <X> T_13_19.wire_logic_cluster/lc_5/in_1
 (36 11)  (690 315)  (690 315)  LC_5 Logic Functioning bit
 (38 11)  (692 315)  (692 315)  LC_5 Logic Functioning bit
 (41 11)  (695 315)  (695 315)  LC_5 Logic Functioning bit
 (42 11)  (696 315)  (696 315)  LC_5 Logic Functioning bit
 (43 11)  (697 315)  (697 315)  LC_5 Logic Functioning bit
 (21 12)  (675 316)  (675 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (22 12)  (676 316)  (676 316)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (678 316)  (678 316)  routing T_13_19.rgt_op_3 <X> T_13_19.lc_trk_g3_3
 (15 14)  (669 318)  (669 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5
 (17 14)  (671 318)  (671 318)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (672 318)  (672 318)  routing T_13_19.rgt_op_5 <X> T_13_19.lc_trk_g3_5


LogicTile_14_19

 (0 0)  (708 304)  (708 304)  Negative Clock bit

 (21 0)  (729 304)  (729 304)  routing T_14_19.wire_logic_cluster/lc_3/out <X> T_14_19.lc_trk_g0_3
 (22 0)  (730 304)  (730 304)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (1 2)  (709 306)  (709 306)  routing T_14_19.glb_netwk_6 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 306)  (722 306)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g0_4
 (27 2)  (735 306)  (735 306)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 306)  (736 306)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 306)  (738 306)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 306)  (741 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 306)  (742 306)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 306)  (745 306)  LC_1 Logic Functioning bit
 (39 2)  (747 306)  (747 306)  LC_1 Logic Functioning bit
 (41 2)  (749 306)  (749 306)  LC_1 Logic Functioning bit
 (43 2)  (751 306)  (751 306)  LC_1 Logic Functioning bit
 (45 2)  (753 306)  (753 306)  LC_1 Logic Functioning bit
 (15 3)  (723 307)  (723 307)  routing T_14_19.lft_op_4 <X> T_14_19.lc_trk_g0_4
 (17 3)  (725 307)  (725 307)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (2 4)  (710 308)  (710 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (27 6)  (735 310)  (735 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 310)  (736 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 310)  (737 310)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 310)  (738 310)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_3/in_1
 (32 6)  (740 310)  (740 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 310)  (741 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 310)  (742 310)  routing T_14_19.lc_trk_g3_1 <X> T_14_19.wire_logic_cluster/lc_3/in_3
 (45 6)  (753 310)  (753 310)  LC_3 Logic Functioning bit
 (26 7)  (734 311)  (734 311)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 311)  (737 311)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (37 7)  (745 311)  (745 311)  LC_3 Logic Functioning bit
 (39 7)  (747 311)  (747 311)  LC_3 Logic Functioning bit
 (40 7)  (748 311)  (748 311)  LC_3 Logic Functioning bit
 (41 7)  (749 311)  (749 311)  LC_3 Logic Functioning bit
 (42 7)  (750 311)  (750 311)  LC_3 Logic Functioning bit
 (43 7)  (751 311)  (751 311)  LC_3 Logic Functioning bit
 (14 10)  (722 314)  (722 314)  routing T_14_19.sp4_v_t_17 <X> T_14_19.lc_trk_g2_4
 (29 10)  (737 314)  (737 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 314)  (738 314)  routing T_14_19.lc_trk_g0_4 <X> T_14_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 314)  (739 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 314)  (740 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 314)  (741 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (742 314)  (742 314)  routing T_14_19.lc_trk_g3_5 <X> T_14_19.wire_logic_cluster/lc_5/in_3
 (41 10)  (749 314)  (749 314)  LC_5 Logic Functioning bit
 (43 10)  (751 314)  (751 314)  LC_5 Logic Functioning bit
 (45 10)  (753 314)  (753 314)  LC_5 Logic Functioning bit
 (16 11)  (724 315)  (724 315)  routing T_14_19.sp4_v_t_17 <X> T_14_19.lc_trk_g2_4
 (17 11)  (725 315)  (725 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (734 315)  (734 315)  routing T_14_19.lc_trk_g0_3 <X> T_14_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 315)  (737 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (40 11)  (748 315)  (748 315)  LC_5 Logic Functioning bit
 (41 11)  (749 315)  (749 315)  LC_5 Logic Functioning bit
 (42 11)  (750 315)  (750 315)  LC_5 Logic Functioning bit
 (43 11)  (751 315)  (751 315)  LC_5 Logic Functioning bit
 (17 12)  (725 316)  (725 316)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 316)  (726 316)  routing T_14_19.wire_logic_cluster/lc_1/out <X> T_14_19.lc_trk_g3_1
 (0 14)  (708 318)  (708 318)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 318)  (725 318)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 318)  (726 318)  routing T_14_19.wire_logic_cluster/lc_5/out <X> T_14_19.lc_trk_g3_5
 (1 15)  (709 319)  (709 319)  routing T_14_19.lc_trk_g2_4 <X> T_14_19.wire_logic_cluster/lc_7/s_r


LogicTile_15_19

 (0 0)  (762 304)  (762 304)  Negative Clock bit

 (0 2)  (762 306)  (762 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (1 2)  (763 306)  (763 306)  routing T_15_19.glb_netwk_6 <X> T_15_19.wire_logic_cluster/lc_7/clk
 (2 2)  (764 306)  (764 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (32 2)  (794 306)  (794 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 306)  (796 306)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (39 2)  (801 306)  (801 306)  LC_1 Logic Functioning bit
 (40 2)  (802 306)  (802 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (45 2)  (807 306)  (807 306)  LC_1 Logic Functioning bit
 (26 3)  (788 307)  (788 307)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_2 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 307)  (793 307)  routing T_15_19.lc_trk_g1_3 <X> T_15_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (38 3)  (800 307)  (800 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (41 3)  (803 307)  (803 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (46 3)  (808 307)  (808 307)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (0 4)  (762 308)  (762 308)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 4)  (763 308)  (763 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (784 308)  (784 308)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (786 308)  (786 308)  routing T_15_19.bot_op_3 <X> T_15_19.lc_trk_g1_3
 (0 5)  (762 309)  (762 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (1 5)  (763 309)  (763 309)  routing T_15_19.lc_trk_g3_3 <X> T_15_19.wire_logic_cluster/lc_7/cen
 (22 5)  (784 309)  (784 309)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (22 12)  (784 316)  (784 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 316)  (785 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3
 (24 12)  (786 316)  (786 316)  routing T_15_19.sp4_v_t_30 <X> T_15_19.lc_trk_g3_3


LogicTile_16_19

 (0 0)  (816 304)  (816 304)  Negative Clock bit

 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (1 2)  (817 306)  (817 306)  routing T_16_19.glb_netwk_6 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (12 2)  (828 306)  (828 306)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_h_l_39
 (11 3)  (827 307)  (827 307)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_h_l_39
 (13 3)  (829 307)  (829 307)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_h_l_39
 (13 8)  (829 312)  (829 312)  routing T_16_19.sp4_v_t_45 <X> T_16_19.sp4_v_b_8
 (25 8)  (841 312)  (841 312)  routing T_16_19.rgt_op_2 <X> T_16_19.lc_trk_g2_2
 (22 9)  (838 313)  (838 313)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 313)  (840 313)  routing T_16_19.rgt_op_2 <X> T_16_19.lc_trk_g2_2
 (10 10)  (826 314)  (826 314)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_l_42
 (21 10)  (837 314)  (837 314)  routing T_16_19.wire_logic_cluster/lc_7/out <X> T_16_19.lc_trk_g2_7
 (22 10)  (838 314)  (838 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (0 14)  (816 318)  (816 318)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_v_t_16 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (834 318)  (834 318)  routing T_16_19.sp4_v_t_16 <X> T_16_19.lc_trk_g3_5
 (21 14)  (837 318)  (837 318)  routing T_16_19.rgt_op_7 <X> T_16_19.lc_trk_g3_7
 (22 14)  (838 318)  (838 318)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (840 318)  (840 318)  routing T_16_19.rgt_op_7 <X> T_16_19.lc_trk_g3_7
 (26 14)  (842 318)  (842 318)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 318)  (844 318)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 318)  (845 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 318)  (847 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 318)  (848 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 318)  (849 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 318)  (850 318)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (40 14)  (856 318)  (856 318)  LC_7 Logic Functioning bit
 (41 14)  (857 318)  (857 318)  LC_7 Logic Functioning bit
 (42 14)  (858 318)  (858 318)  LC_7 Logic Functioning bit
 (43 14)  (859 318)  (859 318)  LC_7 Logic Functioning bit
 (45 14)  (861 318)  (861 318)  LC_7 Logic Functioning bit
 (0 15)  (816 319)  (816 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (26 15)  (842 319)  (842 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 319)  (844 319)  routing T_16_19.lc_trk_g2_7 <X> T_16_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 319)  (845 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 319)  (846 319)  routing T_16_19.lc_trk_g2_2 <X> T_16_19.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 319)  (847 319)  routing T_16_19.lc_trk_g3_7 <X> T_16_19.wire_logic_cluster/lc_7/in_3
 (37 15)  (853 319)  (853 319)  LC_7 Logic Functioning bit
 (39 15)  (855 319)  (855 319)  LC_7 Logic Functioning bit
 (40 15)  (856 319)  (856 319)  LC_7 Logic Functioning bit
 (41 15)  (857 319)  (857 319)  LC_7 Logic Functioning bit
 (42 15)  (858 319)  (858 319)  LC_7 Logic Functioning bit
 (43 15)  (859 319)  (859 319)  LC_7 Logic Functioning bit
 (45 15)  (861 319)  (861 319)  LC_7 Logic Functioning bit


LogicTile_17_19

 (15 0)  (889 304)  (889 304)  routing T_17_19.top_op_1 <X> T_17_19.lc_trk_g0_1
 (17 0)  (891 304)  (891 304)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (896 304)  (896 304)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_27 lc_trk_g0_3
 (18 1)  (892 305)  (892 305)  routing T_17_19.top_op_1 <X> T_17_19.lc_trk_g0_1
 (14 3)  (888 307)  (888 307)  routing T_17_19.top_op_4 <X> T_17_19.lc_trk_g0_4
 (15 3)  (889 307)  (889 307)  routing T_17_19.top_op_4 <X> T_17_19.lc_trk_g0_4
 (17 3)  (891 307)  (891 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (26 4)  (900 308)  (900 308)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 4)  (903 308)  (903 308)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 308)  (906 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (907 308)  (907 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (34 4)  (908 308)  (908 308)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (35 4)  (909 308)  (909 308)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.input_2_2
 (27 5)  (901 309)  (901 309)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 309)  (903 309)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (31 5)  (905 309)  (905 309)  routing T_17_19.lc_trk_g3_2 <X> T_17_19.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 309)  (906 309)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (907 309)  (907 309)  routing T_17_19.lc_trk_g2_4 <X> T_17_19.input_2_2
 (43 5)  (917 309)  (917 309)  LC_2 Logic Functioning bit
 (15 6)  (889 310)  (889 310)  routing T_17_19.top_op_5 <X> T_17_19.lc_trk_g1_5
 (17 6)  (891 310)  (891 310)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (892 311)  (892 311)  routing T_17_19.top_op_5 <X> T_17_19.lc_trk_g1_5
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.top_op_6 <X> T_17_19.lc_trk_g1_6
 (25 7)  (899 311)  (899 311)  routing T_17_19.top_op_6 <X> T_17_19.lc_trk_g1_6
 (22 9)  (896 313)  (896 313)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (898 313)  (898 313)  routing T_17_19.tnr_op_2 <X> T_17_19.lc_trk_g2_2
 (14 10)  (888 314)  (888 314)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g2_4
 (21 10)  (895 314)  (895 314)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g2_7
 (22 10)  (896 314)  (896 314)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (898 314)  (898 314)  routing T_17_19.rgt_op_7 <X> T_17_19.lc_trk_g2_7
 (25 10)  (899 314)  (899 314)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (8 11)  (882 315)  (882 315)  routing T_17_19.sp4_h_l_42 <X> T_17_19.sp4_v_t_42
 (15 11)  (889 315)  (889 315)  routing T_17_19.rgt_op_4 <X> T_17_19.lc_trk_g2_4
 (17 11)  (891 315)  (891 315)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (896 315)  (896 315)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (898 315)  (898 315)  routing T_17_19.rgt_op_6 <X> T_17_19.lc_trk_g2_6
 (26 12)  (900 316)  (900 316)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 316)  (901 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 316)  (903 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 316)  (904 316)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 316)  (905 316)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 316)  (906 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (907 316)  (907 316)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (36 12)  (910 316)  (910 316)  LC_6 Logic Functioning bit
 (37 12)  (911 316)  (911 316)  LC_6 Logic Functioning bit
 (39 12)  (913 316)  (913 316)  LC_6 Logic Functioning bit
 (40 12)  (914 316)  (914 316)  LC_6 Logic Functioning bit
 (41 12)  (915 316)  (915 316)  LC_6 Logic Functioning bit
 (42 12)  (916 316)  (916 316)  LC_6 Logic Functioning bit
 (43 12)  (917 316)  (917 316)  LC_6 Logic Functioning bit
 (22 13)  (896 317)  (896 317)  Enable bit of Mux _local_links/g3_mux_2 => tnr_op_2 lc_trk_g3_2
 (24 13)  (898 317)  (898 317)  routing T_17_19.tnr_op_2 <X> T_17_19.lc_trk_g3_2
 (27 13)  (901 317)  (901 317)  routing T_17_19.lc_trk_g1_5 <X> T_17_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 317)  (903 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 317)  (904 317)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (905 317)  (905 317)  routing T_17_19.lc_trk_g2_7 <X> T_17_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 317)  (906 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_2 input_2_6
 (33 13)  (907 317)  (907 317)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.input_2_6
 (35 13)  (909 317)  (909 317)  routing T_17_19.lc_trk_g2_2 <X> T_17_19.input_2_6
 (36 13)  (910 317)  (910 317)  LC_6 Logic Functioning bit
 (37 13)  (911 317)  (911 317)  LC_6 Logic Functioning bit
 (38 13)  (912 317)  (912 317)  LC_6 Logic Functioning bit
 (39 13)  (913 317)  (913 317)  LC_6 Logic Functioning bit
 (40 13)  (914 317)  (914 317)  LC_6 Logic Functioning bit
 (41 13)  (915 317)  (915 317)  LC_6 Logic Functioning bit
 (42 13)  (916 317)  (916 317)  LC_6 Logic Functioning bit
 (43 13)  (917 317)  (917 317)  LC_6 Logic Functioning bit
 (29 14)  (903 318)  (903 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (904 318)  (904 318)  routing T_17_19.lc_trk_g0_4 <X> T_17_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (905 318)  (905 318)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 318)  (906 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (907 318)  (907 318)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 14)  (910 318)  (910 318)  LC_7 Logic Functioning bit
 (37 14)  (911 318)  (911 318)  LC_7 Logic Functioning bit
 (39 14)  (913 318)  (913 318)  LC_7 Logic Functioning bit
 (40 14)  (914 318)  (914 318)  LC_7 Logic Functioning bit
 (41 14)  (915 318)  (915 318)  LC_7 Logic Functioning bit
 (42 14)  (916 318)  (916 318)  LC_7 Logic Functioning bit
 (43 14)  (917 318)  (917 318)  LC_7 Logic Functioning bit
 (50 14)  (924 318)  (924 318)  Cascade bit: LH_LC07_inmux02_5

 (26 15)  (900 319)  (900 319)  routing T_17_19.lc_trk_g0_3 <X> T_17_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 319)  (903 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (905 319)  (905 319)  routing T_17_19.lc_trk_g2_6 <X> T_17_19.wire_logic_cluster/lc_7/in_3
 (36 15)  (910 319)  (910 319)  LC_7 Logic Functioning bit
 (37 15)  (911 319)  (911 319)  LC_7 Logic Functioning bit
 (38 15)  (912 319)  (912 319)  LC_7 Logic Functioning bit
 (39 15)  (913 319)  (913 319)  LC_7 Logic Functioning bit
 (40 15)  (914 319)  (914 319)  LC_7 Logic Functioning bit
 (41 15)  (915 319)  (915 319)  LC_7 Logic Functioning bit
 (42 15)  (916 319)  (916 319)  LC_7 Logic Functioning bit
 (43 15)  (917 319)  (917 319)  LC_7 Logic Functioning bit


LogicTile_18_19

 (0 0)  (928 304)  (928 304)  Negative Clock bit

 (0 2)  (928 306)  (928 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (1 2)  (929 306)  (929 306)  routing T_18_19.glb_netwk_6 <X> T_18_19.wire_logic_cluster/lc_7/clk
 (2 2)  (930 306)  (930 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 3)  (942 307)  (942 307)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g0_4
 (15 3)  (943 307)  (943 307)  routing T_18_19.top_op_4 <X> T_18_19.lc_trk_g0_4
 (17 3)  (945 307)  (945 307)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (15 4)  (943 308)  (943 308)  routing T_18_19.top_op_1 <X> T_18_19.lc_trk_g1_1
 (17 4)  (945 308)  (945 308)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (946 309)  (946 309)  routing T_18_19.top_op_1 <X> T_18_19.lc_trk_g1_1
 (22 5)  (950 309)  (950 309)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (952 309)  (952 309)  routing T_18_19.top_op_2 <X> T_18_19.lc_trk_g1_2
 (25 5)  (953 309)  (953 309)  routing T_18_19.top_op_2 <X> T_18_19.lc_trk_g1_2
 (21 6)  (949 310)  (949 310)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g1_7
 (22 6)  (950 310)  (950 310)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (952 310)  (952 310)  routing T_18_19.lft_op_7 <X> T_18_19.lc_trk_g1_7
 (25 6)  (953 310)  (953 310)  routing T_18_19.wire_logic_cluster/lc_6/out <X> T_18_19.lc_trk_g1_6
 (22 7)  (950 311)  (950 311)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (22 8)  (950 312)  (950 312)  Enable bit of Mux _local_links/g2_mux_3 => tnl_op_3 lc_trk_g2_3
 (24 8)  (952 312)  (952 312)  routing T_18_19.tnl_op_3 <X> T_18_19.lc_trk_g2_3
 (26 8)  (954 312)  (954 312)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 8)  (955 312)  (955 312)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (29 8)  (957 312)  (957 312)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (958 312)  (958 312)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 8)  (959 312)  (959 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 8)  (960 312)  (960 312)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (961 312)  (961 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (34 8)  (962 312)  (962 312)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (40 8)  (968 312)  (968 312)  LC_4 Logic Functioning bit
 (21 9)  (949 313)  (949 313)  routing T_18_19.tnl_op_3 <X> T_18_19.lc_trk_g2_3
 (26 9)  (954 313)  (954 313)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (27 9)  (955 313)  (955 313)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (28 9)  (956 313)  (956 313)  routing T_18_19.lc_trk_g3_7 <X> T_18_19.wire_logic_cluster/lc_4/in_0
 (29 9)  (957 313)  (957 313)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (958 313)  (958 313)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_4/in_1
 (31 9)  (959 313)  (959 313)  routing T_18_19.lc_trk_g3_6 <X> T_18_19.wire_logic_cluster/lc_4/in_3
 (32 9)  (960 313)  (960 313)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_3 input_2_4
 (33 9)  (961 313)  (961 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_4
 (34 9)  (962 313)  (962 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_4
 (35 9)  (963 313)  (963 313)  routing T_18_19.lc_trk_g3_3 <X> T_18_19.input_2_4
 (21 10)  (949 314)  (949 314)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g2_7
 (22 10)  (950 314)  (950 314)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (955 314)  (955 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (28 10)  (956 314)  (956 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (957 314)  (957 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (958 314)  (958 314)  routing T_18_19.lc_trk_g3_5 <X> T_18_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (960 314)  (960 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (961 314)  (961 314)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (962 314)  (962 314)  routing T_18_19.lc_trk_g3_1 <X> T_18_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (964 314)  (964 314)  LC_5 Logic Functioning bit
 (38 10)  (966 314)  (966 314)  LC_5 Logic Functioning bit
 (39 10)  (967 314)  (967 314)  LC_5 Logic Functioning bit
 (40 10)  (968 314)  (968 314)  LC_5 Logic Functioning bit
 (41 10)  (969 314)  (969 314)  LC_5 Logic Functioning bit
 (42 10)  (970 314)  (970 314)  LC_5 Logic Functioning bit
 (43 10)  (971 314)  (971 314)  LC_5 Logic Functioning bit
 (50 10)  (978 314)  (978 314)  Cascade bit: LH_LC05_inmux02_5

 (16 11)  (944 315)  (944 315)  routing T_18_19.sp12_v_b_12 <X> T_18_19.lc_trk_g2_4
 (17 11)  (945 315)  (945 315)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_12 lc_trk_g2_4
 (26 11)  (954 315)  (954 315)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (955 315)  (955 315)  routing T_18_19.lc_trk_g1_2 <X> T_18_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (957 315)  (957 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (36 11)  (964 315)  (964 315)  LC_5 Logic Functioning bit
 (37 11)  (965 315)  (965 315)  LC_5 Logic Functioning bit
 (38 11)  (966 315)  (966 315)  LC_5 Logic Functioning bit
 (39 11)  (967 315)  (967 315)  LC_5 Logic Functioning bit
 (40 11)  (968 315)  (968 315)  LC_5 Logic Functioning bit
 (41 11)  (969 315)  (969 315)  LC_5 Logic Functioning bit
 (42 11)  (970 315)  (970 315)  LC_5 Logic Functioning bit
 (43 11)  (971 315)  (971 315)  LC_5 Logic Functioning bit
 (15 12)  (943 316)  (943 316)  routing T_18_19.tnl_op_1 <X> T_18_19.lc_trk_g3_1
 (17 12)  (945 316)  (945 316)  Enable bit of Mux _local_links/g3_mux_1 => tnl_op_1 lc_trk_g3_1
 (22 12)  (950 316)  (950 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 316)  (951 316)  routing T_18_19.sp4_v_t_30 <X> T_18_19.lc_trk_g3_3
 (24 12)  (952 316)  (952 316)  routing T_18_19.sp4_v_t_30 <X> T_18_19.lc_trk_g3_3
 (26 12)  (954 316)  (954 316)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (28 12)  (956 316)  (956 316)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (29 12)  (957 316)  (957 316)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (959 316)  (959 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 12)  (960 316)  (960 316)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (962 316)  (962 316)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (45 12)  (973 316)  (973 316)  LC_6 Logic Functioning bit
 (18 13)  (946 317)  (946 317)  routing T_18_19.tnl_op_1 <X> T_18_19.lc_trk_g3_1
 (26 13)  (954 317)  (954 317)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 317)  (955 317)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 317)  (957 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (958 317)  (958 317)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.wire_logic_cluster/lc_6/in_1
 (31 13)  (959 317)  (959 317)  routing T_18_19.lc_trk_g1_6 <X> T_18_19.wire_logic_cluster/lc_6/in_3
 (32 13)  (960 317)  (960 317)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (962 317)  (962 317)  routing T_18_19.lc_trk_g1_1 <X> T_18_19.input_2_6
 (39 13)  (967 317)  (967 317)  LC_6 Logic Functioning bit
 (42 13)  (970 317)  (970 317)  LC_6 Logic Functioning bit
 (45 13)  (973 317)  (973 317)  LC_6 Logic Functioning bit
 (0 14)  (928 318)  (928 318)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (929 318)  (929 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (15 14)  (943 318)  (943 318)  routing T_18_19.tnl_op_5 <X> T_18_19.lc_trk_g3_5
 (17 14)  (945 318)  (945 318)  Enable bit of Mux _local_links/g3_mux_5 => tnl_op_5 lc_trk_g3_5
 (21 14)  (949 318)  (949 318)  routing T_18_19.wire_logic_cluster/lc_7/out <X> T_18_19.lc_trk_g3_7
 (22 14)  (950 318)  (950 318)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (954 318)  (954 318)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (27 14)  (955 318)  (955 318)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (29 14)  (957 318)  (957 318)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (958 318)  (958 318)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (31 14)  (959 318)  (959 318)  routing T_18_19.lc_trk_g0_4 <X> T_18_19.wire_logic_cluster/lc_7/in_3
 (32 14)  (960 318)  (960 318)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (41 14)  (969 318)  (969 318)  LC_7 Logic Functioning bit
 (45 14)  (973 318)  (973 318)  LC_7 Logic Functioning bit
 (1 15)  (929 319)  (929 319)  routing T_18_19.lc_trk_g2_4 <X> T_18_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (946 319)  (946 319)  routing T_18_19.tnl_op_5 <X> T_18_19.lc_trk_g3_5
 (22 15)  (950 319)  (950 319)  Enable bit of Mux _local_links/g3_mux_6 => tnl_op_6 lc_trk_g3_6
 (24 15)  (952 319)  (952 319)  routing T_18_19.tnl_op_6 <X> T_18_19.lc_trk_g3_6
 (25 15)  (953 319)  (953 319)  routing T_18_19.tnl_op_6 <X> T_18_19.lc_trk_g3_6
 (26 15)  (954 319)  (954 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (28 15)  (956 319)  (956 319)  routing T_18_19.lc_trk_g2_7 <X> T_18_19.wire_logic_cluster/lc_7/in_0
 (29 15)  (957 319)  (957 319)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (958 319)  (958 319)  routing T_18_19.lc_trk_g1_7 <X> T_18_19.wire_logic_cluster/lc_7/in_1
 (32 15)  (960 319)  (960 319)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (961 319)  (961 319)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_7
 (35 15)  (963 319)  (963 319)  routing T_18_19.lc_trk_g2_3 <X> T_18_19.input_2_7
 (38 15)  (966 319)  (966 319)  LC_7 Logic Functioning bit
 (45 15)  (973 319)  (973 319)  LC_7 Logic Functioning bit


LogicTile_19_19

 (12 3)  (994 307)  (994 307)  routing T_19_19.sp4_h_l_39 <X> T_19_19.sp4_v_t_39
 (11 14)  (993 318)  (993 318)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_46
 (13 14)  (995 318)  (995 318)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_46
 (12 15)  (994 319)  (994 319)  routing T_19_19.sp4_h_r_5 <X> T_19_19.sp4_v_t_46


LogicTile_20_19

 (2 0)  (1038 304)  (1038 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_0_18

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (2 0)  (74 288)  (74 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_5_18

 (17 0)  (251 288)  (251 288)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_34 lc_trk_g0_1
 (18 1)  (252 289)  (252 289)  routing T_5_18.sp4_r_v_b_34 <X> T_5_18.lc_trk_g0_1
 (27 2)  (261 290)  (261 290)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 290)  (262 290)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 290)  (265 290)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 290)  (267 290)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g3_5 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (48 2)  (282 290)  (282 290)  Enable bit of Mux _out_links/OutMux0_1 => wire_logic_cluster/lc_1/out sp4_v_b_2
 (29 3)  (263 291)  (263 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 291)  (264 291)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (41 3)  (275 291)  (275 291)  LC_1 Logic Functioning bit
 (43 3)  (277 291)  (277 291)  LC_1 Logic Functioning bit
 (26 4)  (260 292)  (260 292)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (38 4)  (272 292)  (272 292)  LC_2 Logic Functioning bit
 (26 5)  (260 293)  (260 293)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (261 293)  (261 293)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (22 6)  (256 294)  (256 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 294)  (257 294)  routing T_5_18.sp12_h_l_12 <X> T_5_18.lc_trk_g1_7
 (26 6)  (260 294)  (260 294)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (261 294)  (261 294)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (262 294)  (262 294)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (263 294)  (263 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (265 294)  (265 294)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 294)  (266 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 294)  (267 294)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (270 294)  (270 294)  LC_3 Logic Functioning bit
 (37 6)  (271 294)  (271 294)  LC_3 Logic Functioning bit
 (38 6)  (272 294)  (272 294)  LC_3 Logic Functioning bit
 (39 6)  (273 294)  (273 294)  LC_3 Logic Functioning bit
 (43 6)  (277 294)  (277 294)  LC_3 Logic Functioning bit
 (50 6)  (284 294)  (284 294)  Cascade bit: LH_LC03_inmux02_5

 (26 7)  (260 295)  (260 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (261 295)  (261 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (262 295)  (262 295)  routing T_5_18.lc_trk_g3_6 <X> T_5_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 295)  (263 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (264 295)  (264 295)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (265 295)  (265 295)  routing T_5_18.lc_trk_g2_6 <X> T_5_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (270 295)  (270 295)  LC_3 Logic Functioning bit
 (37 7)  (271 295)  (271 295)  LC_3 Logic Functioning bit
 (38 7)  (272 295)  (272 295)  LC_3 Logic Functioning bit
 (39 7)  (273 295)  (273 295)  LC_3 Logic Functioning bit
 (46 7)  (280 295)  (280 295)  Enable bit of Mux _out_links/OutMux6_3 => wire_logic_cluster/lc_3/out sp4_h_r_6
 (21 8)  (255 296)  (255 296)  routing T_5_18.sp4_v_t_14 <X> T_5_18.lc_trk_g2_3
 (22 8)  (256 296)  (256 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_14 lc_trk_g2_3
 (23 8)  (257 296)  (257 296)  routing T_5_18.sp4_v_t_14 <X> T_5_18.lc_trk_g2_3
 (25 10)  (259 298)  (259 298)  routing T_5_18.wire_logic_cluster/lc_6/out <X> T_5_18.lc_trk_g2_6
 (15 11)  (249 299)  (249 299)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g2_4
 (16 11)  (250 299)  (250 299)  routing T_5_18.sp4_v_t_33 <X> T_5_18.lc_trk_g2_4
 (17 11)  (251 299)  (251 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (22 11)  (256 299)  (256 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (11 12)  (245 300)  (245 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (13 12)  (247 300)  (247 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (21 12)  (255 300)  (255 300)  routing T_5_18.sp4_v_t_22 <X> T_5_18.lc_trk_g3_3
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (257 300)  (257 300)  routing T_5_18.sp4_v_t_22 <X> T_5_18.lc_trk_g3_3
 (26 12)  (260 300)  (260 300)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 12)  (263 300)  (263 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (266 300)  (266 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (267 300)  (267 300)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (12 13)  (246 301)  (246 301)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (21 13)  (255 301)  (255 301)  routing T_5_18.sp4_v_t_22 <X> T_5_18.lc_trk_g3_3
 (28 13)  (262 301)  (262 301)  routing T_5_18.lc_trk_g2_4 <X> T_5_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (263 301)  (263 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (265 301)  (265 301)  routing T_5_18.lc_trk_g2_3 <X> T_5_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (266 301)  (266 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (267 301)  (267 301)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_6
 (34 13)  (268 301)  (268 301)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_6
 (35 13)  (269 301)  (269 301)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.input_2_6
 (40 13)  (274 301)  (274 301)  LC_6 Logic Functioning bit
 (15 14)  (249 302)  (249 302)  routing T_5_18.sp4_v_t_32 <X> T_5_18.lc_trk_g3_5
 (16 14)  (250 302)  (250 302)  routing T_5_18.sp4_v_t_32 <X> T_5_18.lc_trk_g3_5
 (17 14)  (251 302)  (251 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (10 15)  (244 303)  (244 303)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_t_47
 (22 15)  (256 303)  (256 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (257 303)  (257 303)  routing T_5_18.sp4_v_b_46 <X> T_5_18.lc_trk_g3_6
 (24 15)  (258 303)  (258 303)  routing T_5_18.sp4_v_b_46 <X> T_5_18.lc_trk_g3_6


LogicTile_6_18

 (17 2)  (305 290)  (305 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_r_v_b_29 lc_trk_g0_5
 (18 3)  (306 291)  (306 291)  routing T_6_18.sp4_r_v_b_29 <X> T_6_18.lc_trk_g0_5
 (12 4)  (300 292)  (300 292)  routing T_6_18.sp4_v_t_40 <X> T_6_18.sp4_h_r_5
 (26 4)  (314 292)  (314 292)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (29 4)  (317 292)  (317 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (318 292)  (318 292)  routing T_6_18.lc_trk_g0_5 <X> T_6_18.wire_logic_cluster/lc_2/in_1
 (31 4)  (319 292)  (319 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (320 292)  (320 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (321 292)  (321 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (322 292)  (322 292)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (324 292)  (324 292)  LC_2 Logic Functioning bit
 (38 4)  (326 292)  (326 292)  LC_2 Logic Functioning bit
 (40 4)  (328 292)  (328 292)  LC_2 Logic Functioning bit
 (41 4)  (329 292)  (329 292)  LC_2 Logic Functioning bit
 (42 4)  (330 292)  (330 292)  LC_2 Logic Functioning bit
 (43 4)  (331 292)  (331 292)  LC_2 Logic Functioning bit
 (47 4)  (335 292)  (335 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (28 5)  (316 293)  (316 293)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (317 293)  (317 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (36 5)  (324 293)  (324 293)  LC_2 Logic Functioning bit
 (37 5)  (325 293)  (325 293)  LC_2 Logic Functioning bit
 (38 5)  (326 293)  (326 293)  LC_2 Logic Functioning bit
 (39 5)  (327 293)  (327 293)  LC_2 Logic Functioning bit
 (40 5)  (328 293)  (328 293)  LC_2 Logic Functioning bit
 (41 5)  (329 293)  (329 293)  LC_2 Logic Functioning bit
 (42 5)  (330 293)  (330 293)  LC_2 Logic Functioning bit
 (43 5)  (331 293)  (331 293)  LC_2 Logic Functioning bit
 (14 10)  (302 298)  (302 298)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g2_4
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g2_4
 (15 11)  (303 299)  (303 299)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_t_3 lc_trk_g2_4
 (14 15)  (302 303)  (302 303)  routing T_6_18.tnl_op_4 <X> T_6_18.lc_trk_g3_4
 (15 15)  (303 303)  (303 303)  routing T_6_18.tnl_op_4 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_9_18

 (11 14)  (449 302)  (449 302)  routing T_9_18.sp4_h_l_43 <X> T_9_18.sp4_v_t_46


LogicTile_10_18

 (12 8)  (504 296)  (504 296)  routing T_10_18.sp4_h_l_40 <X> T_10_18.sp4_h_r_8
 (13 9)  (505 297)  (505 297)  routing T_10_18.sp4_h_l_40 <X> T_10_18.sp4_h_r_8


LogicTile_12_18

 (3 1)  (603 289)  (603 289)  routing T_12_18.sp12_h_l_23 <X> T_12_18.sp12_v_b_0


LogicTile_13_18

 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 290)  (688 290)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 290)  (690 290)  LC_1 Logic Functioning bit
 (38 2)  (692 290)  (692 290)  LC_1 Logic Functioning bit
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (41 2)  (695 290)  (695 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (43 2)  (697 290)  (697 290)  LC_1 Logic Functioning bit
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g1_3 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (36 3)  (690 291)  (690 291)  LC_1 Logic Functioning bit
 (38 3)  (692 291)  (692 291)  LC_1 Logic Functioning bit
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (53 3)  (707 291)  (707 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (22 4)  (676 292)  (676 292)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (678 292)  (678 292)  routing T_13_18.bot_op_3 <X> T_13_18.lc_trk_g1_3
 (15 6)  (669 294)  (669 294)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (672 295)  (672 295)  routing T_13_18.top_op_5 <X> T_13_18.lc_trk_g1_5


LogicTile_14_18

 (0 0)  (708 288)  (708 288)  Negative Clock bit

 (11 0)  (719 288)  (719 288)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_v_b_2
 (13 0)  (721 288)  (721 288)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_v_b_2
 (12 1)  (720 289)  (720 289)  routing T_14_18.sp4_h_l_45 <X> T_14_18.sp4_v_b_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (1 2)  (709 290)  (709 290)  routing T_14_18.glb_netwk_6 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (708 292)  (708 292)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (723 292)  (723 292)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (17 4)  (725 292)  (725 292)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (0 5)  (708 293)  (708 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g3_3 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (18 5)  (726 293)  (726 293)  routing T_14_18.top_op_1 <X> T_14_18.lc_trk_g1_1
 (32 6)  (740 294)  (740 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (742 294)  (742 294)  routing T_14_18.lc_trk_g1_1 <X> T_14_18.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 294)  (744 294)  LC_3 Logic Functioning bit
 (37 6)  (745 294)  (745 294)  LC_3 Logic Functioning bit
 (38 6)  (746 294)  (746 294)  LC_3 Logic Functioning bit
 (39 6)  (747 294)  (747 294)  LC_3 Logic Functioning bit
 (45 6)  (753 294)  (753 294)  LC_3 Logic Functioning bit
 (36 7)  (744 295)  (744 295)  LC_3 Logic Functioning bit
 (37 7)  (745 295)  (745 295)  LC_3 Logic Functioning bit
 (38 7)  (746 295)  (746 295)  LC_3 Logic Functioning bit
 (39 7)  (747 295)  (747 295)  LC_3 Logic Functioning bit
 (21 12)  (729 300)  (729 300)  routing T_14_18.sp4_v_t_22 <X> T_14_18.lc_trk_g3_3
 (22 12)  (730 300)  (730 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (731 300)  (731 300)  routing T_14_18.sp4_v_t_22 <X> T_14_18.lc_trk_g3_3
 (21 13)  (729 301)  (729 301)  routing T_14_18.sp4_v_t_22 <X> T_14_18.lc_trk_g3_3
 (0 14)  (708 302)  (708 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (723 302)  (723 302)  routing T_14_18.sp4_v_t_32 <X> T_14_18.lc_trk_g3_5
 (16 14)  (724 302)  (724 302)  routing T_14_18.sp4_v_t_32 <X> T_14_18.lc_trk_g3_5
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r


LogicTile_15_18

 (0 0)  (762 288)  (762 288)  Negative Clock bit

 (21 0)  (783 288)  (783 288)  routing T_15_18.wire_logic_cluster/lc_3/out <X> T_15_18.lc_trk_g0_3
 (22 0)  (784 288)  (784 288)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (26 0)  (788 288)  (788 288)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 288)  (790 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 288)  (791 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 288)  (792 288)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 288)  (793 288)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 288)  (794 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 288)  (795 288)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 288)  (799 288)  LC_0 Logic Functioning bit
 (39 0)  (801 288)  (801 288)  LC_0 Logic Functioning bit
 (40 0)  (802 288)  (802 288)  LC_0 Logic Functioning bit
 (42 0)  (804 288)  (804 288)  LC_0 Logic Functioning bit
 (29 1)  (791 289)  (791 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 289)  (792 289)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_0/in_1
 (37 1)  (799 289)  (799 289)  LC_0 Logic Functioning bit
 (39 1)  (801 289)  (801 289)  LC_0 Logic Functioning bit
 (40 1)  (802 289)  (802 289)  LC_0 Logic Functioning bit
 (41 1)  (803 289)  (803 289)  LC_0 Logic Functioning bit
 (42 1)  (804 289)  (804 289)  LC_0 Logic Functioning bit
 (43 1)  (805 289)  (805 289)  LC_0 Logic Functioning bit
 (46 1)  (808 289)  (808 289)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (1 2)  (763 290)  (763 290)  routing T_15_18.glb_netwk_6 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (776 290)  (776 290)  routing T_15_18.wire_logic_cluster/lc_4/out <X> T_15_18.lc_trk_g0_4
 (17 3)  (779 291)  (779 291)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (21 4)  (783 292)  (783 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.lft_op_3 <X> T_15_18.lc_trk_g1_3
 (32 4)  (794 292)  (794 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 292)  (796 292)  routing T_15_18.lc_trk_g1_0 <X> T_15_18.wire_logic_cluster/lc_2/in_3
 (40 4)  (802 292)  (802 292)  LC_2 Logic Functioning bit
 (42 4)  (804 292)  (804 292)  LC_2 Logic Functioning bit
 (15 5)  (777 293)  (777 293)  routing T_15_18.bot_op_0 <X> T_15_18.lc_trk_g1_0
 (17 5)  (779 293)  (779 293)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (26 5)  (788 293)  (788 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 293)  (789 293)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 293)  (791 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (41 5)  (803 293)  (803 293)  LC_2 Logic Functioning bit
 (43 5)  (805 293)  (805 293)  LC_2 Logic Functioning bit
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g1_5
 (26 6)  (788 294)  (788 294)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 294)  (791 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 294)  (792 294)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 294)  (793 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 294)  (794 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 294)  (795 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 294)  (796 294)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 294)  (799 294)  LC_3 Logic Functioning bit
 (39 6)  (801 294)  (801 294)  LC_3 Logic Functioning bit
 (40 6)  (802 294)  (802 294)  LC_3 Logic Functioning bit
 (50 6)  (812 294)  (812 294)  Cascade bit: LH_LC03_inmux02_5

 (28 7)  (790 295)  (790 295)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 295)  (791 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 295)  (793 295)  routing T_15_18.lc_trk_g3_7 <X> T_15_18.wire_logic_cluster/lc_3/in_3
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (37 8)  (799 296)  (799 296)  LC_4 Logic Functioning bit
 (45 8)  (807 296)  (807 296)  LC_4 Logic Functioning bit
 (50 8)  (812 296)  (812 296)  Cascade bit: LH_LC04_inmux02_5

 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 297)  (798 297)  LC_4 Logic Functioning bit
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (4 10)  (766 298)  (766 298)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_v_t_43
 (6 10)  (768 298)  (768 298)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_v_t_43
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.wire_logic_cluster/lc_5/out <X> T_15_18.lc_trk_g2_5
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (787 298)  (787 298)  routing T_15_18.wire_logic_cluster/lc_6/out <X> T_15_18.lc_trk_g2_6
 (26 10)  (788 298)  (788 298)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (31 10)  (793 298)  (793 298)  routing T_15_18.lc_trk_g0_4 <X> T_15_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 298)  (794 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 298)  (798 298)  LC_5 Logic Functioning bit
 (38 10)  (800 298)  (800 298)  LC_5 Logic Functioning bit
 (45 10)  (807 298)  (807 298)  LC_5 Logic Functioning bit
 (5 11)  (767 299)  (767 299)  routing T_15_18.sp4_h_r_0 <X> T_15_18.sp4_v_t_43
 (22 11)  (784 299)  (784 299)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 299)  (788 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (790 299)  (790 299)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 299)  (791 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (37 11)  (799 299)  (799 299)  LC_5 Logic Functioning bit
 (39 11)  (801 299)  (801 299)  LC_5 Logic Functioning bit
 (26 12)  (788 300)  (788 300)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 300)  (790 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 300)  (791 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 300)  (792 300)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 300)  (794 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 300)  (797 300)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_6
 (41 12)  (803 300)  (803 300)  LC_6 Logic Functioning bit
 (43 12)  (805 300)  (805 300)  LC_6 Logic Functioning bit
 (45 12)  (807 300)  (807 300)  LC_6 Logic Functioning bit
 (47 12)  (809 300)  (809 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (788 301)  (788 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 301)  (790 301)  routing T_15_18.lc_trk_g2_6 <X> T_15_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 301)  (791 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 301)  (792 301)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 301)  (793 301)  routing T_15_18.lc_trk_g0_3 <X> T_15_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 301)  (794 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_5 input_2_6
 (34 13)  (796 301)  (796 301)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.input_2_6
 (37 13)  (799 301)  (799 301)  LC_6 Logic Functioning bit
 (39 13)  (801 301)  (801 301)  LC_6 Logic Functioning bit
 (40 13)  (802 301)  (802 301)  LC_6 Logic Functioning bit
 (42 13)  (804 301)  (804 301)  LC_6 Logic Functioning bit
 (43 13)  (805 301)  (805 301)  LC_6 Logic Functioning bit
 (22 14)  (784 302)  (784 302)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 302)  (786 302)  routing T_15_18.tnr_op_7 <X> T_15_18.lc_trk_g3_7


LogicTile_16_18

 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_25_18

 (3 7)  (1309 295)  (1309 295)  routing T_25_18.sp12_h_l_23 <X> T_25_18.sp12_v_t_23


LogicTile_5_17

 (4 14)  (238 286)  (238 286)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44
 (6 14)  (240 286)  (240 286)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44
 (5 15)  (239 287)  (239 287)  routing T_5_17.sp4_h_r_3 <X> T_5_17.sp4_v_t_44


LogicTile_6_17

 (19 15)  (307 287)  (307 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_13_17

 (14 2)  (668 274)  (668 274)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (14 3)  (668 275)  (668 275)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (15 3)  (669 275)  (669 275)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (16 3)  (670 275)  (670 275)  routing T_13_17.sp4_h_l_9 <X> T_13_17.lc_trk_g0_4
 (17 3)  (671 275)  (671 275)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (31 6)  (685 278)  (685 278)  routing T_13_17.lc_trk_g0_4 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (40 6)  (694 278)  (694 278)  LC_3 Logic Functioning bit
 (41 6)  (695 278)  (695 278)  LC_3 Logic Functioning bit
 (42 6)  (696 278)  (696 278)  LC_3 Logic Functioning bit
 (43 6)  (697 278)  (697 278)  LC_3 Logic Functioning bit
 (46 6)  (700 278)  (700 278)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (40 7)  (694 279)  (694 279)  LC_3 Logic Functioning bit
 (41 7)  (695 279)  (695 279)  LC_3 Logic Functioning bit
 (42 7)  (696 279)  (696 279)  LC_3 Logic Functioning bit
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (47 7)  (701 279)  (701 279)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38


LogicTile_14_17

 (9 5)  (717 277)  (717 277)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_v_b_4
 (10 5)  (718 277)  (718 277)  routing T_14_17.sp4_v_t_45 <X> T_14_17.sp4_v_b_4
 (9 7)  (717 279)  (717 279)  routing T_14_17.sp4_v_b_4 <X> T_14_17.sp4_v_t_41
 (11 10)  (719 282)  (719 282)  routing T_14_17.sp4_h_l_38 <X> T_14_17.sp4_v_t_45


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (27 0)  (789 272)  (789 272)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 272)  (791 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 272)  (794 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 272)  (796 272)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 272)  (799 272)  LC_0 Logic Functioning bit
 (39 0)  (801 272)  (801 272)  LC_0 Logic Functioning bit
 (45 0)  (807 272)  (807 272)  LC_0 Logic Functioning bit
 (15 1)  (777 273)  (777 273)  routing T_15_17.bot_op_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (29 1)  (791 273)  (791 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 273)  (792 273)  routing T_15_17.lc_trk_g1_2 <X> T_15_17.wire_logic_cluster/lc_0/in_1
 (36 1)  (798 273)  (798 273)  LC_0 Logic Functioning bit
 (38 1)  (800 273)  (800 273)  LC_0 Logic Functioning bit
 (41 1)  (803 273)  (803 273)  LC_0 Logic Functioning bit
 (43 1)  (805 273)  (805 273)  LC_0 Logic Functioning bit
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 276)  (776 276)  routing T_15_17.wire_logic_cluster/lc_0/out <X> T_15_17.lc_trk_g1_0
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 277)  (784 277)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 277)  (786 277)  routing T_15_17.bot_op_2 <X> T_15_17.lc_trk_g1_2
 (17 6)  (779 278)  (779 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_5 lc_trk_g1_5
 (1 14)  (763 286)  (763 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (762 287)  (762 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 287)  (763 287)  routing T_15_17.lc_trk_g1_5 <X> T_15_17.wire_logic_cluster/lc_7/s_r


LogicTile_16_17

 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_l_23
 (11 4)  (827 276)  (827 276)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_b_5
 (13 4)  (829 276)  (829 276)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_b_5
 (12 5)  (828 277)  (828 277)  routing T_16_17.sp4_h_l_46 <X> T_16_17.sp4_v_b_5
 (4 15)  (820 287)  (820 287)  routing T_16_17.sp4_v_b_4 <X> T_16_17.sp4_h_l_44


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



LogicTile_5_16

 (11 12)  (245 268)  (245 268)  routing T_5_16.sp4_v_t_38 <X> T_5_16.sp4_v_b_11
 (13 12)  (247 268)  (247 268)  routing T_5_16.sp4_v_t_38 <X> T_5_16.sp4_v_b_11


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 256)  (793 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (38 0)  (800 256)  (800 256)  LC_0 Logic Functioning bit
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 257)  (798 257)  LC_0 Logic Functioning bit
 (38 1)  (800 257)  (800 257)  LC_0 Logic Functioning bit
 (53 1)  (815 257)  (815 257)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 3)  (777 259)  (777 259)  routing T_15_16.bot_op_4 <X> T_15_16.lc_trk_g0_4
 (17 3)  (779 259)  (779 259)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (14 4)  (776 260)  (776 260)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g1_0
 (26 4)  (788 260)  (788 260)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (790 260)  (790 260)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 260)  (796 260)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 260)  (797 260)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_2
 (39 4)  (801 260)  (801 260)  LC_2 Logic Functioning bit
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.bot_op_2 <X> T_15_16.lc_trk_g1_2
 (27 5)  (789 261)  (789 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 261)  (792 261)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 261)  (793 261)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 261)  (794 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_6 input_2_2
 (33 5)  (795 261)  (795 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_2
 (35 5)  (797 261)  (797 261)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_2
 (15 6)  (777 262)  (777 262)  routing T_15_16.bot_op_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 7)  (784 263)  (784 263)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (786 263)  (786 263)  routing T_15_16.bot_op_6 <X> T_15_16.lc_trk_g1_6
 (25 8)  (787 264)  (787 264)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g2_2
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 264)  (796 264)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 264)  (797 264)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_4
 (37 8)  (799 264)  (799 264)  LC_4 Logic Functioning bit
 (39 8)  (801 264)  (801 264)  LC_4 Logic Functioning bit
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (787 265)  (787 265)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g2_2
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 265)  (790 265)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 265)  (792 265)  routing T_15_16.lc_trk_g1_6 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 265)  (794 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 265)  (795 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_4
 (35 9)  (797 265)  (797 265)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.input_2_4
 (39 9)  (801 265)  (801 265)  LC_4 Logic Functioning bit
 (25 10)  (787 266)  (787 266)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g2_6
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g0_4 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (50 10)  (812 266)  (812 266)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g2_6
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (37 11)  (799 267)  (799 267)  LC_5 Logic Functioning bit
 (38 11)  (800 267)  (800 267)  LC_5 Logic Functioning bit
 (39 11)  (801 267)  (801 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (25 12)  (787 268)  (787 268)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 268)  (796 268)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 268)  (798 268)  LC_6 Logic Functioning bit
 (38 12)  (800 268)  (800 268)  LC_6 Logic Functioning bit
 (43 12)  (805 268)  (805 268)  LC_6 Logic Functioning bit
 (45 12)  (807 268)  (807 268)  LC_6 Logic Functioning bit
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 269)  (787 269)  routing T_15_16.bnl_op_2 <X> T_15_16.lc_trk_g3_2
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 269)  (799 269)  LC_6 Logic Functioning bit
 (39 13)  (801 269)  (801 269)  LC_6 Logic Functioning bit
 (42 13)  (804 269)  (804 269)  LC_6 Logic Functioning bit
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (787 270)  (787 270)  routing T_15_16.wire_logic_cluster/lc_6/out <X> T_15_16.lc_trk_g3_6
 (18 15)  (780 271)  (780 271)  routing T_15_16.sp4_r_v_b_45 <X> T_15_16.lc_trk_g3_5
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_16_16

 (19 4)  (835 260)  (835 260)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_4_15

 (5 0)  (185 240)  (185 240)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_0
 (12 0)  (192 240)  (192 240)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_r_2
 (4 1)  (184 241)  (184 241)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_0
 (6 1)  (186 241)  (186 241)  routing T_4_15.sp4_v_b_6 <X> T_4_15.sp4_h_r_0
 (11 1)  (191 241)  (191 241)  routing T_4_15.sp4_v_b_2 <X> T_4_15.sp4_h_r_2


LogicTile_5_15

 (26 0)  (260 240)  (260 240)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (27 0)  (261 240)  (261 240)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 240)  (263 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (264 240)  (264 240)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (265 240)  (265 240)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 240)  (266 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 240)  (267 240)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 240)  (269 240)  routing T_5_15.lc_trk_g1_7 <X> T_5_15.input_2_0
 (36 0)  (270 240)  (270 240)  LC_0 Logic Functioning bit
 (52 0)  (286 240)  (286 240)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (261 241)  (261 241)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 241)  (263 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (32 1)  (266 241)  (266 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (268 241)  (268 241)  routing T_5_15.lc_trk_g1_7 <X> T_5_15.input_2_0
 (35 1)  (269 241)  (269 241)  routing T_5_15.lc_trk_g1_7 <X> T_5_15.input_2_0
 (21 2)  (255 242)  (255 242)  routing T_5_15.sp4_h_l_2 <X> T_5_15.lc_trk_g0_7
 (22 2)  (256 242)  (256 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (257 242)  (257 242)  routing T_5_15.sp4_h_l_2 <X> T_5_15.lc_trk_g0_7
 (24 2)  (258 242)  (258 242)  routing T_5_15.sp4_h_l_2 <X> T_5_15.lc_trk_g0_7
 (26 2)  (260 242)  (260 242)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 2)  (263 242)  (263 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (264 242)  (264 242)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (265 242)  (265 242)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 242)  (266 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 242)  (268 242)  routing T_5_15.lc_trk_g1_5 <X> T_5_15.wire_logic_cluster/lc_1/in_3
 (35 2)  (269 242)  (269 242)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.input_2_1
 (36 2)  (270 242)  (270 242)  LC_1 Logic Functioning bit
 (22 3)  (256 243)  (256 243)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (257 243)  (257 243)  routing T_5_15.sp4_v_b_22 <X> T_5_15.lc_trk_g0_6
 (24 3)  (258 243)  (258 243)  routing T_5_15.sp4_v_b_22 <X> T_5_15.lc_trk_g0_6
 (27 3)  (261 243)  (261 243)  routing T_5_15.lc_trk_g1_4 <X> T_5_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 243)  (263 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (264 243)  (264 243)  routing T_5_15.lc_trk_g0_6 <X> T_5_15.wire_logic_cluster/lc_1/in_1
 (32 3)  (266 243)  (266 243)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (269 243)  (269 243)  routing T_5_15.lc_trk_g0_7 <X> T_5_15.input_2_1
 (26 4)  (260 244)  (260 244)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (28 4)  (262 244)  (262 244)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (263 244)  (263 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 244)  (264 244)  routing T_5_15.lc_trk_g2_5 <X> T_5_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 244)  (265 244)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 244)  (266 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 244)  (267 244)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 244)  (270 244)  LC_2 Logic Functioning bit
 (47 4)  (281 244)  (281 244)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (284 244)  (284 244)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (260 245)  (260 245)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 245)  (262 245)  routing T_5_15.lc_trk_g2_6 <X> T_5_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 245)  (263 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 245)  (265 245)  routing T_5_15.lc_trk_g2_7 <X> T_5_15.wire_logic_cluster/lc_2/in_3
 (14 6)  (248 246)  (248 246)  routing T_5_15.sp4_v_t_1 <X> T_5_15.lc_trk_g1_4
 (15 6)  (249 246)  (249 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (16 6)  (250 246)  (250 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (17 6)  (251 246)  (251 246)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (252 246)  (252 246)  routing T_5_15.sp4_h_r_13 <X> T_5_15.lc_trk_g1_5
 (21 6)  (255 246)  (255 246)  routing T_5_15.sp4_h_l_2 <X> T_5_15.lc_trk_g1_7
 (22 6)  (256 246)  (256 246)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_l_2 lc_trk_g1_7
 (23 6)  (257 246)  (257 246)  routing T_5_15.sp4_h_l_2 <X> T_5_15.lc_trk_g1_7
 (24 6)  (258 246)  (258 246)  routing T_5_15.sp4_h_l_2 <X> T_5_15.lc_trk_g1_7
 (14 7)  (248 247)  (248 247)  routing T_5_15.sp4_v_t_1 <X> T_5_15.lc_trk_g1_4
 (16 7)  (250 247)  (250 247)  routing T_5_15.sp4_v_t_1 <X> T_5_15.lc_trk_g1_4
 (17 7)  (251 247)  (251 247)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_1 lc_trk_g1_4
 (17 10)  (251 250)  (251 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (21 10)  (255 250)  (255 250)  routing T_5_15.sp4_v_t_26 <X> T_5_15.lc_trk_g2_7
 (22 10)  (256 250)  (256 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 250)  (257 250)  routing T_5_15.sp4_v_t_26 <X> T_5_15.lc_trk_g2_7
 (21 11)  (255 251)  (255 251)  routing T_5_15.sp4_v_t_26 <X> T_5_15.lc_trk_g2_7
 (22 11)  (256 251)  (256 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (257 251)  (257 251)  routing T_5_15.sp4_v_b_46 <X> T_5_15.lc_trk_g2_6
 (24 11)  (258 251)  (258 251)  routing T_5_15.sp4_v_b_46 <X> T_5_15.lc_trk_g2_6


LogicTile_6_15

 (19 0)  (307 240)  (307 240)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_11_15

 (3 1)  (549 241)  (549 241)  routing T_11_15.sp12_h_l_23 <X> T_11_15.sp12_v_b_0
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_h_l_23 <X> T_11_15.sp12_h_r_0
 (19 13)  (565 253)  (565 253)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (26 0)  (734 240)  (734 240)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (28 0)  (736 240)  (736 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (31 0)  (739 240)  (739 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 240)  (741 240)  routing T_14_15.lc_trk_g2_5 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (43 0)  (751 240)  (751 240)  LC_0 Logic Functioning bit
 (45 0)  (753 240)  (753 240)  LC_0 Logic Functioning bit
 (15 1)  (723 241)  (723 241)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g0_0
 (16 1)  (724 241)  (724 241)  routing T_14_15.sp4_v_t_5 <X> T_14_15.lc_trk_g0_0
 (17 1)  (725 241)  (725 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (26 1)  (734 241)  (734 241)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 241)  (735 241)  routing T_14_15.lc_trk_g1_7 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 241)  (738 241)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 241)  (740 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (734 244)  (734 244)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (36 4)  (744 244)  (744 244)  LC_2 Logic Functioning bit
 (38 4)  (746 244)  (746 244)  LC_2 Logic Functioning bit
 (41 4)  (749 244)  (749 244)  LC_2 Logic Functioning bit
 (43 4)  (751 244)  (751 244)  LC_2 Logic Functioning bit
 (45 4)  (753 244)  (753 244)  LC_2 Logic Functioning bit
 (27 5)  (735 245)  (735 245)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 245)  (736 245)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 245)  (737 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (745 245)  (745 245)  LC_2 Logic Functioning bit
 (39 5)  (747 245)  (747 245)  LC_2 Logic Functioning bit
 (40 5)  (748 245)  (748 245)  LC_2 Logic Functioning bit
 (42 5)  (750 245)  (750 245)  LC_2 Logic Functioning bit
 (21 6)  (729 246)  (729 246)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g1_7
 (22 6)  (730 246)  (730 246)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (732 246)  (732 246)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g1_7
 (32 6)  (740 246)  (740 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 246)  (741 246)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (744 246)  (744 246)  LC_3 Logic Functioning bit
 (37 6)  (745 246)  (745 246)  LC_3 Logic Functioning bit
 (38 6)  (746 246)  (746 246)  LC_3 Logic Functioning bit
 (39 6)  (747 246)  (747 246)  LC_3 Logic Functioning bit
 (45 6)  (753 246)  (753 246)  LC_3 Logic Functioning bit
 (21 7)  (729 247)  (729 247)  routing T_14_15.sp12_h_l_4 <X> T_14_15.lc_trk_g1_7
 (36 7)  (744 247)  (744 247)  LC_3 Logic Functioning bit
 (37 7)  (745 247)  (745 247)  LC_3 Logic Functioning bit
 (38 7)  (746 247)  (746 247)  LC_3 Logic Functioning bit
 (39 7)  (747 247)  (747 247)  LC_3 Logic Functioning bit
 (14 8)  (722 248)  (722 248)  routing T_14_15.wire_logic_cluster/lc_0/out <X> T_14_15.lc_trk_g2_0
 (8 9)  (716 249)  (716 249)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_b_7
 (9 9)  (717 249)  (717 249)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_b_7
 (10 9)  (718 249)  (718 249)  routing T_14_15.sp4_h_l_36 <X> T_14_15.sp4_v_b_7
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (14 10)  (722 250)  (722 250)  routing T_14_15.sp4_v_t_17 <X> T_14_15.lc_trk_g2_4
 (17 10)  (725 250)  (725 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_37 lc_trk_g2_5
 (21 10)  (729 250)  (729 250)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (731 250)  (731 250)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g2_7
 (16 11)  (724 251)  (724 251)  routing T_14_15.sp4_v_t_17 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (726 251)  (726 251)  routing T_14_15.sp4_r_v_b_37 <X> T_14_15.lc_trk_g2_5
 (21 11)  (729 251)  (729 251)  routing T_14_15.sp4_v_t_26 <X> T_14_15.lc_trk_g2_7
 (25 12)  (733 252)  (733 252)  routing T_14_15.wire_logic_cluster/lc_2/out <X> T_14_15.lc_trk_g3_2
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 252)  (744 252)  LC_6 Logic Functioning bit
 (37 12)  (745 252)  (745 252)  LC_6 Logic Functioning bit
 (38 12)  (746 252)  (746 252)  LC_6 Logic Functioning bit
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (22 13)  (730 253)  (730 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g3_2 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 253)  (744 253)  LC_6 Logic Functioning bit
 (37 13)  (745 253)  (745 253)  LC_6 Logic Functioning bit
 (38 13)  (746 253)  (746 253)  LC_6 Logic Functioning bit
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (46 13)  (754 253)  (754 253)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_7/s_r


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (14 0)  (776 240)  (776 240)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g0_0
 (21 0)  (783 240)  (783 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (22 0)  (784 240)  (784 240)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 240)  (786 240)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g0_3
 (15 1)  (777 241)  (777 241)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g0_0
 (17 1)  (779 241)  (779 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_6 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (14 3)  (776 243)  (776 243)  routing T_15_15.sp4_r_v_b_28 <X> T_15_15.lc_trk_g0_4
 (17 3)  (779 243)  (779 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (22 3)  (784 243)  (784 243)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (786 243)  (786 243)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g0_6
 (25 3)  (787 243)  (787 243)  routing T_15_15.top_op_6 <X> T_15_15.lc_trk_g0_6
 (30 3)  (792 243)  (792 243)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (14 4)  (776 244)  (776 244)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (21 4)  (783 244)  (783 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 244)  (786 244)  routing T_15_15.lft_op_3 <X> T_15_15.lc_trk_g1_3
 (25 4)  (787 244)  (787 244)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g1_2
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 244)  (793 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g2_5 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (50 4)  (812 244)  (812 244)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 245)  (777 245)  routing T_15_15.lft_op_0 <X> T_15_15.lc_trk_g1_0
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (784 245)  (784 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 245)  (786 245)  routing T_15_15.lft_op_2 <X> T_15_15.lc_trk_g1_2
 (27 5)  (789 245)  (789 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 245)  (790 245)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 245)  (791 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 245)  (792 245)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (25 6)  (787 246)  (787 246)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g1_6
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (35 6)  (797 246)  (797 246)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.input_2_3
 (37 6)  (799 246)  (799 246)  LC_3 Logic Functioning bit
 (39 6)  (801 246)  (801 246)  LC_3 Logic Functioning bit
 (40 6)  (802 246)  (802 246)  LC_3 Logic Functioning bit
 (42 6)  (804 246)  (804 246)  LC_3 Logic Functioning bit
 (22 7)  (784 247)  (784 247)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (786 247)  (786 247)  routing T_15_15.lft_op_6 <X> T_15_15.lc_trk_g1_6
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (27 7)  (789 247)  (789 247)  routing T_15_15.lc_trk_g1_2 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 247)  (793 247)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 247)  (796 247)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.input_2_3
 (35 7)  (797 247)  (797 247)  routing T_15_15.lc_trk_g1_6 <X> T_15_15.input_2_3
 (39 7)  (801 247)  (801 247)  LC_3 Logic Functioning bit
 (40 7)  (802 247)  (802 247)  LC_3 Logic Functioning bit
 (42 7)  (804 247)  (804 247)  LC_3 Logic Functioning bit
 (21 8)  (783 248)  (783 248)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 248)  (797 248)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_4
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g0_6 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 249)  (792 249)  routing T_15_15.lc_trk_g0_3 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (32 9)  (794 249)  (794 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_6 input_2_4
 (33 9)  (795 249)  (795 249)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_4
 (35 9)  (797 249)  (797 249)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.input_2_4
 (38 9)  (800 249)  (800 249)  LC_4 Logic Functioning bit
 (15 10)  (777 250)  (777 250)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (16 10)  (778 250)  (778 250)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (17 10)  (779 250)  (779 250)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (780 250)  (780 250)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (18 11)  (780 251)  (780 251)  routing T_15_15.sp4_h_r_45 <X> T_15_15.lc_trk_g2_5
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (31 11)  (793 251)  (793 251)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (15 12)  (777 252)  (777 252)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (16 12)  (778 252)  (778 252)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_25 lc_trk_g3_1
 (26 12)  (788 252)  (788 252)  routing T_15_15.lc_trk_g0_4 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 252)  (790 252)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 252)  (793 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_4 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (50 12)  (812 252)  (812 252)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 253)  (780 253)  routing T_15_15.sp4_h_r_25 <X> T_15_15.lc_trk_g3_1
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 253)  (792 253)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (40 13)  (802 253)  (802 253)  LC_6 Logic Functioning bit
 (42 13)  (804 253)  (804 253)  LC_6 Logic Functioning bit
 (14 15)  (776 255)  (776 255)  routing T_15_15.sp4_r_v_b_44 <X> T_15_15.lc_trk_g3_4
 (17 15)  (779 255)  (779 255)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (12 10)  (828 250)  (828 250)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_45
 (11 11)  (827 251)  (827 251)  routing T_16_15.sp4_v_t_45 <X> T_16_15.sp4_h_l_45


LogicTile_4_14

 (19 2)  (199 226)  (199 226)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (19 6)  (199 230)  (199 230)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_14

 (27 0)  (573 224)  (573 224)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (574 224)  (574 224)  routing T_11_14.lc_trk_g3_0 <X> T_11_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 224)  (575 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 224)  (578 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 224)  (580 224)  routing T_11_14.lc_trk_g1_0 <X> T_11_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 224)  (582 224)  LC_0 Logic Functioning bit
 (43 0)  (589 224)  (589 224)  LC_0 Logic Functioning bit
 (45 0)  (591 224)  (591 224)  LC_0 Logic Functioning bit
 (26 1)  (572 225)  (572 225)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (573 225)  (573 225)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (574 225)  (574 225)  routing T_11_14.lc_trk_g3_3 <X> T_11_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (575 225)  (575 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (578 225)  (578 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (579 225)  (579 225)  routing T_11_14.lc_trk_g2_0 <X> T_11_14.input_2_0
 (37 1)  (583 225)  (583 225)  LC_0 Logic Functioning bit
 (46 1)  (592 225)  (592 225)  Enable bit of Mux _out_links/OutMux6_0 => wire_logic_cluster/lc_0/out sp4_h_r_0
 (1 2)  (547 226)  (547 226)  routing T_11_14.glb_netwk_5 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (2 2)  (548 226)  (548 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (546 227)  (546 227)  routing T_11_14.glb_netwk_5 <X> T_11_14.wire_logic_cluster/lc_7/clk
 (14 4)  (560 228)  (560 228)  routing T_11_14.wire_logic_cluster/lc_0/out <X> T_11_14.lc_trk_g1_0
 (17 5)  (563 229)  (563 229)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (14 9)  (560 233)  (560 233)  routing T_11_14.sp12_v_b_16 <X> T_11_14.lc_trk_g2_0
 (16 9)  (562 233)  (562 233)  routing T_11_14.sp12_v_b_16 <X> T_11_14.lc_trk_g2_0
 (17 9)  (563 233)  (563 233)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (21 12)  (567 236)  (567 236)  routing T_11_14.sp12_v_t_0 <X> T_11_14.lc_trk_g3_3
 (22 12)  (568 236)  (568 236)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (570 236)  (570 236)  routing T_11_14.sp12_v_t_0 <X> T_11_14.lc_trk_g3_3
 (17 13)  (563 237)  (563 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (21 13)  (567 237)  (567 237)  routing T_11_14.sp12_v_t_0 <X> T_11_14.lc_trk_g3_3


LogicTile_12_14

 (17 0)  (617 224)  (617 224)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (618 224)  (618 224)  routing T_12_14.bnr_op_1 <X> T_12_14.lc_trk_g0_1
 (21 0)  (621 224)  (621 224)  routing T_12_14.wire_logic_cluster/lc_3/out <X> T_12_14.lc_trk_g0_3
 (22 0)  (622 224)  (622 224)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (625 224)  (625 224)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (26 0)  (626 224)  (626 224)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 224)  (627 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 224)  (628 224)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 224)  (629 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 224)  (632 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 224)  (633 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 224)  (634 224)  routing T_12_14.lc_trk_g3_0 <X> T_12_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (635 224)  (635 224)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.input_2_0
 (37 0)  (637 224)  (637 224)  LC_0 Logic Functioning bit
 (38 0)  (638 224)  (638 224)  LC_0 Logic Functioning bit
 (39 0)  (639 224)  (639 224)  LC_0 Logic Functioning bit
 (45 0)  (645 224)  (645 224)  LC_0 Logic Functioning bit
 (15 1)  (615 225)  (615 225)  routing T_12_14.bot_op_0 <X> T_12_14.lc_trk_g0_0
 (17 1)  (617 225)  (617 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (18 1)  (618 225)  (618 225)  routing T_12_14.bnr_op_1 <X> T_12_14.lc_trk_g0_1
 (22 1)  (622 225)  (622 225)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (625 225)  (625 225)  routing T_12_14.bnr_op_2 <X> T_12_14.lc_trk_g0_2
 (27 1)  (627 225)  (627 225)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 225)  (628 225)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 225)  (629 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 225)  (630 225)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_0/in_1
 (32 1)  (632 225)  (632 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (634 225)  (634 225)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.input_2_0
 (36 1)  (636 225)  (636 225)  LC_0 Logic Functioning bit
 (37 1)  (637 225)  (637 225)  LC_0 Logic Functioning bit
 (38 1)  (638 225)  (638 225)  LC_0 Logic Functioning bit
 (39 1)  (639 225)  (639 225)  LC_0 Logic Functioning bit
 (0 2)  (600 226)  (600 226)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (2 2)  (602 226)  (602 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (614 226)  (614 226)  routing T_12_14.bnr_op_4 <X> T_12_14.lc_trk_g0_4
 (15 2)  (615 226)  (615 226)  routing T_12_14.bot_op_5 <X> T_12_14.lc_trk_g0_5
 (17 2)  (617 226)  (617 226)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (625 226)  (625 226)  routing T_12_14.bnr_op_6 <X> T_12_14.lc_trk_g0_6
 (0 3)  (600 227)  (600 227)  routing T_12_14.glb_netwk_3 <X> T_12_14.wire_logic_cluster/lc_7/clk
 (14 3)  (614 227)  (614 227)  routing T_12_14.bnr_op_4 <X> T_12_14.lc_trk_g0_4
 (17 3)  (617 227)  (617 227)  Enable bit of Mux _local_links/g0_mux_4 => bnr_op_4 lc_trk_g0_4
 (22 3)  (622 227)  (622 227)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (625 227)  (625 227)  routing T_12_14.bnr_op_6 <X> T_12_14.lc_trk_g0_6
 (26 4)  (626 228)  (626 228)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 228)  (627 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (28 4)  (628 228)  (628 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 228)  (629 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 228)  (630 228)  routing T_12_14.lc_trk_g3_4 <X> T_12_14.wire_logic_cluster/lc_2/in_1
 (32 4)  (632 228)  (632 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (39 4)  (639 228)  (639 228)  LC_2 Logic Functioning bit
 (26 5)  (626 229)  (626 229)  routing T_12_14.lc_trk_g0_6 <X> T_12_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 229)  (629 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 229)  (631 229)  routing T_12_14.lc_trk_g0_3 <X> T_12_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 229)  (632 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_1 input_2_2
 (33 5)  (633 229)  (633 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_2
 (34 5)  (634 229)  (634 229)  routing T_12_14.lc_trk_g3_1 <X> T_12_14.input_2_2
 (15 6)  (615 230)  (615 230)  routing T_12_14.bot_op_5 <X> T_12_14.lc_trk_g1_5
 (17 6)  (617 230)  (617 230)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (626 230)  (626 230)  routing T_12_14.lc_trk_g0_5 <X> T_12_14.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 230)  (627 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 230)  (628 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 230)  (629 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 230)  (630 230)  routing T_12_14.lc_trk_g3_5 <X> T_12_14.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 230)  (631 230)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 230)  (632 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 230)  (633 230)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (37 6)  (637 230)  (637 230)  LC_3 Logic Functioning bit
 (38 6)  (638 230)  (638 230)  LC_3 Logic Functioning bit
 (39 6)  (639 230)  (639 230)  LC_3 Logic Functioning bit
 (45 6)  (645 230)  (645 230)  LC_3 Logic Functioning bit
 (50 6)  (650 230)  (650 230)  Cascade bit: LH_LC03_inmux02_5

 (15 7)  (615 231)  (615 231)  routing T_12_14.bot_op_4 <X> T_12_14.lc_trk_g1_4
 (17 7)  (617 231)  (617 231)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (622 231)  (622 231)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (624 231)  (624 231)  routing T_12_14.bot_op_6 <X> T_12_14.lc_trk_g1_6
 (29 7)  (629 231)  (629 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 231)  (631 231)  routing T_12_14.lc_trk_g2_6 <X> T_12_14.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 231)  (636 231)  LC_3 Logic Functioning bit
 (37 7)  (637 231)  (637 231)  LC_3 Logic Functioning bit
 (38 7)  (638 231)  (638 231)  LC_3 Logic Functioning bit
 (39 7)  (639 231)  (639 231)  LC_3 Logic Functioning bit
 (21 8)  (621 232)  (621 232)  routing T_12_14.rgt_op_3 <X> T_12_14.lc_trk_g2_3
 (22 8)  (622 232)  (622 232)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 232)  (624 232)  routing T_12_14.rgt_op_3 <X> T_12_14.lc_trk_g2_3
 (25 8)  (625 232)  (625 232)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g2_2
 (26 8)  (626 232)  (626 232)  routing T_12_14.lc_trk_g0_4 <X> T_12_14.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 232)  (627 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 232)  (629 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 232)  (630 232)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 232)  (631 232)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 232)  (632 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 232)  (634 232)  routing T_12_14.lc_trk_g1_4 <X> T_12_14.wire_logic_cluster/lc_4/in_3
 (22 9)  (622 233)  (622 233)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (624 233)  (624 233)  routing T_12_14.rgt_op_2 <X> T_12_14.lc_trk_g2_2
 (29 9)  (629 233)  (629 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 233)  (630 233)  routing T_12_14.lc_trk_g1_6 <X> T_12_14.wire_logic_cluster/lc_4/in_1
 (41 9)  (641 233)  (641 233)  LC_4 Logic Functioning bit
 (43 9)  (643 233)  (643 233)  LC_4 Logic Functioning bit
 (15 10)  (615 234)  (615 234)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g2_5
 (17 10)  (617 234)  (617 234)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 234)  (618 234)  routing T_12_14.rgt_op_5 <X> T_12_14.lc_trk_g2_5
 (21 10)  (621 234)  (621 234)  routing T_12_14.wire_logic_cluster/lc_7/out <X> T_12_14.lc_trk_g2_7
 (22 10)  (622 234)  (622 234)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (625 234)  (625 234)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g2_6
 (26 10)  (626 234)  (626 234)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 234)  (628 234)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 234)  (629 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 234)  (632 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (50 10)  (650 234)  (650 234)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (622 235)  (622 235)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (624 235)  (624 235)  routing T_12_14.rgt_op_6 <X> T_12_14.lc_trk_g2_6
 (26 11)  (626 235)  (626 235)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 235)  (628 235)  routing T_12_14.lc_trk_g2_7 <X> T_12_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 235)  (629 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 235)  (630 235)  routing T_12_14.lc_trk_g2_2 <X> T_12_14.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 235)  (631 235)  routing T_12_14.lc_trk_g0_2 <X> T_12_14.wire_logic_cluster/lc_5/in_3
 (42 11)  (642 235)  (642 235)  LC_5 Logic Functioning bit
 (14 12)  (614 236)  (614 236)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (15 12)  (615 236)  (615 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (17 12)  (617 236)  (617 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (618 236)  (618 236)  routing T_12_14.rgt_op_1 <X> T_12_14.lc_trk_g3_1
 (25 12)  (625 236)  (625 236)  routing T_12_14.wire_logic_cluster/lc_2/out <X> T_12_14.lc_trk_g3_2
 (26 12)  (626 236)  (626 236)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (627 236)  (627 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (28 12)  (628 236)  (628 236)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 236)  (629 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (631 236)  (631 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (632 236)  (632 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 236)  (633 236)  routing T_12_14.lc_trk_g2_5 <X> T_12_14.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 236)  (637 236)  LC_6 Logic Functioning bit
 (38 12)  (638 236)  (638 236)  LC_6 Logic Functioning bit
 (39 12)  (639 236)  (639 236)  LC_6 Logic Functioning bit
 (45 12)  (645 236)  (645 236)  LC_6 Logic Functioning bit
 (50 12)  (650 236)  (650 236)  Cascade bit: LH_LC06_inmux02_5

 (15 13)  (615 237)  (615 237)  routing T_12_14.rgt_op_0 <X> T_12_14.lc_trk_g3_0
 (17 13)  (617 237)  (617 237)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (22 13)  (622 237)  (622 237)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (627 237)  (627 237)  routing T_12_14.lc_trk_g1_5 <X> T_12_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 237)  (629 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (630 237)  (630 237)  routing T_12_14.lc_trk_g3_2 <X> T_12_14.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 237)  (636 237)  LC_6 Logic Functioning bit
 (37 13)  (637 237)  (637 237)  LC_6 Logic Functioning bit
 (38 13)  (638 237)  (638 237)  LC_6 Logic Functioning bit
 (39 13)  (639 237)  (639 237)  LC_6 Logic Functioning bit
 (14 14)  (614 238)  (614 238)  routing T_12_14.rgt_op_4 <X> T_12_14.lc_trk_g3_4
 (17 14)  (617 238)  (617 238)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (618 238)  (618 238)  routing T_12_14.wire_logic_cluster/lc_5/out <X> T_12_14.lc_trk_g3_5
 (21 14)  (621 238)  (621 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (22 14)  (622 238)  (622 238)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (624 238)  (624 238)  routing T_12_14.rgt_op_7 <X> T_12_14.lc_trk_g3_7
 (29 14)  (629 238)  (629 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (631 238)  (631 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (632 238)  (632 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 238)  (633 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (634 238)  (634 238)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (40 14)  (640 238)  (640 238)  LC_7 Logic Functioning bit
 (15 15)  (615 239)  (615 239)  routing T_12_14.rgt_op_4 <X> T_12_14.lc_trk_g3_4
 (17 15)  (617 239)  (617 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (626 239)  (626 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 239)  (628 239)  routing T_12_14.lc_trk_g2_3 <X> T_12_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 239)  (629 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (631 239)  (631 239)  routing T_12_14.lc_trk_g3_7 <X> T_12_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (632 239)  (632 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7


LogicTile_13_14

 (21 0)  (675 224)  (675 224)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g0_3
 (22 0)  (676 224)  (676 224)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (678 224)  (678 224)  routing T_13_14.lft_op_3 <X> T_13_14.lc_trk_g0_3
 (27 0)  (681 224)  (681 224)  routing T_13_14.lc_trk_g1_0 <X> T_13_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 224)  (683 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (686 224)  (686 224)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (690 224)  (690 224)  LC_0 Logic Functioning bit
 (37 0)  (691 224)  (691 224)  LC_0 Logic Functioning bit
 (38 0)  (692 224)  (692 224)  LC_0 Logic Functioning bit
 (39 0)  (693 224)  (693 224)  LC_0 Logic Functioning bit
 (44 0)  (698 224)  (698 224)  LC_0 Logic Functioning bit
 (40 1)  (694 225)  (694 225)  LC_0 Logic Functioning bit
 (41 1)  (695 225)  (695 225)  LC_0 Logic Functioning bit
 (42 1)  (696 225)  (696 225)  LC_0 Logic Functioning bit
 (43 1)  (697 225)  (697 225)  LC_0 Logic Functioning bit
 (49 1)  (703 225)  (703 225)  Carry_In_Mux bit 

 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (679 226)  (679 226)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (27 2)  (681 226)  (681 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 226)  (682 226)  routing T_13_14.lc_trk_g3_1 <X> T_13_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 226)  (683 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 226)  (686 226)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 226)  (690 226)  LC_1 Logic Functioning bit
 (37 2)  (691 226)  (691 226)  LC_1 Logic Functioning bit
 (38 2)  (692 226)  (692 226)  LC_1 Logic Functioning bit
 (39 2)  (693 226)  (693 226)  LC_1 Logic Functioning bit
 (44 2)  (698 226)  (698 226)  LC_1 Logic Functioning bit
 (45 2)  (699 226)  (699 226)  LC_1 Logic Functioning bit
 (0 3)  (654 227)  (654 227)  routing T_13_14.glb_netwk_3 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (22 3)  (676 227)  (676 227)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 227)  (678 227)  routing T_13_14.lft_op_6 <X> T_13_14.lc_trk_g0_6
 (40 3)  (694 227)  (694 227)  LC_1 Logic Functioning bit
 (41 3)  (695 227)  (695 227)  LC_1 Logic Functioning bit
 (42 3)  (696 227)  (696 227)  LC_1 Logic Functioning bit
 (43 3)  (697 227)  (697 227)  LC_1 Logic Functioning bit
 (14 4)  (668 228)  (668 228)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g1_0
 (21 4)  (675 228)  (675 228)  routing T_13_14.wire_logic_cluster/lc_3/out <X> T_13_14.lc_trk_g1_3
 (22 4)  (676 228)  (676 228)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (679 228)  (679 228)  routing T_13_14.wire_logic_cluster/lc_2/out <X> T_13_14.lc_trk_g1_2
 (27 4)  (681 228)  (681 228)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 228)  (683 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (37 4)  (691 228)  (691 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (39 4)  (693 228)  (693 228)  LC_2 Logic Functioning bit
 (44 4)  (698 228)  (698 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (15 5)  (669 229)  (669 229)  routing T_13_14.lft_op_0 <X> T_13_14.lc_trk_g1_0
 (17 5)  (671 229)  (671 229)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 229)  (676 229)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 229)  (684 229)  routing T_13_14.lc_trk_g1_2 <X> T_13_14.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 229)  (694 229)  LC_2 Logic Functioning bit
 (41 5)  (695 229)  (695 229)  LC_2 Logic Functioning bit
 (42 5)  (696 229)  (696 229)  LC_2 Logic Functioning bit
 (43 5)  (697 229)  (697 229)  LC_2 Logic Functioning bit
 (21 6)  (675 230)  (675 230)  routing T_13_14.wire_logic_cluster/lc_7/out <X> T_13_14.lc_trk_g1_7
 (22 6)  (676 230)  (676 230)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (681 230)  (681 230)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (683 230)  (683 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 230)  (686 230)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 230)  (690 230)  LC_3 Logic Functioning bit
 (37 6)  (691 230)  (691 230)  LC_3 Logic Functioning bit
 (38 6)  (692 230)  (692 230)  LC_3 Logic Functioning bit
 (39 6)  (693 230)  (693 230)  LC_3 Logic Functioning bit
 (44 6)  (698 230)  (698 230)  LC_3 Logic Functioning bit
 (45 6)  (699 230)  (699 230)  LC_3 Logic Functioning bit
 (30 7)  (684 231)  (684 231)  routing T_13_14.lc_trk_g1_3 <X> T_13_14.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 231)  (694 231)  LC_3 Logic Functioning bit
 (41 7)  (695 231)  (695 231)  LC_3 Logic Functioning bit
 (42 7)  (696 231)  (696 231)  LC_3 Logic Functioning bit
 (43 7)  (697 231)  (697 231)  LC_3 Logic Functioning bit
 (27 8)  (681 232)  (681 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 232)  (682 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 232)  (683 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 232)  (684 232)  routing T_13_14.lc_trk_g3_4 <X> T_13_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 232)  (686 232)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 232)  (690 232)  LC_4 Logic Functioning bit
 (37 8)  (691 232)  (691 232)  LC_4 Logic Functioning bit
 (38 8)  (692 232)  (692 232)  LC_4 Logic Functioning bit
 (39 8)  (693 232)  (693 232)  LC_4 Logic Functioning bit
 (44 8)  (698 232)  (698 232)  LC_4 Logic Functioning bit
 (45 8)  (699 232)  (699 232)  LC_4 Logic Functioning bit
 (40 9)  (694 233)  (694 233)  LC_4 Logic Functioning bit
 (41 9)  (695 233)  (695 233)  LC_4 Logic Functioning bit
 (42 9)  (696 233)  (696 233)  LC_4 Logic Functioning bit
 (43 9)  (697 233)  (697 233)  LC_4 Logic Functioning bit
 (29 10)  (683 234)  (683 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (684 234)  (684 234)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (32 10)  (686 234)  (686 234)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 234)  (690 234)  LC_5 Logic Functioning bit
 (37 10)  (691 234)  (691 234)  LC_5 Logic Functioning bit
 (38 10)  (692 234)  (692 234)  LC_5 Logic Functioning bit
 (39 10)  (693 234)  (693 234)  LC_5 Logic Functioning bit
 (44 10)  (698 234)  (698 234)  LC_5 Logic Functioning bit
 (30 11)  (684 235)  (684 235)  routing T_13_14.lc_trk_g0_6 <X> T_13_14.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 235)  (694 235)  LC_5 Logic Functioning bit
 (41 11)  (695 235)  (695 235)  LC_5 Logic Functioning bit
 (42 11)  (696 235)  (696 235)  LC_5 Logic Functioning bit
 (43 11)  (697 235)  (697 235)  LC_5 Logic Functioning bit
 (17 12)  (671 236)  (671 236)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 236)  (672 236)  routing T_13_14.wire_logic_cluster/lc_1/out <X> T_13_14.lc_trk_g3_1
 (29 12)  (683 236)  (683 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 236)  (686 236)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 236)  (690 236)  LC_6 Logic Functioning bit
 (37 12)  (691 236)  (691 236)  LC_6 Logic Functioning bit
 (38 12)  (692 236)  (692 236)  LC_6 Logic Functioning bit
 (39 12)  (693 236)  (693 236)  LC_6 Logic Functioning bit
 (44 12)  (698 236)  (698 236)  LC_6 Logic Functioning bit
 (30 13)  (684 237)  (684 237)  routing T_13_14.lc_trk_g0_3 <X> T_13_14.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 237)  (694 237)  LC_6 Logic Functioning bit
 (41 13)  (695 237)  (695 237)  LC_6 Logic Functioning bit
 (42 13)  (696 237)  (696 237)  LC_6 Logic Functioning bit
 (43 13)  (697 237)  (697 237)  LC_6 Logic Functioning bit
 (14 14)  (668 238)  (668 238)  routing T_13_14.wire_logic_cluster/lc_4/out <X> T_13_14.lc_trk_g3_4
 (27 14)  (681 238)  (681 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 238)  (683 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (684 238)  (684 238)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (686 238)  (686 238)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (691 238)  (691 238)  LC_7 Logic Functioning bit
 (39 14)  (693 238)  (693 238)  LC_7 Logic Functioning bit
 (41 14)  (695 238)  (695 238)  LC_7 Logic Functioning bit
 (43 14)  (697 238)  (697 238)  LC_7 Logic Functioning bit
 (45 14)  (699 238)  (699 238)  LC_7 Logic Functioning bit
 (17 15)  (671 239)  (671 239)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 239)  (684 239)  routing T_13_14.lc_trk_g1_7 <X> T_13_14.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 239)  (691 239)  LC_7 Logic Functioning bit
 (39 15)  (693 239)  (693 239)  LC_7 Logic Functioning bit
 (41 15)  (695 239)  (695 239)  LC_7 Logic Functioning bit
 (43 15)  (697 239)  (697 239)  LC_7 Logic Functioning bit


LogicTile_14_14

 (22 1)  (730 225)  (730 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 225)  (731 225)  routing T_14_14.sp4_v_b_18 <X> T_14_14.lc_trk_g0_2
 (24 1)  (732 225)  (732 225)  routing T_14_14.sp4_v_b_18 <X> T_14_14.lc_trk_g0_2
 (22 2)  (730 226)  (730 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_r_7 lc_trk_g0_7
 (23 2)  (731 226)  (731 226)  routing T_14_14.sp4_h_r_7 <X> T_14_14.lc_trk_g0_7
 (24 2)  (732 226)  (732 226)  routing T_14_14.sp4_h_r_7 <X> T_14_14.lc_trk_g0_7
 (21 3)  (729 227)  (729 227)  routing T_14_14.sp4_h_r_7 <X> T_14_14.lc_trk_g0_7
 (26 6)  (734 230)  (734 230)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 230)  (737 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 230)  (739 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 230)  (740 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 230)  (741 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 230)  (742 230)  routing T_14_14.lc_trk_g3_5 <X> T_14_14.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 230)  (743 230)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_3
 (36 6)  (744 230)  (744 230)  LC_3 Logic Functioning bit
 (43 6)  (751 230)  (751 230)  LC_3 Logic Functioning bit
 (48 6)  (756 230)  (756 230)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (28 7)  (736 231)  (736 231)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 231)  (737 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 231)  (738 231)  routing T_14_14.lc_trk_g0_2 <X> T_14_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (740 231)  (740 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (743 231)  (743 231)  routing T_14_14.lc_trk_g0_7 <X> T_14_14.input_2_3
 (36 7)  (744 231)  (744 231)  LC_3 Logic Functioning bit
 (10 8)  (718 232)  (718 232)  routing T_14_14.sp4_v_t_39 <X> T_14_14.sp4_h_r_7
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_t_16 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_v_t_16 <X> T_14_14.lc_trk_g2_5
 (15 14)  (723 238)  (723 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (16 14)  (724 238)  (724 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5
 (17 14)  (725 238)  (725 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (726 238)  (726 238)  routing T_14_14.sp4_h_l_24 <X> T_14_14.lc_trk_g3_5


LogicTile_15_14

 (5 3)  (767 227)  (767 227)  routing T_15_14.sp4_h_l_37 <X> T_15_14.sp4_v_t_37


LogicTile_11_13

 (17 0)  (563 208)  (563 208)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (564 208)  (564 208)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g0_1
 (29 0)  (575 208)  (575 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (578 208)  (578 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (580 208)  (580 208)  routing T_11_13.lc_trk_g1_0 <X> T_11_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (582 208)  (582 208)  LC_0 Logic Functioning bit
 (39 0)  (585 208)  (585 208)  LC_0 Logic Functioning bit
 (41 0)  (587 208)  (587 208)  LC_0 Logic Functioning bit
 (42 0)  (588 208)  (588 208)  LC_0 Logic Functioning bit
 (45 0)  (591 208)  (591 208)  LC_0 Logic Functioning bit
 (18 1)  (564 209)  (564 209)  routing T_11_13.bnr_op_1 <X> T_11_13.lc_trk_g0_1
 (36 1)  (582 209)  (582 209)  LC_0 Logic Functioning bit
 (39 1)  (585 209)  (585 209)  LC_0 Logic Functioning bit
 (41 1)  (587 209)  (587 209)  LC_0 Logic Functioning bit
 (42 1)  (588 209)  (588 209)  LC_0 Logic Functioning bit
 (1 2)  (547 210)  (547 210)  routing T_11_13.glb_netwk_5 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (2 2)  (548 210)  (548 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (0 3)  (546 211)  (546 211)  routing T_11_13.glb_netwk_5 <X> T_11_13.wire_logic_cluster/lc_7/clk
 (14 4)  (560 212)  (560 212)  routing T_11_13.wire_logic_cluster/lc_0/out <X> T_11_13.lc_trk_g1_0
 (17 5)  (563 213)  (563 213)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0


LogicTile_12_13

 (21 0)  (621 208)  (621 208)  routing T_12_13.wire_logic_cluster/lc_3/out <X> T_12_13.lc_trk_g0_3
 (22 0)  (622 208)  (622 208)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (627 208)  (627 208)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 208)  (629 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 208)  (630 208)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 208)  (632 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 208)  (633 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 208)  (634 208)  routing T_12_13.lc_trk_g3_0 <X> T_12_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 208)  (636 208)  LC_0 Logic Functioning bit
 (39 0)  (639 208)  (639 208)  LC_0 Logic Functioning bit
 (41 0)  (641 208)  (641 208)  LC_0 Logic Functioning bit
 (42 0)  (642 208)  (642 208)  LC_0 Logic Functioning bit
 (45 0)  (645 208)  (645 208)  LC_0 Logic Functioning bit
 (22 1)  (622 209)  (622 209)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (624 209)  (624 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (25 1)  (625 209)  (625 209)  routing T_12_13.top_op_2 <X> T_12_13.lc_trk_g0_2
 (36 1)  (636 209)  (636 209)  LC_0 Logic Functioning bit
 (39 1)  (639 209)  (639 209)  LC_0 Logic Functioning bit
 (41 1)  (641 209)  (641 209)  LC_0 Logic Functioning bit
 (42 1)  (642 209)  (642 209)  LC_0 Logic Functioning bit
 (0 2)  (600 210)  (600 210)  routing T_12_13.glb_netwk_3 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (2 2)  (602 210)  (602 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (615 210)  (615 210)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g0_5
 (17 2)  (617 210)  (617 210)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (26 2)  (626 210)  (626 210)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_1/in_0
 (29 2)  (629 210)  (629 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (632 210)  (632 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 210)  (633 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 210)  (634 210)  routing T_12_13.lc_trk_g3_1 <X> T_12_13.wire_logic_cluster/lc_1/in_3
 (37 2)  (637 210)  (637 210)  LC_1 Logic Functioning bit
 (38 2)  (638 210)  (638 210)  LC_1 Logic Functioning bit
 (39 2)  (639 210)  (639 210)  LC_1 Logic Functioning bit
 (43 2)  (643 210)  (643 210)  LC_1 Logic Functioning bit
 (45 2)  (645 210)  (645 210)  LC_1 Logic Functioning bit
 (51 2)  (651 210)  (651 210)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (0 3)  (600 211)  (600 211)  routing T_12_13.glb_netwk_3 <X> T_12_13.wire_logic_cluster/lc_7/clk
 (18 3)  (618 211)  (618 211)  routing T_12_13.top_op_5 <X> T_12_13.lc_trk_g0_5
 (22 3)  (622 211)  (622 211)  Enable bit of Mux _local_links/g0_mux_6 => top_op_6 lc_trk_g0_6
 (24 3)  (624 211)  (624 211)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g0_6
 (25 3)  (625 211)  (625 211)  routing T_12_13.top_op_6 <X> T_12_13.lc_trk_g0_6
 (29 3)  (629 211)  (629 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (630 211)  (630 211)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_1/in_1
 (32 3)  (632 211)  (632 211)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_2 input_2_1
 (34 3)  (634 211)  (634 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (35 3)  (635 211)  (635 211)  routing T_12_13.lc_trk_g1_2 <X> T_12_13.input_2_1
 (36 3)  (636 211)  (636 211)  LC_1 Logic Functioning bit
 (37 3)  (637 211)  (637 211)  LC_1 Logic Functioning bit
 (38 3)  (638 211)  (638 211)  LC_1 Logic Functioning bit
 (39 3)  (639 211)  (639 211)  LC_1 Logic Functioning bit
 (25 4)  (625 212)  (625 212)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (29 4)  (629 212)  (629 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (630 212)  (630 212)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_2/in_1
 (31 4)  (631 212)  (631 212)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 212)  (632 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 212)  (633 212)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 212)  (635 212)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_2
 (37 4)  (637 212)  (637 212)  LC_2 Logic Functioning bit
 (38 4)  (638 212)  (638 212)  LC_2 Logic Functioning bit
 (39 4)  (639 212)  (639 212)  LC_2 Logic Functioning bit
 (45 4)  (645 212)  (645 212)  LC_2 Logic Functioning bit
 (14 5)  (614 213)  (614 213)  routing T_12_13.top_op_0 <X> T_12_13.lc_trk_g1_0
 (15 5)  (615 213)  (615 213)  routing T_12_13.top_op_0 <X> T_12_13.lc_trk_g1_0
 (17 5)  (617 213)  (617 213)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (22 5)  (622 213)  (622 213)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (623 213)  (623 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (24 5)  (624 213)  (624 213)  routing T_12_13.sp4_h_r_10 <X> T_12_13.lc_trk_g1_2
 (26 5)  (626 213)  (626 213)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 213)  (629 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 213)  (631 213)  routing T_12_13.lc_trk_g2_7 <X> T_12_13.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 213)  (632 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 213)  (634 213)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.input_2_2
 (36 5)  (636 213)  (636 213)  LC_2 Logic Functioning bit
 (37 5)  (637 213)  (637 213)  LC_2 Logic Functioning bit
 (38 5)  (638 213)  (638 213)  LC_2 Logic Functioning bit
 (39 5)  (639 213)  (639 213)  LC_2 Logic Functioning bit
 (14 6)  (614 214)  (614 214)  routing T_12_13.wire_logic_cluster/lc_4/out <X> T_12_13.lc_trk_g1_4
 (17 6)  (617 214)  (617 214)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (618 214)  (618 214)  routing T_12_13.wire_logic_cluster/lc_5/out <X> T_12_13.lc_trk_g1_5
 (26 6)  (626 214)  (626 214)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_3/in_0
 (29 6)  (629 214)  (629 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (631 214)  (631 214)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 214)  (632 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 214)  (634 214)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_3/in_3
 (35 6)  (635 214)  (635 214)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_3
 (37 6)  (637 214)  (637 214)  LC_3 Logic Functioning bit
 (42 6)  (642 214)  (642 214)  LC_3 Logic Functioning bit
 (43 6)  (643 214)  (643 214)  LC_3 Logic Functioning bit
 (45 6)  (645 214)  (645 214)  LC_3 Logic Functioning bit
 (17 7)  (617 215)  (617 215)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (29 7)  (629 215)  (629 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (630 215)  (630 215)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_3/in_1
 (32 7)  (632 215)  (632 215)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_5 input_2_3
 (33 7)  (633 215)  (633 215)  routing T_12_13.lc_trk_g2_5 <X> T_12_13.input_2_3
 (36 7)  (636 215)  (636 215)  LC_3 Logic Functioning bit
 (37 7)  (637 215)  (637 215)  LC_3 Logic Functioning bit
 (42 7)  (642 215)  (642 215)  LC_3 Logic Functioning bit
 (43 7)  (643 215)  (643 215)  LC_3 Logic Functioning bit
 (21 8)  (621 216)  (621 216)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g2_3
 (22 8)  (622 216)  (622 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (624 216)  (624 216)  routing T_12_13.rgt_op_3 <X> T_12_13.lc_trk_g2_3
 (25 8)  (625 216)  (625 216)  routing T_12_13.wire_logic_cluster/lc_2/out <X> T_12_13.lc_trk_g2_2
 (26 8)  (626 216)  (626 216)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 8)  (629 216)  (629 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 216)  (630 216)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_4/in_1
 (31 8)  (631 216)  (631 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (32 8)  (632 216)  (632 216)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 216)  (634 216)  routing T_12_13.lc_trk_g1_4 <X> T_12_13.wire_logic_cluster/lc_4/in_3
 (40 8)  (640 216)  (640 216)  LC_4 Logic Functioning bit
 (41 8)  (641 216)  (641 216)  LC_4 Logic Functioning bit
 (42 8)  (642 216)  (642 216)  LC_4 Logic Functioning bit
 (45 8)  (645 216)  (645 216)  LC_4 Logic Functioning bit
 (22 9)  (622 217)  (622 217)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (27 9)  (627 217)  (627 217)  routing T_12_13.lc_trk_g1_5 <X> T_12_13.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 217)  (629 217)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_5 wire_logic_cluster/lc_4/in_0
 (32 9)  (632 217)  (632 217)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (635 217)  (635 217)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.input_2_4
 (40 9)  (640 217)  (640 217)  LC_4 Logic Functioning bit
 (41 9)  (641 217)  (641 217)  LC_4 Logic Functioning bit
 (42 9)  (642 217)  (642 217)  LC_4 Logic Functioning bit
 (43 9)  (643 217)  (643 217)  LC_4 Logic Functioning bit
 (15 10)  (615 218)  (615 218)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g2_5
 (17 10)  (617 218)  (617 218)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (618 218)  (618 218)  routing T_12_13.rgt_op_5 <X> T_12_13.lc_trk_g2_5
 (21 10)  (621 218)  (621 218)  routing T_12_13.rgt_op_7 <X> T_12_13.lc_trk_g2_7
 (22 10)  (622 218)  (622 218)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (624 218)  (624 218)  routing T_12_13.rgt_op_7 <X> T_12_13.lc_trk_g2_7
 (28 10)  (628 218)  (628 218)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 218)  (629 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (631 218)  (631 218)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 218)  (632 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (36 10)  (636 218)  (636 218)  LC_5 Logic Functioning bit
 (27 11)  (627 219)  (627 219)  routing T_12_13.lc_trk_g1_0 <X> T_12_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 219)  (629 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 219)  (630 219)  routing T_12_13.lc_trk_g2_2 <X> T_12_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 219)  (631 219)  routing T_12_13.lc_trk_g0_6 <X> T_12_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (632 219)  (632 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (635 219)  (635 219)  routing T_12_13.lc_trk_g0_3 <X> T_12_13.input_2_5
 (46 11)  (646 219)  (646 219)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 12)  (614 220)  (614 220)  routing T_12_13.wire_logic_cluster/lc_0/out <X> T_12_13.lc_trk_g3_0
 (17 12)  (617 220)  (617 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 220)  (618 220)  routing T_12_13.wire_logic_cluster/lc_1/out <X> T_12_13.lc_trk_g3_1
 (29 12)  (629 220)  (629 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 220)  (630 220)  routing T_12_13.lc_trk_g0_5 <X> T_12_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 220)  (632 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_3
 (33 12)  (633 220)  (633 220)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (37 12)  (637 220)  (637 220)  LC_6 Logic Functioning bit
 (38 12)  (638 220)  (638 220)  LC_6 Logic Functioning bit
 (39 12)  (639 220)  (639 220)  LC_6 Logic Functioning bit
 (45 12)  (645 220)  (645 220)  LC_6 Logic Functioning bit
 (50 12)  (650 220)  (650 220)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (617 221)  (617 221)  Enable bit of Mux _local_links/g3_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g3_0
 (26 13)  (626 221)  (626 221)  routing T_12_13.lc_trk_g0_2 <X> T_12_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (629 221)  (629 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (631 221)  (631 221)  routing T_12_13.lc_trk_g2_3 <X> T_12_13.wire_logic_cluster/lc_6/in_3
 (36 13)  (636 221)  (636 221)  LC_6 Logic Functioning bit
 (37 13)  (637 221)  (637 221)  LC_6 Logic Functioning bit
 (38 13)  (638 221)  (638 221)  LC_6 Logic Functioning bit
 (39 13)  (639 221)  (639 221)  LC_6 Logic Functioning bit


LogicTile_13_13

 (25 0)  (679 208)  (679 208)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g0_2
 (27 0)  (681 208)  (681 208)  routing T_13_13.lc_trk_g1_0 <X> T_13_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 208)  (683 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (35 0)  (689 208)  (689 208)  routing T_13_13.lc_trk_g0_4 <X> T_13_13.input_2_0
 (44 0)  (698 208)  (698 208)  LC_0 Logic Functioning bit
 (22 1)  (676 209)  (676 209)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (678 209)  (678 209)  routing T_13_13.lft_op_2 <X> T_13_13.lc_trk_g0_2
 (32 1)  (686 209)  (686 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (0 2)  (654 210)  (654 210)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (2 2)  (656 210)  (656 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (668 210)  (668 210)  routing T_13_13.lft_op_4 <X> T_13_13.lc_trk_g0_4
 (25 2)  (679 210)  (679 210)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g0_6
 (27 2)  (681 210)  (681 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (682 210)  (682 210)  routing T_13_13.lc_trk_g3_1 <X> T_13_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 210)  (683 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 210)  (686 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (690 210)  (690 210)  LC_1 Logic Functioning bit
 (37 2)  (691 210)  (691 210)  LC_1 Logic Functioning bit
 (38 2)  (692 210)  (692 210)  LC_1 Logic Functioning bit
 (39 2)  (693 210)  (693 210)  LC_1 Logic Functioning bit
 (44 2)  (698 210)  (698 210)  LC_1 Logic Functioning bit
 (45 2)  (699 210)  (699 210)  LC_1 Logic Functioning bit
 (0 3)  (654 211)  (654 211)  routing T_13_13.glb_netwk_3 <X> T_13_13.wire_logic_cluster/lc_7/clk
 (15 3)  (669 211)  (669 211)  routing T_13_13.lft_op_4 <X> T_13_13.lc_trk_g0_4
 (17 3)  (671 211)  (671 211)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (22 3)  (676 211)  (676 211)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (678 211)  (678 211)  routing T_13_13.lft_op_6 <X> T_13_13.lc_trk_g0_6
 (40 3)  (694 211)  (694 211)  LC_1 Logic Functioning bit
 (41 3)  (695 211)  (695 211)  LC_1 Logic Functioning bit
 (42 3)  (696 211)  (696 211)  LC_1 Logic Functioning bit
 (43 3)  (697 211)  (697 211)  LC_1 Logic Functioning bit
 (14 4)  (668 212)  (668 212)  routing T_13_13.lft_op_0 <X> T_13_13.lc_trk_g1_0
 (21 4)  (675 212)  (675 212)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g1_3
 (22 4)  (676 212)  (676 212)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (678 212)  (678 212)  routing T_13_13.lft_op_3 <X> T_13_13.lc_trk_g1_3
 (25 4)  (679 212)  (679 212)  routing T_13_13.wire_logic_cluster/lc_2/out <X> T_13_13.lc_trk_g1_2
 (27 4)  (681 212)  (681 212)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 212)  (683 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (686 212)  (686 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (690 212)  (690 212)  LC_2 Logic Functioning bit
 (37 4)  (691 212)  (691 212)  LC_2 Logic Functioning bit
 (38 4)  (692 212)  (692 212)  LC_2 Logic Functioning bit
 (39 4)  (693 212)  (693 212)  LC_2 Logic Functioning bit
 (44 4)  (698 212)  (698 212)  LC_2 Logic Functioning bit
 (45 4)  (699 212)  (699 212)  LC_2 Logic Functioning bit
 (15 5)  (669 213)  (669 213)  routing T_13_13.lft_op_0 <X> T_13_13.lc_trk_g1_0
 (17 5)  (671 213)  (671 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (676 213)  (676 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (684 213)  (684 213)  routing T_13_13.lc_trk_g1_2 <X> T_13_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (694 213)  (694 213)  LC_2 Logic Functioning bit
 (41 5)  (695 213)  (695 213)  LC_2 Logic Functioning bit
 (42 5)  (696 213)  (696 213)  LC_2 Logic Functioning bit
 (43 5)  (697 213)  (697 213)  LC_2 Logic Functioning bit
 (25 6)  (679 214)  (679 214)  routing T_13_13.wire_logic_cluster/lc_6/out <X> T_13_13.lc_trk_g1_6
 (29 6)  (683 214)  (683 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (684 214)  (684 214)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (686 214)  (686 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (690 214)  (690 214)  LC_3 Logic Functioning bit
 (37 6)  (691 214)  (691 214)  LC_3 Logic Functioning bit
 (38 6)  (692 214)  (692 214)  LC_3 Logic Functioning bit
 (39 6)  (693 214)  (693 214)  LC_3 Logic Functioning bit
 (44 6)  (698 214)  (698 214)  LC_3 Logic Functioning bit
 (22 7)  (676 215)  (676 215)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (684 215)  (684 215)  routing T_13_13.lc_trk_g0_6 <X> T_13_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (694 215)  (694 215)  LC_3 Logic Functioning bit
 (41 7)  (695 215)  (695 215)  LC_3 Logic Functioning bit
 (42 7)  (696 215)  (696 215)  LC_3 Logic Functioning bit
 (43 7)  (697 215)  (697 215)  LC_3 Logic Functioning bit
 (27 8)  (681 216)  (681 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (682 216)  (682 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 216)  (683 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 216)  (684 216)  routing T_13_13.lc_trk_g3_4 <X> T_13_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 216)  (686 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (690 216)  (690 216)  LC_4 Logic Functioning bit
 (37 8)  (691 216)  (691 216)  LC_4 Logic Functioning bit
 (38 8)  (692 216)  (692 216)  LC_4 Logic Functioning bit
 (39 8)  (693 216)  (693 216)  LC_4 Logic Functioning bit
 (44 8)  (698 216)  (698 216)  LC_4 Logic Functioning bit
 (45 8)  (699 216)  (699 216)  LC_4 Logic Functioning bit
 (40 9)  (694 217)  (694 217)  LC_4 Logic Functioning bit
 (41 9)  (695 217)  (695 217)  LC_4 Logic Functioning bit
 (42 9)  (696 217)  (696 217)  LC_4 Logic Functioning bit
 (43 9)  (697 217)  (697 217)  LC_4 Logic Functioning bit
 (27 10)  (681 218)  (681 218)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 218)  (683 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 218)  (686 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (690 218)  (690 218)  LC_5 Logic Functioning bit
 (37 10)  (691 218)  (691 218)  LC_5 Logic Functioning bit
 (38 10)  (692 218)  (692 218)  LC_5 Logic Functioning bit
 (39 10)  (693 218)  (693 218)  LC_5 Logic Functioning bit
 (44 10)  (698 218)  (698 218)  LC_5 Logic Functioning bit
 (30 11)  (684 219)  (684 219)  routing T_13_13.lc_trk_g1_3 <X> T_13_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (694 219)  (694 219)  LC_5 Logic Functioning bit
 (41 11)  (695 219)  (695 219)  LC_5 Logic Functioning bit
 (42 11)  (696 219)  (696 219)  LC_5 Logic Functioning bit
 (43 11)  (697 219)  (697 219)  LC_5 Logic Functioning bit
 (17 12)  (671 220)  (671 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (672 220)  (672 220)  routing T_13_13.wire_logic_cluster/lc_1/out <X> T_13_13.lc_trk_g3_1
 (27 12)  (681 220)  (681 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 220)  (683 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 220)  (684 220)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (686 220)  (686 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (690 220)  (690 220)  LC_6 Logic Functioning bit
 (37 12)  (691 220)  (691 220)  LC_6 Logic Functioning bit
 (38 12)  (692 220)  (692 220)  LC_6 Logic Functioning bit
 (39 12)  (693 220)  (693 220)  LC_6 Logic Functioning bit
 (44 12)  (698 220)  (698 220)  LC_6 Logic Functioning bit
 (45 12)  (699 220)  (699 220)  LC_6 Logic Functioning bit
 (30 13)  (684 221)  (684 221)  routing T_13_13.lc_trk_g1_6 <X> T_13_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (694 221)  (694 221)  LC_6 Logic Functioning bit
 (41 13)  (695 221)  (695 221)  LC_6 Logic Functioning bit
 (42 13)  (696 221)  (696 221)  LC_6 Logic Functioning bit
 (43 13)  (697 221)  (697 221)  LC_6 Logic Functioning bit
 (14 14)  (668 222)  (668 222)  routing T_13_13.wire_logic_cluster/lc_4/out <X> T_13_13.lc_trk_g3_4
 (29 14)  (683 222)  (683 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 222)  (686 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (690 222)  (690 222)  LC_7 Logic Functioning bit
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (38 14)  (692 222)  (692 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (44 14)  (698 222)  (698 222)  LC_7 Logic Functioning bit
 (17 15)  (671 223)  (671 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (684 223)  (684 223)  routing T_13_13.lc_trk_g0_2 <X> T_13_13.wire_logic_cluster/lc_7/in_1
 (40 15)  (694 223)  (694 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (42 15)  (696 223)  (696 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit


LogicTile_1_12

 (12 8)  (30 200)  (30 200)  routing T_1_12.sp4_v_b_8 <X> T_1_12.sp4_h_r_8
 (11 9)  (29 201)  (29 201)  routing T_1_12.sp4_v_b_8 <X> T_1_12.sp4_h_r_8


LogicTile_5_12

 (10 3)  (244 195)  (244 195)  routing T_5_12.sp4_h_l_45 <X> T_5_12.sp4_v_t_36


LogicTile_11_12

 (27 0)  (573 192)  (573 192)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (575 192)  (575 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (44 0)  (590 192)  (590 192)  LC_0 Logic Functioning bit
 (32 1)  (578 193)  (578 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (579 193)  (579 193)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.input_2_0
 (34 1)  (580 193)  (580 193)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.input_2_0
 (1 2)  (547 194)  (547 194)  routing T_11_12.glb_netwk_5 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (2 2)  (548 194)  (548 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (573 194)  (573 194)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (575 194)  (575 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (578 194)  (578 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (582 194)  (582 194)  LC_1 Logic Functioning bit
 (37 2)  (583 194)  (583 194)  LC_1 Logic Functioning bit
 (38 2)  (584 194)  (584 194)  LC_1 Logic Functioning bit
 (39 2)  (585 194)  (585 194)  LC_1 Logic Functioning bit
 (44 2)  (590 194)  (590 194)  LC_1 Logic Functioning bit
 (45 2)  (591 194)  (591 194)  LC_1 Logic Functioning bit
 (0 3)  (546 195)  (546 195)  routing T_11_12.glb_netwk_5 <X> T_11_12.wire_logic_cluster/lc_7/clk
 (40 3)  (586 195)  (586 195)  LC_1 Logic Functioning bit
 (41 3)  (587 195)  (587 195)  LC_1 Logic Functioning bit
 (42 3)  (588 195)  (588 195)  LC_1 Logic Functioning bit
 (43 3)  (589 195)  (589 195)  LC_1 Logic Functioning bit
 (17 4)  (563 196)  (563 196)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (564 196)  (564 196)  routing T_11_12.wire_logic_cluster/lc_1/out <X> T_11_12.lc_trk_g1_1
 (21 4)  (567 196)  (567 196)  routing T_11_12.wire_logic_cluster/lc_3/out <X> T_11_12.lc_trk_g1_3
 (22 4)  (568 196)  (568 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (573 196)  (573 196)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 196)  (575 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (576 196)  (576 196)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (578 196)  (578 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (582 196)  (582 196)  LC_2 Logic Functioning bit
 (37 4)  (583 196)  (583 196)  LC_2 Logic Functioning bit
 (38 4)  (584 196)  (584 196)  LC_2 Logic Functioning bit
 (39 4)  (585 196)  (585 196)  LC_2 Logic Functioning bit
 (44 4)  (590 196)  (590 196)  LC_2 Logic Functioning bit
 (14 5)  (560 197)  (560 197)  routing T_11_12.top_op_0 <X> T_11_12.lc_trk_g1_0
 (15 5)  (561 197)  (561 197)  routing T_11_12.top_op_0 <X> T_11_12.lc_trk_g1_0
 (17 5)  (563 197)  (563 197)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (30 5)  (576 197)  (576 197)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_2/in_1
 (36 5)  (582 197)  (582 197)  LC_2 Logic Functioning bit
 (37 5)  (583 197)  (583 197)  LC_2 Logic Functioning bit
 (38 5)  (584 197)  (584 197)  LC_2 Logic Functioning bit
 (39 5)  (585 197)  (585 197)  LC_2 Logic Functioning bit
 (25 6)  (571 198)  (571 198)  routing T_11_12.wire_logic_cluster/lc_6/out <X> T_11_12.lc_trk_g1_6
 (27 6)  (573 198)  (573 198)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 198)  (575 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (578 198)  (578 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (582 198)  (582 198)  LC_3 Logic Functioning bit
 (37 6)  (583 198)  (583 198)  LC_3 Logic Functioning bit
 (38 6)  (584 198)  (584 198)  LC_3 Logic Functioning bit
 (39 6)  (585 198)  (585 198)  LC_3 Logic Functioning bit
 (44 6)  (590 198)  (590 198)  LC_3 Logic Functioning bit
 (45 6)  (591 198)  (591 198)  LC_3 Logic Functioning bit
 (22 7)  (568 199)  (568 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (576 199)  (576 199)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (586 199)  (586 199)  LC_3 Logic Functioning bit
 (41 7)  (587 199)  (587 199)  LC_3 Logic Functioning bit
 (42 7)  (588 199)  (588 199)  LC_3 Logic Functioning bit
 (43 7)  (589 199)  (589 199)  LC_3 Logic Functioning bit
 (28 8)  (574 200)  (574 200)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (575 200)  (575 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (576 200)  (576 200)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (578 200)  (578 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (583 200)  (583 200)  LC_4 Logic Functioning bit
 (39 8)  (585 200)  (585 200)  LC_4 Logic Functioning bit
 (41 8)  (587 200)  (587 200)  LC_4 Logic Functioning bit
 (43 8)  (589 200)  (589 200)  LC_4 Logic Functioning bit
 (37 9)  (583 201)  (583 201)  LC_4 Logic Functioning bit
 (39 9)  (585 201)  (585 201)  LC_4 Logic Functioning bit
 (41 9)  (587 201)  (587 201)  LC_4 Logic Functioning bit
 (43 9)  (589 201)  (589 201)  LC_4 Logic Functioning bit
 (17 10)  (563 202)  (563 202)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (564 202)  (564 202)  routing T_11_12.wire_logic_cluster/lc_5/out <X> T_11_12.lc_trk_g2_5
 (26 10)  (572 202)  (572 202)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (573 202)  (573 202)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (574 202)  (574 202)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (575 202)  (575 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 202)  (576 202)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 202)  (578 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 202)  (579 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (34 10)  (580 202)  (580 202)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_5/in_3
 (36 10)  (582 202)  (582 202)  LC_5 Logic Functioning bit
 (37 10)  (583 202)  (583 202)  LC_5 Logic Functioning bit
 (42 10)  (588 202)  (588 202)  LC_5 Logic Functioning bit
 (43 10)  (589 202)  (589 202)  LC_5 Logic Functioning bit
 (45 10)  (591 202)  (591 202)  LC_5 Logic Functioning bit
 (50 10)  (596 202)  (596 202)  Cascade bit: LH_LC05_inmux02_5

 (26 11)  (572 203)  (572 203)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 203)  (573 203)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 203)  (575 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (576 203)  (576 203)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.wire_logic_cluster/lc_5/in_1
 (37 11)  (583 203)  (583 203)  LC_5 Logic Functioning bit
 (42 11)  (588 203)  (588 203)  LC_5 Logic Functioning bit
 (43 11)  (589 203)  (589 203)  LC_5 Logic Functioning bit
 (15 12)  (561 204)  (561 204)  routing T_11_12.rgt_op_1 <X> T_11_12.lc_trk_g3_1
 (17 12)  (563 204)  (563 204)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (564 204)  (564 204)  routing T_11_12.rgt_op_1 <X> T_11_12.lc_trk_g3_1
 (25 12)  (571 204)  (571 204)  routing T_11_12.wire_logic_cluster/lc_2/out <X> T_11_12.lc_trk_g3_2
 (27 12)  (573 204)  (573 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (574 204)  (574 204)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (575 204)  (575 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (577 204)  (577 204)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 12)  (578 204)  (578 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (580 204)  (580 204)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (581 204)  (581 204)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_6
 (37 12)  (583 204)  (583 204)  LC_6 Logic Functioning bit
 (39 12)  (585 204)  (585 204)  LC_6 Logic Functioning bit
 (41 12)  (587 204)  (587 204)  LC_6 Logic Functioning bit
 (45 12)  (591 204)  (591 204)  LC_6 Logic Functioning bit
 (22 13)  (568 205)  (568 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (573 205)  (573 205)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (28 13)  (574 205)  (574 205)  routing T_11_12.lc_trk_g3_1 <X> T_11_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (575 205)  (575 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (576 205)  (576 205)  routing T_11_12.lc_trk_g3_2 <X> T_11_12.wire_logic_cluster/lc_6/in_1
 (31 13)  (577 205)  (577 205)  routing T_11_12.lc_trk_g1_6 <X> T_11_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (578 205)  (578 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_7 input_2_6
 (33 13)  (579 205)  (579 205)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_6
 (34 13)  (580 205)  (580 205)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_6
 (35 13)  (581 205)  (581 205)  routing T_11_12.lc_trk_g3_7 <X> T_11_12.input_2_6
 (37 13)  (583 205)  (583 205)  LC_6 Logic Functioning bit
 (39 13)  (585 205)  (585 205)  LC_6 Logic Functioning bit
 (41 13)  (587 205)  (587 205)  LC_6 Logic Functioning bit
 (43 13)  (589 205)  (589 205)  LC_6 Logic Functioning bit
 (21 14)  (567 206)  (567 206)  routing T_11_12.wire_logic_cluster/lc_7/out <X> T_11_12.lc_trk_g3_7
 (22 14)  (568 206)  (568 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (573 206)  (573 206)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (575 206)  (575 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (578 206)  (578 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (580 206)  (580 206)  routing T_11_12.lc_trk_g1_1 <X> T_11_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (581 206)  (581 206)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.input_2_7
 (27 15)  (573 207)  (573 207)  routing T_11_12.lc_trk_g1_0 <X> T_11_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (575 207)  (575 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (576 207)  (576 207)  routing T_11_12.lc_trk_g1_3 <X> T_11_12.wire_logic_cluster/lc_7/in_1
 (32 15)  (578 207)  (578 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_5 input_2_7
 (33 15)  (579 207)  (579 207)  routing T_11_12.lc_trk_g2_5 <X> T_11_12.input_2_7
 (37 15)  (583 207)  (583 207)  LC_7 Logic Functioning bit


LogicTile_12_12

 (15 0)  (615 192)  (615 192)  routing T_12_12.lft_op_1 <X> T_12_12.lc_trk_g0_1
 (17 0)  (617 192)  (617 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (618 192)  (618 192)  routing T_12_12.lft_op_1 <X> T_12_12.lc_trk_g0_1
 (21 0)  (621 192)  (621 192)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g0_3
 (22 0)  (622 192)  (622 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (624 192)  (624 192)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g0_3
 (26 0)  (626 192)  (626 192)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 0)  (629 192)  (629 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (632 192)  (632 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (637 192)  (637 192)  LC_0 Logic Functioning bit
 (39 0)  (639 192)  (639 192)  LC_0 Logic Functioning bit
 (27 1)  (627 193)  (627 193)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 193)  (629 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (631 193)  (631 193)  routing T_12_12.lc_trk_g0_3 <X> T_12_12.wire_logic_cluster/lc_0/in_3
 (1 2)  (601 194)  (601 194)  routing T_12_12.glb_netwk_5 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (2 2)  (602 194)  (602 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (14 2)  (614 194)  (614 194)  routing T_12_12.wire_logic_cluster/lc_4/out <X> T_12_12.lc_trk_g0_4
 (32 2)  (632 194)  (632 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (633 194)  (633 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (34 2)  (634 194)  (634 194)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_1/in_3
 (40 2)  (640 194)  (640 194)  LC_1 Logic Functioning bit
 (41 2)  (641 194)  (641 194)  LC_1 Logic Functioning bit
 (42 2)  (642 194)  (642 194)  LC_1 Logic Functioning bit
 (43 2)  (643 194)  (643 194)  LC_1 Logic Functioning bit
 (45 2)  (645 194)  (645 194)  LC_1 Logic Functioning bit
 (0 3)  (600 195)  (600 195)  routing T_12_12.glb_netwk_5 <X> T_12_12.wire_logic_cluster/lc_7/clk
 (17 3)  (617 195)  (617 195)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (40 3)  (640 195)  (640 195)  LC_1 Logic Functioning bit
 (41 3)  (641 195)  (641 195)  LC_1 Logic Functioning bit
 (42 3)  (642 195)  (642 195)  LC_1 Logic Functioning bit
 (43 3)  (643 195)  (643 195)  LC_1 Logic Functioning bit
 (14 4)  (614 196)  (614 196)  routing T_12_12.wire_logic_cluster/lc_0/out <X> T_12_12.lc_trk_g1_0
 (21 4)  (621 196)  (621 196)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g1_3
 (22 4)  (622 196)  (622 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (624 196)  (624 196)  routing T_12_12.lft_op_3 <X> T_12_12.lc_trk_g1_3
 (29 4)  (629 196)  (629 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (31 4)  (631 196)  (631 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 4)  (632 196)  (632 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (634 196)  (634 196)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (635 196)  (635 196)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_2
 (40 4)  (640 196)  (640 196)  LC_2 Logic Functioning bit
 (17 5)  (617 197)  (617 197)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (626 197)  (626 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (627 197)  (627 197)  routing T_12_12.lc_trk_g1_3 <X> T_12_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 197)  (629 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (631 197)  (631 197)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (632 197)  (632 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_5 input_2_2
 (34 5)  (634 197)  (634 197)  routing T_12_12.lc_trk_g1_5 <X> T_12_12.input_2_2
 (15 6)  (615 198)  (615 198)  routing T_12_12.lft_op_5 <X> T_12_12.lc_trk_g1_5
 (17 6)  (617 198)  (617 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (618 198)  (618 198)  routing T_12_12.lft_op_5 <X> T_12_12.lc_trk_g1_5
 (25 6)  (625 198)  (625 198)  routing T_12_12.lft_op_6 <X> T_12_12.lc_trk_g1_6
 (26 6)  (626 198)  (626 198)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (627 198)  (627 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (628 198)  (628 198)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 198)  (629 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (632 198)  (632 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 198)  (633 198)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_3/in_3
 (22 7)  (622 199)  (622 199)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (624 199)  (624 199)  routing T_12_12.lft_op_6 <X> T_12_12.lc_trk_g1_6
 (26 7)  (626 199)  (626 199)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 199)  (627 199)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 199)  (629 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (636 199)  (636 199)  LC_3 Logic Functioning bit
 (38 7)  (638 199)  (638 199)  LC_3 Logic Functioning bit
 (40 7)  (640 199)  (640 199)  LC_3 Logic Functioning bit
 (42 7)  (642 199)  (642 199)  LC_3 Logic Functioning bit
 (26 8)  (626 200)  (626 200)  routing T_12_12.lc_trk_g0_4 <X> T_12_12.wire_logic_cluster/lc_4/in_0
 (27 8)  (627 200)  (627 200)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 200)  (629 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (630 200)  (630 200)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (632 200)  (632 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (634 200)  (634 200)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_4/in_3
 (37 8)  (637 200)  (637 200)  LC_4 Logic Functioning bit
 (38 8)  (638 200)  (638 200)  LC_4 Logic Functioning bit
 (41 8)  (641 200)  (641 200)  LC_4 Logic Functioning bit
 (43 8)  (643 200)  (643 200)  LC_4 Logic Functioning bit
 (45 8)  (645 200)  (645 200)  LC_4 Logic Functioning bit
 (46 8)  (646 200)  (646 200)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (50 8)  (650 200)  (650 200)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (651 200)  (651 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (14 9)  (614 201)  (614 201)  routing T_12_12.tnl_op_0 <X> T_12_12.lc_trk_g2_0
 (15 9)  (615 201)  (615 201)  routing T_12_12.tnl_op_0 <X> T_12_12.lc_trk_g2_0
 (17 9)  (617 201)  (617 201)  Enable bit of Mux _local_links/g2_mux_0 => tnl_op_0 lc_trk_g2_0
 (29 9)  (629 201)  (629 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (630 201)  (630 201)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_4/in_1
 (37 9)  (637 201)  (637 201)  LC_4 Logic Functioning bit
 (39 9)  (639 201)  (639 201)  LC_4 Logic Functioning bit
 (40 9)  (640 201)  (640 201)  LC_4 Logic Functioning bit
 (42 9)  (642 201)  (642 201)  LC_4 Logic Functioning bit
 (21 10)  (621 202)  (621 202)  routing T_12_12.wire_logic_cluster/lc_7/out <X> T_12_12.lc_trk_g2_7
 (22 10)  (622 202)  (622 202)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (626 202)  (626 202)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 202)  (627 202)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (628 202)  (628 202)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 202)  (629 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (632 202)  (632 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 202)  (633 202)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_5/in_3
 (26 11)  (626 203)  (626 203)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (27 11)  (627 203)  (627 203)  routing T_12_12.lc_trk_g1_6 <X> T_12_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 203)  (629 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (40 11)  (640 203)  (640 203)  LC_5 Logic Functioning bit
 (42 11)  (642 203)  (642 203)  LC_5 Logic Functioning bit
 (17 12)  (617 204)  (617 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (618 204)  (618 204)  routing T_12_12.wire_logic_cluster/lc_1/out <X> T_12_12.lc_trk_g3_1
 (25 12)  (625 204)  (625 204)  routing T_12_12.wire_logic_cluster/lc_2/out <X> T_12_12.lc_trk_g3_2
 (28 12)  (628 204)  (628 204)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (629 204)  (629 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (630 204)  (630 204)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (632 204)  (632 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (634 204)  (634 204)  routing T_12_12.lc_trk_g1_0 <X> T_12_12.wire_logic_cluster/lc_6/in_3
 (36 12)  (636 204)  (636 204)  LC_6 Logic Functioning bit
 (37 12)  (637 204)  (637 204)  LC_6 Logic Functioning bit
 (38 12)  (638 204)  (638 204)  LC_6 Logic Functioning bit
 (41 12)  (641 204)  (641 204)  LC_6 Logic Functioning bit
 (43 12)  (643 204)  (643 204)  LC_6 Logic Functioning bit
 (50 12)  (650 204)  (650 204)  Cascade bit: LH_LC06_inmux02_5

 (22 13)  (622 205)  (622 205)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (630 205)  (630 205)  routing T_12_12.lc_trk_g2_7 <X> T_12_12.wire_logic_cluster/lc_6/in_1
 (36 13)  (636 205)  (636 205)  LC_6 Logic Functioning bit
 (37 13)  (637 205)  (637 205)  LC_6 Logic Functioning bit
 (38 13)  (638 205)  (638 205)  LC_6 Logic Functioning bit
 (41 13)  (641 205)  (641 205)  LC_6 Logic Functioning bit
 (43 13)  (643 205)  (643 205)  LC_6 Logic Functioning bit
 (27 14)  (627 206)  (627 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (628 206)  (628 206)  routing T_12_12.lc_trk_g3_1 <X> T_12_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 206)  (629 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (632 206)  (632 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (633 206)  (633 206)  routing T_12_12.lc_trk_g2_0 <X> T_12_12.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 206)  (636 206)  LC_7 Logic Functioning bit
 (37 14)  (637 206)  (637 206)  LC_7 Logic Functioning bit
 (42 14)  (642 206)  (642 206)  LC_7 Logic Functioning bit
 (43 14)  (643 206)  (643 206)  LC_7 Logic Functioning bit
 (45 14)  (645 206)  (645 206)  LC_7 Logic Functioning bit
 (50 14)  (650 206)  (650 206)  Cascade bit: LH_LC07_inmux02_5

 (52 14)  (652 206)  (652 206)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (26 15)  (626 207)  (626 207)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (627 207)  (627 207)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (628 207)  (628 207)  routing T_12_12.lc_trk_g3_2 <X> T_12_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 207)  (629 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 207)  (636 207)  LC_7 Logic Functioning bit
 (37 15)  (637 207)  (637 207)  LC_7 Logic Functioning bit
 (43 15)  (643 207)  (643 207)  LC_7 Logic Functioning bit
 (46 15)  (646 207)  (646 207)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


LogicTile_13_12

 (31 2)  (685 194)  (685 194)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (690 194)  (690 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (40 2)  (694 194)  (694 194)  LC_1 Logic Functioning bit
 (41 2)  (695 194)  (695 194)  LC_1 Logic Functioning bit
 (42 2)  (696 194)  (696 194)  LC_1 Logic Functioning bit
 (43 2)  (697 194)  (697 194)  LC_1 Logic Functioning bit
 (47 2)  (701 194)  (701 194)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (22 3)  (676 195)  (676 195)  Enable bit of Mux _local_links/g0_mux_6 => sp4_r_v_b_30 lc_trk_g0_6
 (25 3)  (679 195)  (679 195)  routing T_13_12.sp4_r_v_b_30 <X> T_13_12.lc_trk_g0_6
 (28 3)  (682 195)  (682 195)  routing T_13_12.lc_trk_g2_1 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 195)  (685 195)  routing T_13_12.lc_trk_g0_6 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (40 3)  (694 195)  (694 195)  LC_1 Logic Functioning bit
 (41 3)  (695 195)  (695 195)  LC_1 Logic Functioning bit
 (42 3)  (696 195)  (696 195)  LC_1 Logic Functioning bit
 (43 3)  (697 195)  (697 195)  LC_1 Logic Functioning bit
 (15 8)  (669 200)  (669 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (16 8)  (670 200)  (670 200)  routing T_13_12.sp4_v_t_28 <X> T_13_12.lc_trk_g2_1
 (17 8)  (671 200)  (671 200)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1


LogicTile_14_12

 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 192)  (740 192)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 192)  (744 192)  LC_0 Logic Functioning bit
 (37 0)  (745 192)  (745 192)  LC_0 Logic Functioning bit
 (38 0)  (746 192)  (746 192)  LC_0 Logic Functioning bit
 (39 0)  (747 192)  (747 192)  LC_0 Logic Functioning bit
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (46 0)  (754 192)  (754 192)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (30 1)  (738 193)  (738 193)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (40 1)  (748 193)  (748 193)  LC_0 Logic Functioning bit
 (41 1)  (749 193)  (749 193)  LC_0 Logic Functioning bit
 (42 1)  (750 193)  (750 193)  LC_0 Logic Functioning bit
 (43 1)  (751 193)  (751 193)  LC_0 Logic Functioning bit
 (49 1)  (757 193)  (757 193)  Carry_In_Mux bit 

 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (21 4)  (729 196)  (729 196)  routing T_14_12.wire_logic_cluster/lc_3/out <X> T_14_12.lc_trk_g1_3
 (22 4)  (730 196)  (730 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 196)  (736 196)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g3_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (11 6)  (719 198)  (719 198)  routing T_14_12.sp4_h_l_37 <X> T_14_12.sp4_v_t_40
 (21 6)  (729 198)  (729 198)  routing T_14_12.wire_logic_cluster/lc_7/out <X> T_14_12.lc_trk_g1_7
 (22 6)  (730 198)  (730 198)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 198)  (735 198)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (45 6)  (753 198)  (753 198)  LC_3 Logic Functioning bit
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g1_3 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 199)  (748 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 200)  (736 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (40 9)  (748 201)  (748 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (53 9)  (761 201)  (761 201)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (15 10)  (723 202)  (723 202)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g2_5
 (17 10)  (725 202)  (725 202)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (726 202)  (726 202)  routing T_14_12.rgt_op_5 <X> T_14_12.lc_trk_g2_5
 (27 10)  (735 202)  (735 202)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 202)  (736 202)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 202)  (737 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (37 10)  (745 202)  (745 202)  LC_5 Logic Functioning bit
 (38 10)  (746 202)  (746 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (44 10)  (752 202)  (752 202)  LC_5 Logic Functioning bit
 (30 11)  (738 203)  (738 203)  routing T_14_12.lc_trk_g3_3 <X> T_14_12.wire_logic_cluster/lc_5/in_1
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (41 11)  (749 203)  (749 203)  LC_5 Logic Functioning bit
 (42 11)  (750 203)  (750 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (21 12)  (729 204)  (729 204)  routing T_14_12.rgt_op_3 <X> T_14_12.lc_trk_g3_3
 (22 12)  (730 204)  (730 204)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (732 204)  (732 204)  routing T_14_12.rgt_op_3 <X> T_14_12.lc_trk_g3_3
 (25 12)  (733 204)  (733 204)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g3_2
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g2_5 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (44 12)  (752 204)  (752 204)  LC_6 Logic Functioning bit
 (22 13)  (730 205)  (730 205)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 205)  (732 205)  routing T_14_12.rgt_op_2 <X> T_14_12.lc_trk_g3_2
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (14 14)  (722 206)  (722 206)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (25 14)  (733 206)  (733 206)  routing T_14_12.rgt_op_6 <X> T_14_12.lc_trk_g3_6
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (41 14)  (749 206)  (749 206)  LC_7 Logic Functioning bit
 (43 14)  (751 206)  (751 206)  LC_7 Logic Functioning bit
 (45 14)  (753 206)  (753 206)  LC_7 Logic Functioning bit
 (15 15)  (723 207)  (723 207)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => rgt_op_6 lc_trk_g3_6
 (24 15)  (732 207)  (732 207)  routing T_14_12.rgt_op_6 <X> T_14_12.lc_trk_g3_6
 (30 15)  (738 207)  (738 207)  routing T_14_12.lc_trk_g1_7 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 207)  (745 207)  LC_7 Logic Functioning bit
 (39 15)  (747 207)  (747 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (17 0)  (779 192)  (779 192)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 192)  (780 192)  routing T_15_12.wire_logic_cluster/lc_1/out <X> T_15_12.lc_trk_g0_1
 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 192)  (786 192)  routing T_15_12.bot_op_3 <X> T_15_12.lc_trk_g0_3
 (25 0)  (787 192)  (787 192)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g0_2
 (26 0)  (788 192)  (788 192)  routing T_15_12.lc_trk_g0_4 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 192)  (789 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 192)  (790 192)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (15 1)  (777 193)  (777 193)  routing T_15_12.bot_op_0 <X> T_15_12.lc_trk_g0_0
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.lft_op_2 <X> T_15_12.lc_trk_g0_2
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 193)  (792 193)  routing T_15_12.lc_trk_g3_2 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 193)  (793 193)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (40 1)  (802 193)  (802 193)  LC_0 Logic Functioning bit
 (42 1)  (804 193)  (804 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 194)  (777 194)  routing T_15_12.bot_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (25 2)  (787 194)  (787 194)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_1 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (50 2)  (812 194)  (812 194)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (15 3)  (777 195)  (777 195)  routing T_15_12.bot_op_4 <X> T_15_12.lc_trk_g0_4
 (17 3)  (779 195)  (779 195)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g1_3 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (52 3)  (814 195)  (814 195)  Enable bit of Mux _out_links/OutMux9_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_3
 (15 4)  (777 196)  (777 196)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g1_1
 (17 4)  (779 196)  (779 196)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 196)  (780 196)  routing T_15_12.lft_op_1 <X> T_15_12.lc_trk_g1_1
 (21 4)  (783 196)  (783 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (22 4)  (784 196)  (784 196)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 196)  (786 196)  routing T_15_12.lft_op_3 <X> T_15_12.lc_trk_g1_3
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g1_0 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (38 4)  (800 196)  (800 196)  LC_2 Logic Functioning bit
 (41 4)  (803 196)  (803 196)  LC_2 Logic Functioning bit
 (43 4)  (805 196)  (805 196)  LC_2 Logic Functioning bit
 (45 4)  (807 196)  (807 196)  LC_2 Logic Functioning bit
 (50 4)  (812 196)  (812 196)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 197)  (777 197)  routing T_15_12.bot_op_0 <X> T_15_12.lc_trk_g1_0
 (17 5)  (779 197)  (779 197)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.bot_op_2 <X> T_15_12.lc_trk_g1_2
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (37 5)  (799 197)  (799 197)  LC_2 Logic Functioning bit
 (39 5)  (801 197)  (801 197)  LC_2 Logic Functioning bit
 (40 5)  (802 197)  (802 197)  LC_2 Logic Functioning bit
 (42 5)  (804 197)  (804 197)  LC_2 Logic Functioning bit
 (15 6)  (777 198)  (777 198)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g1_5
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.lft_op_5 <X> T_15_12.lc_trk_g1_5
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (26 7)  (788 199)  (788 199)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_3 wire_logic_cluster/lc_3/in_0
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (37 8)  (799 200)  (799 200)  LC_4 Logic Functioning bit
 (42 8)  (804 200)  (804 200)  LC_4 Logic Functioning bit
 (43 8)  (805 200)  (805 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (29 9)  (791 201)  (791 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 201)  (793 201)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (794 201)  (794 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (795 201)  (795 201)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_4
 (34 9)  (796 201)  (796 201)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.input_2_4
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (37 9)  (799 201)  (799 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (43 9)  (805 201)  (805 201)  LC_4 Logic Functioning bit
 (11 10)  (773 202)  (773 202)  routing T_15_12.sp4_h_l_38 <X> T_15_12.sp4_v_t_45
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_3
 (37 10)  (799 202)  (799 202)  LC_5 Logic Functioning bit
 (38 10)  (800 202)  (800 202)  LC_5 Logic Functioning bit
 (39 10)  (801 202)  (801 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (26 11)  (788 203)  (788 203)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 203)  (793 203)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (798 203)  (798 203)  LC_5 Logic Functioning bit
 (37 11)  (799 203)  (799 203)  LC_5 Logic Functioning bit
 (38 11)  (800 203)  (800 203)  LC_5 Logic Functioning bit
 (39 11)  (801 203)  (801 203)  LC_5 Logic Functioning bit
 (15 12)  (777 204)  (777 204)  routing T_15_12.sp4_v_t_28 <X> T_15_12.lc_trk_g3_1
 (16 12)  (778 204)  (778 204)  routing T_15_12.sp4_v_t_28 <X> T_15_12.lc_trk_g3_1
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (787 204)  (787 204)  routing T_15_12.bnl_op_2 <X> T_15_12.lc_trk_g3_2
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (797 204)  (797 204)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.input_2_6
 (37 12)  (799 204)  (799 204)  LC_6 Logic Functioning bit
 (42 12)  (804 204)  (804 204)  LC_6 Logic Functioning bit
 (43 12)  (805 204)  (805 204)  LC_6 Logic Functioning bit
 (45 12)  (807 204)  (807 204)  LC_6 Logic Functioning bit
 (22 13)  (784 205)  (784 205)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (787 205)  (787 205)  routing T_15_12.bnl_op_2 <X> T_15_12.lc_trk_g3_2
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 205)  (793 205)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_5 input_2_6
 (33 13)  (795 205)  (795 205)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.input_2_6
 (34 13)  (796 205)  (796 205)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.input_2_6
 (36 13)  (798 205)  (798 205)  LC_6 Logic Functioning bit
 (37 13)  (799 205)  (799 205)  LC_6 Logic Functioning bit
 (42 13)  (804 205)  (804 205)  LC_6 Logic Functioning bit
 (43 13)  (805 205)  (805 205)  LC_6 Logic Functioning bit
 (15 14)  (777 206)  (777 206)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g3_5
 (16 14)  (778 206)  (778 206)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (18 15)  (780 207)  (780 207)  routing T_15_12.sp4_h_l_16 <X> T_15_12.lc_trk_g3_5


LogicTile_20_12

 (3 13)  (1039 205)  (1039 205)  routing T_20_12.sp12_h_l_22 <X> T_20_12.sp12_h_r_1


LogicTile_32_12

 (3 9)  (1675 201)  (1675 201)  routing T_32_12.sp12_h_l_22 <X> T_32_12.sp12_v_b_1


IO_Tile_0_11

 (17 1)  (0 177)  (0 177)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



LogicTile_10_11

 (2 12)  (494 188)  (494 188)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_13_11

 (10 7)  (664 183)  (664 183)  routing T_13_11.sp4_h_l_46 <X> T_13_11.sp4_v_t_41


LogicTile_14_11

 (27 0)  (735 176)  (735 176)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 176)  (736 176)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (35 0)  (743 176)  (743 176)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_0
 (44 0)  (752 176)  (752 176)  LC_0 Logic Functioning bit
 (30 1)  (738 177)  (738 177)  routing T_14_11.lc_trk_g3_2 <X> T_14_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (741 177)  (741 177)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_0
 (35 1)  (743 177)  (743 177)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_0
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 178)  (744 178)  LC_1 Logic Functioning bit
 (37 2)  (745 178)  (745 178)  LC_1 Logic Functioning bit
 (38 2)  (746 178)  (746 178)  LC_1 Logic Functioning bit
 (39 2)  (747 178)  (747 178)  LC_1 Logic Functioning bit
 (44 2)  (752 178)  (752 178)  LC_1 Logic Functioning bit
 (45 2)  (753 178)  (753 178)  LC_1 Logic Functioning bit
 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (40 3)  (748 179)  (748 179)  LC_1 Logic Functioning bit
 (41 3)  (749 179)  (749 179)  LC_1 Logic Functioning bit
 (42 3)  (750 179)  (750 179)  LC_1 Logic Functioning bit
 (43 3)  (751 179)  (751 179)  LC_1 Logic Functioning bit
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (726 180)  (726 180)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g1_1
 (21 4)  (729 180)  (729 180)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g1_3
 (22 4)  (730 180)  (730 180)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 180)  (733 180)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g1_2
 (27 4)  (735 180)  (735 180)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 180)  (744 180)  LC_2 Logic Functioning bit
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (44 4)  (752 180)  (752 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 181)  (748 181)  LC_2 Logic Functioning bit
 (41 5)  (749 181)  (749 181)  LC_2 Logic Functioning bit
 (42 5)  (750 181)  (750 181)  LC_2 Logic Functioning bit
 (43 5)  (751 181)  (751 181)  LC_2 Logic Functioning bit
 (25 6)  (733 182)  (733 182)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g1_6
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (37 6)  (745 182)  (745 182)  LC_3 Logic Functioning bit
 (38 6)  (746 182)  (746 182)  LC_3 Logic Functioning bit
 (39 6)  (747 182)  (747 182)  LC_3 Logic Functioning bit
 (44 6)  (752 182)  (752 182)  LC_3 Logic Functioning bit
 (45 6)  (753 182)  (753 182)  LC_3 Logic Functioning bit
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (738 183)  (738 183)  routing T_14_11.lc_trk_g1_3 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 183)  (748 183)  LC_3 Logic Functioning bit
 (41 7)  (749 183)  (749 183)  LC_3 Logic Functioning bit
 (42 7)  (750 183)  (750 183)  LC_3 Logic Functioning bit
 (43 7)  (751 183)  (751 183)  LC_3 Logic Functioning bit
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 184)  (736 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 184)  (738 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 184)  (744 184)  LC_4 Logic Functioning bit
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (38 8)  (746 184)  (746 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (44 8)  (752 184)  (752 184)  LC_4 Logic Functioning bit
 (40 9)  (748 185)  (748 185)  LC_4 Logic Functioning bit
 (41 9)  (749 185)  (749 185)  LC_4 Logic Functioning bit
 (42 9)  (750 185)  (750 185)  LC_4 Logic Functioning bit
 (43 9)  (751 185)  (751 185)  LC_4 Logic Functioning bit
 (25 10)  (733 186)  (733 186)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g2_6
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 186)  (744 186)  LC_5 Logic Functioning bit
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (38 10)  (746 186)  (746 186)  LC_5 Logic Functioning bit
 (39 10)  (747 186)  (747 186)  LC_5 Logic Functioning bit
 (44 10)  (752 186)  (752 186)  LC_5 Logic Functioning bit
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.rgt_op_6 <X> T_14_11.lc_trk_g2_6
 (40 11)  (748 187)  (748 187)  LC_5 Logic Functioning bit
 (41 11)  (749 187)  (749 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (43 11)  (751 187)  (751 187)  LC_5 Logic Functioning bit
 (15 12)  (723 188)  (723 188)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g3_1
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.rgt_op_1 <X> T_14_11.lc_trk_g3_1
 (25 12)  (733 188)  (733 188)  routing T_14_11.rgt_op_2 <X> T_14_11.lc_trk_g3_2
 (27 12)  (735 188)  (735 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 188)  (738 188)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 188)  (744 188)  LC_6 Logic Functioning bit
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (44 12)  (752 188)  (752 188)  LC_6 Logic Functioning bit
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (22 13)  (730 189)  (730 189)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (732 189)  (732 189)  routing T_14_11.rgt_op_2 <X> T_14_11.lc_trk_g3_2
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 189)  (748 189)  LC_6 Logic Functioning bit
 (41 13)  (749 189)  (749 189)  LC_6 Logic Functioning bit
 (42 13)  (750 189)  (750 189)  LC_6 Logic Functioning bit
 (43 13)  (751 189)  (751 189)  LC_6 Logic Functioning bit
 (14 14)  (722 190)  (722 190)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (21 14)  (729 190)  (729 190)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g3_7
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (735 190)  (735 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 190)  (738 190)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 190)  (744 190)  LC_7 Logic Functioning bit
 (37 14)  (745 190)  (745 190)  LC_7 Logic Functioning bit
 (38 14)  (746 190)  (746 190)  LC_7 Logic Functioning bit
 (39 14)  (747 190)  (747 190)  LC_7 Logic Functioning bit
 (44 14)  (752 190)  (752 190)  LC_7 Logic Functioning bit
 (45 14)  (753 190)  (753 190)  LC_7 Logic Functioning bit
 (15 15)  (723 191)  (723 191)  routing T_14_11.rgt_op_4 <X> T_14_11.lc_trk_g3_4
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (30 15)  (738 191)  (738 191)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (40 15)  (748 191)  (748 191)  LC_7 Logic Functioning bit
 (41 15)  (749 191)  (749 191)  LC_7 Logic Functioning bit
 (42 15)  (750 191)  (750 191)  LC_7 Logic Functioning bit
 (43 15)  (751 191)  (751 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (14 0)  (776 176)  (776 176)  routing T_15_11.wire_logic_cluster/lc_0/out <X> T_15_11.lc_trk_g0_0
 (15 0)  (777 176)  (777 176)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g0_1
 (17 0)  (779 176)  (779 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (784 176)  (784 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (786 176)  (786 176)  routing T_15_11.top_op_3 <X> T_15_11.lc_trk_g0_3
 (26 0)  (788 176)  (788 176)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 176)  (789 176)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 176)  (791 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 176)  (792 176)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 176)  (794 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 176)  (795 176)  routing T_15_11.lc_trk_g2_1 <X> T_15_11.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 176)  (798 176)  LC_0 Logic Functioning bit
 (17 1)  (779 177)  (779 177)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (18 1)  (780 177)  (780 177)  routing T_15_11.top_op_1 <X> T_15_11.lc_trk_g0_1
 (21 1)  (783 177)  (783 177)  routing T_15_11.top_op_3 <X> T_15_11.lc_trk_g0_3
 (22 1)  (784 177)  (784 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 177)  (786 177)  routing T_15_11.top_op_2 <X> T_15_11.lc_trk_g0_2
 (25 1)  (787 177)  (787 177)  routing T_15_11.top_op_2 <X> T_15_11.lc_trk_g0_2
 (29 1)  (791 177)  (791 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 177)  (792 177)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 177)  (794 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (797 177)  (797 177)  routing T_15_11.lc_trk_g0_2 <X> T_15_11.input_2_0
 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 178)  (777 178)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g0_5
 (17 2)  (779 178)  (779 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (783 178)  (783 178)  routing T_15_11.lft_op_7 <X> T_15_11.lc_trk_g0_7
 (22 2)  (784 178)  (784 178)  Enable bit of Mux _local_links/g0_mux_7 => lft_op_7 lc_trk_g0_7
 (24 2)  (786 178)  (786 178)  routing T_15_11.lft_op_7 <X> T_15_11.lc_trk_g0_7
 (25 2)  (787 178)  (787 178)  routing T_15_11.lft_op_6 <X> T_15_11.lc_trk_g0_6
 (28 2)  (790 178)  (790 178)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 178)  (791 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 178)  (792 178)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 178)  (793 178)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 178)  (794 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 178)  (796 178)  routing T_15_11.lc_trk_g1_5 <X> T_15_11.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 178)  (799 178)  LC_1 Logic Functioning bit
 (38 2)  (800 178)  (800 178)  LC_1 Logic Functioning bit
 (39 2)  (801 178)  (801 178)  LC_1 Logic Functioning bit
 (45 2)  (807 178)  (807 178)  LC_1 Logic Functioning bit
 (50 2)  (812 178)  (812 178)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (14 3)  (776 179)  (776 179)  routing T_15_11.top_op_4 <X> T_15_11.lc_trk_g0_4
 (15 3)  (777 179)  (777 179)  routing T_15_11.top_op_4 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (18 3)  (780 179)  (780 179)  routing T_15_11.top_op_5 <X> T_15_11.lc_trk_g0_5
 (22 3)  (784 179)  (784 179)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 179)  (786 179)  routing T_15_11.lft_op_6 <X> T_15_11.lc_trk_g0_6
 (26 3)  (788 179)  (788 179)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 179)  (790 179)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 179)  (791 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 179)  (792 179)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 179)  (798 179)  LC_1 Logic Functioning bit
 (37 3)  (799 179)  (799 179)  LC_1 Logic Functioning bit
 (38 3)  (800 179)  (800 179)  LC_1 Logic Functioning bit
 (39 3)  (801 179)  (801 179)  LC_1 Logic Functioning bit
 (15 4)  (777 180)  (777 180)  routing T_15_11.lft_op_1 <X> T_15_11.lc_trk_g1_1
 (17 4)  (779 180)  (779 180)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (780 180)  (780 180)  routing T_15_11.lft_op_1 <X> T_15_11.lc_trk_g1_1
 (21 4)  (783 180)  (783 180)  routing T_15_11.lft_op_3 <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 180)  (786 180)  routing T_15_11.lft_op_3 <X> T_15_11.lc_trk_g1_3
 (29 4)  (791 180)  (791 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 180)  (794 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 180)  (795 180)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (39 4)  (801 180)  (801 180)  LC_2 Logic Functioning bit
 (40 4)  (802 180)  (802 180)  LC_2 Logic Functioning bit
 (41 4)  (803 180)  (803 180)  LC_2 Logic Functioning bit
 (45 4)  (807 180)  (807 180)  LC_2 Logic Functioning bit
 (29 5)  (791 181)  (791 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (793 181)  (793 181)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 181)  (794 181)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (795 181)  (795 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.input_2_2
 (35 5)  (797 181)  (797 181)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.input_2_2
 (38 5)  (800 181)  (800 181)  LC_2 Logic Functioning bit
 (39 5)  (801 181)  (801 181)  LC_2 Logic Functioning bit
 (40 5)  (802 181)  (802 181)  LC_2 Logic Functioning bit
 (41 5)  (803 181)  (803 181)  LC_2 Logic Functioning bit
 (14 6)  (776 182)  (776 182)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (15 6)  (777 182)  (777 182)  routing T_15_11.lft_op_5 <X> T_15_11.lc_trk_g1_5
 (17 6)  (779 182)  (779 182)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 182)  (780 182)  routing T_15_11.lft_op_5 <X> T_15_11.lc_trk_g1_5
 (26 6)  (788 182)  (788 182)  routing T_15_11.lc_trk_g0_5 <X> T_15_11.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 182)  (791 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 182)  (792 182)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 182)  (794 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 182)  (796 182)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (15 7)  (777 183)  (777 183)  routing T_15_11.lft_op_4 <X> T_15_11.lc_trk_g1_4
 (17 7)  (779 183)  (779 183)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (22 7)  (784 183)  (784 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 183)  (786 183)  routing T_15_11.top_op_6 <X> T_15_11.lc_trk_g1_6
 (25 7)  (787 183)  (787 183)  routing T_15_11.top_op_6 <X> T_15_11.lc_trk_g1_6
 (29 7)  (791 183)  (791 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 183)  (792 183)  routing T_15_11.lc_trk_g0_6 <X> T_15_11.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 183)  (793 183)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (794 183)  (794 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_3 input_2_3
 (35 7)  (797 183)  (797 183)  routing T_15_11.lc_trk_g0_3 <X> T_15_11.input_2_3
 (42 7)  (804 183)  (804 183)  LC_3 Logic Functioning bit
 (17 8)  (779 184)  (779 184)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (780 184)  (780 184)  routing T_15_11.wire_logic_cluster/lc_1/out <X> T_15_11.lc_trk_g2_1
 (21 8)  (783 184)  (783 184)  routing T_15_11.wire_logic_cluster/lc_3/out <X> T_15_11.lc_trk_g2_3
 (22 8)  (784 184)  (784 184)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (787 184)  (787 184)  routing T_15_11.wire_logic_cluster/lc_2/out <X> T_15_11.lc_trk_g2_2
 (29 8)  (791 184)  (791 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 184)  (793 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 184)  (794 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 184)  (796 184)  routing T_15_11.lc_trk_g1_4 <X> T_15_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (799 184)  (799 184)  LC_4 Logic Functioning bit
 (38 8)  (800 184)  (800 184)  LC_4 Logic Functioning bit
 (39 8)  (801 184)  (801 184)  LC_4 Logic Functioning bit
 (45 8)  (807 184)  (807 184)  LC_4 Logic Functioning bit
 (50 8)  (812 184)  (812 184)  Cascade bit: LH_LC04_inmux02_5

 (22 9)  (784 185)  (784 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (791 185)  (791 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (36 9)  (798 185)  (798 185)  LC_4 Logic Functioning bit
 (37 9)  (799 185)  (799 185)  LC_4 Logic Functioning bit
 (38 9)  (800 185)  (800 185)  LC_4 Logic Functioning bit
 (39 9)  (801 185)  (801 185)  LC_4 Logic Functioning bit
 (21 10)  (783 186)  (783 186)  routing T_15_11.wire_logic_cluster/lc_7/out <X> T_15_11.lc_trk_g2_7
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 186)  (788 186)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 186)  (789 186)  routing T_15_11.lc_trk_g1_1 <X> T_15_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 186)  (791 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 186)  (793 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 186)  (794 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 186)  (795 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (34 10)  (796 186)  (796 186)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 186)  (797 186)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (40 10)  (802 186)  (802 186)  LC_5 Logic Functioning bit
 (22 11)  (784 187)  (784 187)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (26 11)  (788 187)  (788 187)  routing T_15_11.lc_trk_g0_7 <X> T_15_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 187)  (791 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (793 187)  (793 187)  routing T_15_11.lc_trk_g3_7 <X> T_15_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 187)  (794 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (795 187)  (795 187)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (34 11)  (796 187)  (796 187)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (35 11)  (797 187)  (797 187)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.input_2_5
 (27 12)  (789 188)  (789 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (36 12)  (798 188)  (798 188)  LC_6 Logic Functioning bit
 (37 12)  (799 188)  (799 188)  LC_6 Logic Functioning bit
 (38 12)  (800 188)  (800 188)  LC_6 Logic Functioning bit
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 189)  (790 189)  routing T_15_11.lc_trk_g2_2 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g3_6 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (40 13)  (802 189)  (802 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (42 13)  (804 189)  (804 189)  LC_6 Logic Functioning bit
 (43 13)  (805 189)  (805 189)  LC_6 Logic Functioning bit
 (22 14)  (784 190)  (784 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (786 190)  (786 190)  routing T_15_11.tnl_op_7 <X> T_15_11.lc_trk_g3_7
 (25 14)  (787 190)  (787 190)  routing T_15_11.wire_logic_cluster/lc_6/out <X> T_15_11.lc_trk_g3_6
 (29 14)  (791 190)  (791 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 190)  (793 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 190)  (794 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 190)  (795 190)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (35 14)  (797 190)  (797 190)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (37 14)  (799 190)  (799 190)  LC_7 Logic Functioning bit
 (38 14)  (800 190)  (800 190)  LC_7 Logic Functioning bit
 (42 14)  (804 190)  (804 190)  LC_7 Logic Functioning bit
 (43 14)  (805 190)  (805 190)  LC_7 Logic Functioning bit
 (45 14)  (807 190)  (807 190)  LC_7 Logic Functioning bit
 (47 14)  (809 190)  (809 190)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (783 191)  (783 191)  routing T_15_11.tnl_op_7 <X> T_15_11.lc_trk_g3_7
 (22 15)  (784 191)  (784 191)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (788 191)  (788 191)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 191)  (790 191)  routing T_15_11.lc_trk_g2_3 <X> T_15_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 191)  (791 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 191)  (793 191)  routing T_15_11.lc_trk_g2_6 <X> T_15_11.wire_logic_cluster/lc_7/in_3
 (32 15)  (794 191)  (794 191)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (795 191)  (795 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (35 15)  (797 191)  (797 191)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.input_2_7
 (36 15)  (798 191)  (798 191)  LC_7 Logic Functioning bit
 (37 15)  (799 191)  (799 191)  LC_7 Logic Functioning bit
 (42 15)  (804 191)  (804 191)  LC_7 Logic Functioning bit
 (43 15)  (805 191)  (805 191)  LC_7 Logic Functioning bit


LogicTile_24_11

 (3 9)  (1255 185)  (1255 185)  routing T_24_11.sp12_h_l_22 <X> T_24_11.sp12_v_b_1


LogicTile_13_10

 (25 0)  (679 160)  (679 160)  routing T_13_10.sp4_v_b_2 <X> T_13_10.lc_trk_g0_2
 (22 1)  (676 161)  (676 161)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_2 lc_trk_g0_2
 (23 1)  (677 161)  (677 161)  routing T_13_10.sp4_v_b_2 <X> T_13_10.lc_trk_g0_2
 (26 6)  (680 166)  (680 166)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (32 6)  (686 166)  (686 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (690 166)  (690 166)  LC_3 Logic Functioning bit
 (37 6)  (691 166)  (691 166)  LC_3 Logic Functioning bit
 (38 6)  (692 166)  (692 166)  LC_3 Logic Functioning bit
 (39 6)  (693 166)  (693 166)  LC_3 Logic Functioning bit
 (40 6)  (694 166)  (694 166)  LC_3 Logic Functioning bit
 (42 6)  (696 166)  (696 166)  LC_3 Logic Functioning bit
 (51 6)  (705 166)  (705 166)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (682 167)  (682 167)  routing T_13_10.lc_trk_g2_5 <X> T_13_10.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 167)  (683 167)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (685 167)  (685 167)  routing T_13_10.lc_trk_g0_2 <X> T_13_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (690 167)  (690 167)  LC_3 Logic Functioning bit
 (37 7)  (691 167)  (691 167)  LC_3 Logic Functioning bit
 (38 7)  (692 167)  (692 167)  LC_3 Logic Functioning bit
 (39 7)  (693 167)  (693 167)  LC_3 Logic Functioning bit
 (41 7)  (695 167)  (695 167)  LC_3 Logic Functioning bit
 (43 7)  (697 167)  (697 167)  LC_3 Logic Functioning bit
 (15 10)  (669 170)  (669 170)  routing T_13_10.sp4_h_l_24 <X> T_13_10.lc_trk_g2_5
 (16 10)  (670 170)  (670 170)  routing T_13_10.sp4_h_l_24 <X> T_13_10.lc_trk_g2_5
 (17 10)  (671 170)  (671 170)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_l_24 lc_trk_g2_5
 (18 10)  (672 170)  (672 170)  routing T_13_10.sp4_h_l_24 <X> T_13_10.lc_trk_g2_5


LogicTile_14_10

 (5 2)  (713 162)  (713 162)  routing T_14_10.sp4_v_t_43 <X> T_14_10.sp4_h_l_37
 (4 3)  (712 163)  (712 163)  routing T_14_10.sp4_v_t_43 <X> T_14_10.sp4_h_l_37
 (6 3)  (714 163)  (714 163)  routing T_14_10.sp4_v_t_43 <X> T_14_10.sp4_h_l_37


IO_Tile_0_9



LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (3 6)  (183 150)  (183 150)  routing T_4_9.sp12_v_b_0 <X> T_4_9.sp12_v_t_23


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9

 (7 12)  (553 156)  (553 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_12_9

 (7 10)  (607 154)  (607 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (607 156)  (607 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23
 (3 7)  (819 151)  (819 151)  routing T_16_9.sp12_h_r_0 <X> T_16_9.sp12_v_t_23


LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9

 (3 3)  (1459 147)  (1459 147)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_h_l_23
 (3 6)  (1459 150)  (1459 150)  routing T_28_9.sp12_v_b_0 <X> T_28_9.sp12_v_t_23


LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8

 (11 10)  (29 138)  (29 138)  routing T_1_8.sp4_v_b_5 <X> T_1_8.sp4_v_t_45
 (12 11)  (30 139)  (30 139)  routing T_1_8.sp4_v_b_5 <X> T_1_8.sp4_v_t_45


LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8



LogicTile_16_8



LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_12_7

 (19 10)  (619 122)  (619 122)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_16_7

 (36 14)  (852 126)  (852 126)  LC_7 Logic Functioning bit
 (37 14)  (853 126)  (853 126)  LC_7 Logic Functioning bit
 (38 14)  (854 126)  (854 126)  LC_7 Logic Functioning bit
 (39 14)  (855 126)  (855 126)  LC_7 Logic Functioning bit
 (40 14)  (856 126)  (856 126)  LC_7 Logic Functioning bit
 (41 14)  (857 126)  (857 126)  LC_7 Logic Functioning bit
 (42 14)  (858 126)  (858 126)  LC_7 Logic Functioning bit
 (43 14)  (859 126)  (859 126)  LC_7 Logic Functioning bit
 (36 15)  (852 127)  (852 127)  LC_7 Logic Functioning bit
 (37 15)  (853 127)  (853 127)  LC_7 Logic Functioning bit
 (38 15)  (854 127)  (854 127)  LC_7 Logic Functioning bit
 (39 15)  (855 127)  (855 127)  LC_7 Logic Functioning bit
 (40 15)  (856 127)  (856 127)  LC_7 Logic Functioning bit
 (41 15)  (857 127)  (857 127)  LC_7 Logic Functioning bit
 (42 15)  (858 127)  (858 127)  LC_7 Logic Functioning bit
 (43 15)  (859 127)  (859 127)  LC_7 Logic Functioning bit
 (48 15)  (864 127)  (864 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_10_6

 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_6

 (11 2)  (665 98)  (665 98)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_39


LogicTile_32_6

 (19 7)  (1691 103)  (1691 103)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


IO_Tile_0_5

 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (17 5)  (0 85)  (0 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_4_5

 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_l_23 <X> T_4_5.sp12_v_t_23


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


IO_Tile_33_5

 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (0 3)  (17 67)  (17 67)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4

 (12 7)  (30 71)  (30 71)  routing T_1_4.sp4_h_l_40 <X> T_1_4.sp4_v_t_40


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_12_4

 (4 5)  (604 69)  (604 69)  routing T_12_4.sp4_v_t_47 <X> T_12_4.sp4_h_r_3


LogicTile_16_4

 (13 9)  (829 73)  (829 73)  routing T_16_4.sp4_v_t_38 <X> T_16_4.sp4_h_r_8
 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (4 12)  (820 76)  (820 76)  routing T_16_4.sp4_h_l_38 <X> T_16_4.sp4_v_b_9
 (6 12)  (822 76)  (822 76)  routing T_16_4.sp4_h_l_38 <X> T_16_4.sp4_v_b_9
 (5 13)  (821 77)  (821 77)  routing T_16_4.sp4_h_l_38 <X> T_16_4.sp4_v_b_9


LogicTile_20_4

 (11 0)  (1047 64)  (1047 64)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2
 (13 0)  (1049 64)  (1049 64)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2
 (12 1)  (1048 65)  (1048 65)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_v_b_2


IO_Tile_33_4

 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 79)  (1734 79)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g1_7


LogicTile_32_3

 (4 1)  (1676 49)  (1676 49)  routing T_32_3.sp4_v_t_42 <X> T_32_3.sp4_h_r_0


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (4 8)  (1730 56)  (1730 56)  routing T_33_3.span4_horz_0 <X> T_33_3.lc_trk_g1_0
 (6 9)  (1732 57)  (1732 57)  routing T_33_3.span4_horz_0 <X> T_33_3.lc_trk_g1_0
 (7 9)  (1733 57)  (1733 57)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_0 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_12_2

 (3 12)  (603 44)  (603 44)  routing T_12_2.sp12_v_t_22 <X> T_12_2.sp12_h_r_1


LogicTile_19_2

 (2 6)  (984 38)  (984 38)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_22_2

 (4 8)  (1148 40)  (1148 40)  routing T_22_2.sp4_h_l_43 <X> T_22_2.sp4_v_b_6
 (5 9)  (1149 41)  (1149 41)  routing T_22_2.sp4_h_l_43 <X> T_22_2.sp4_v_b_6


LogicTile_13_1

 (3 12)  (657 28)  (657 28)  routing T_13_1.sp12_v_t_22 <X> T_13_1.sp12_h_r_1


LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1


RAM_Tile_25_1

 (3 13)  (1309 29)  (1309 29)  routing T_25_1.sp12_h_l_22 <X> T_25_1.sp12_h_r_1


LogicTile_32_1

 (2 6)  (1674 22)  (1674 22)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_1

 (11 12)  (1737 28)  (1737 28)  routing T_33_1.span4_horz_19 <X> T_33_1.span4_vert_t_15
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_19 <X> T_33_1.span4_vert_t_15


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (17 5)  (185 10)  (185 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (4 4)  (832 11)  (832 11)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g0_4 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (4 5)  (832 10)  (832 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (5 5)  (833 10)  (833 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (6 5)  (834 10)  (834 10)  routing T_16_0.span4_vert_44 <X> T_16_0.lc_trk_g0_4
 (7 5)  (835 10)  (835 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (14 4)  (1072 11)  (1072 11)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_7 <X> T_20_0.fabout
 (5 6)  (1053 8)  (1053 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (6 6)  (1054 8)  (1054 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7
 (7 6)  (1055 8)  (1055 8)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_39 lc_trk_g0_7
 (8 6)  (1056 8)  (1056 8)  routing T_20_0.span4_vert_39 <X> T_20_0.lc_trk_g0_7


IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (5 2)  (1161 12)  (1161 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (6 2)  (1162 12)  (1162 12)  routing T_22_0.span4_vert_19 <X> T_22_0.lc_trk_g0_3
 (7 2)  (1163 12)  (1163 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_19 lc_trk_g0_3
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (12 11)  (1178 5)  (1178 5)  routing T_22_0.lc_trk_g0_3 <X> T_22_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (6 12)  (1270 3)  (1270 3)  routing T_24_0.span12_vert_21 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_21 lc_trk_g1_5
 (8 13)  (1272 2)  (1272 2)  routing T_24_0.span12_vert_21 <X> T_24_0.lc_trk_g1_5


IO_Tile_28_0

 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (17 5)  (1461 10)  (1461 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0


