begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright 2009 Solarflare Communications Inc.  All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"efsys.h"
end_include

begin_include
include|#
directive|include
file|"efx.h"
end_include

begin_include
include|#
directive|include
file|"efx_impl.h"
end_include

begin_if
if|#
directive|if
name|EFSYS_OPT_SIENA
end_if

begin_function
name|void
name|siena_sram_init
parameter_list|(
name|__in
name|efx_nic_t
modifier|*
name|enp
parameter_list|)
block|{
name|efx_nic_cfg_t
modifier|*
name|encp
init|=
operator|&
operator|(
name|enp
operator|->
name|en_nic_cfg
operator|)
decl_stmt|;
name|efx_oword_t
name|oword
decl_stmt|;
name|uint32_t
name|rx_base
decl_stmt|,
name|tx_base
decl_stmt|;
name|EFSYS_ASSERT3U
argument_list|(
name|enp
operator|->
name|en_magic
argument_list|,
operator|==
argument_list|,
name|EFX_NIC_MAGIC
argument_list|)
expr_stmt|;
name|EFSYS_ASSERT
argument_list|(
name|enp
operator|->
name|en_family
operator|==
name|EFX_FAMILY_SIENA
argument_list|)
expr_stmt|;
name|rx_base
operator|=
name|encp
operator|->
name|enc_buftbl_limit
expr_stmt|;
name|tx_base
operator|=
name|rx_base
operator|+
operator|(
name|encp
operator|->
name|enc_rxq_limit
operator|*
name|EFX_RXQ_DC_NDESCS
argument_list|(
name|EFX_RXQ_DC_SIZE
argument_list|)
operator|)
expr_stmt|;
comment|/* Initialize the transmit descriptor cache */
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_SRM_TX_DC_BASE_ADR
argument_list|,
name|tx_base
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_SRM_TX_DC_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_TX_DC_SIZE
argument_list|,
name|EFX_TXQ_DC_SIZE
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_TX_DC_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
comment|/* Initialize the receive descriptor cache */
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_SRM_RX_DC_BASE_ADR
argument_list|,
name|rx_base
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_SRM_RX_DC_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_RX_DC_SIZE
argument_list|,
name|EFX_RXQ_DC_SIZE
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_RX_DC_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
comment|/* Set receive descriptor pre-fetch low water mark */
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_RX_DC_PF_LWM
argument_list|,
literal|56
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_RX_DC_PF_WM_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
comment|/* Set the event queue to use for SRAM updates */
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_SRM_UPD_EVQ_ID
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_SRM_UPD_EVQ_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
block|}
end_function

begin_if
if|#
directive|if
name|EFSYS_OPT_DIAG
end_if

begin_function
name|__checkReturn
name|int
name|siena_sram_test
parameter_list|(
name|__in
name|efx_nic_t
modifier|*
name|enp
parameter_list|,
name|__in
name|efx_sram_pattern_fn_t
name|func
parameter_list|)
block|{
name|efx_oword_t
name|oword
decl_stmt|;
name|efx_qword_t
name|qword
decl_stmt|;
name|efx_qword_t
name|verify
decl_stmt|;
name|size_t
name|rows
decl_stmt|;
name|unsigned
name|int
name|wptr
decl_stmt|;
name|unsigned
name|int
name|rptr
decl_stmt|;
name|int
name|rc
decl_stmt|;
name|EFSYS_ASSERT
argument_list|(
name|enp
operator|->
name|en_family
operator|==
name|EFX_FAMILY_SIENA
argument_list|)
expr_stmt|;
comment|/* Reconfigure into HALF buffer table mode */
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_BUF_TBL_MODE
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_BUF_TBL_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
comment|/* 	 * Move the descriptor caches up to the top of SRAM, and test 	 * all of SRAM below them. We only miss out one row here. 	 */
name|rows
operator|=
name|SIENA_SRAM_ROWS
operator|-
literal|1
expr_stmt|;
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_SRM_RX_DC_BASE_ADR
argument_list|,
name|rows
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_SRM_RX_DC_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_SRM_TX_DC_BASE_ADR
argument_list|,
name|rows
operator|+
literal|1
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_SRM_TX_DC_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
comment|/* 	 * Write the pattern through BUF_HALF_TBL. Write 	 * in 64 entry batches, waiting 1us in between each batch 	 * to guarantee not to overflow the SRAM fifo 	 */
for|for
control|(
name|wptr
operator|=
literal|0
operator|,
name|rptr
operator|=
literal|0
init|;
name|wptr
operator|<
name|rows
condition|;
operator|++
name|wptr
control|)
block|{
name|func
argument_list|(
name|wptr
argument_list|,
name|B_FALSE
argument_list|,
operator|&
name|qword
argument_list|)
expr_stmt|;
name|EFX_BAR_TBL_WRITEQ
argument_list|(
name|enp
argument_list|,
name|FR_AZ_BUF_HALF_TBL
argument_list|,
name|wptr
argument_list|,
operator|&
name|qword
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|wptr
operator|-
name|rptr
operator|)
operator|<
literal|64
operator|&&
name|wptr
operator|<
name|rows
operator|-
literal|1
condition|)
continue|continue;
name|EFSYS_SPIN
argument_list|(
literal|1
argument_list|)
expr_stmt|;
for|for
control|(
init|;
name|rptr
operator|<=
name|wptr
condition|;
operator|++
name|rptr
control|)
block|{
name|func
argument_list|(
name|rptr
argument_list|,
name|B_FALSE
argument_list|,
operator|&
name|qword
argument_list|)
expr_stmt|;
name|EFX_BAR_TBL_READQ
argument_list|(
name|enp
argument_list|,
name|FR_AZ_BUF_HALF_TBL
argument_list|,
name|rptr
argument_list|,
operator|&
name|verify
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|EFX_QWORD_IS_EQUAL
argument_list|(
name|verify
argument_list|,
name|qword
argument_list|)
condition|)
block|{
name|rc
operator|=
name|EFAULT
expr_stmt|;
goto|goto
name|fail1
goto|;
block|}
block|}
block|}
comment|/* And do the same negated */
for|for
control|(
name|wptr
operator|=
literal|0
operator|,
name|rptr
operator|=
literal|0
init|;
name|wptr
operator|<
name|rows
condition|;
operator|++
name|wptr
control|)
block|{
name|func
argument_list|(
name|wptr
argument_list|,
name|B_TRUE
argument_list|,
operator|&
name|qword
argument_list|)
expr_stmt|;
name|EFX_BAR_TBL_WRITEQ
argument_list|(
name|enp
argument_list|,
name|FR_AZ_BUF_HALF_TBL
argument_list|,
name|wptr
argument_list|,
operator|&
name|qword
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|wptr
operator|-
name|rptr
operator|)
operator|<
literal|64
operator|&&
name|wptr
operator|<
name|rows
operator|-
literal|1
condition|)
continue|continue;
name|EFSYS_SPIN
argument_list|(
literal|1
argument_list|)
expr_stmt|;
for|for
control|(
init|;
name|rptr
operator|<=
name|wptr
condition|;
operator|++
name|rptr
control|)
block|{
name|func
argument_list|(
name|rptr
argument_list|,
name|B_TRUE
argument_list|,
operator|&
name|qword
argument_list|)
expr_stmt|;
name|EFX_BAR_TBL_READQ
argument_list|(
name|enp
argument_list|,
name|FR_AZ_BUF_HALF_TBL
argument_list|,
name|rptr
argument_list|,
operator|&
name|verify
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|EFX_QWORD_IS_EQUAL
argument_list|(
name|verify
argument_list|,
name|qword
argument_list|)
condition|)
block|{
name|rc
operator|=
name|EFAULT
expr_stmt|;
goto|goto
name|fail2
goto|;
block|}
block|}
block|}
comment|/* Restore back to FULL buffer table mode */
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_BUF_TBL_MODE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_BUF_TBL_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
comment|/* 	 * We don't need to reconfigure SRAM again because the API 	 * requires efx_nic_fini() to be called after an sram test. 	 */
return|return
operator|(
literal|0
operator|)
return|;
name|fail2
label|:
name|EFSYS_PROBE
argument_list|(
name|fail2
argument_list|)
expr_stmt|;
name|fail1
label|:
name|EFSYS_PROBE1
argument_list|(
name|fail1
argument_list|,
name|int
argument_list|,
name|rc
argument_list|)
expr_stmt|;
comment|/* Restore back to FULL buffer table mode */
name|EFX_POPULATE_OWORD_1
argument_list|(
name|oword
argument_list|,
name|FRF_AZ_BUF_TBL_MODE
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|EFX_BAR_WRITEO
argument_list|(
name|enp
argument_list|,
name|FR_AZ_BUF_TBL_CFG_REG
argument_list|,
operator|&
name|oword
argument_list|)
expr_stmt|;
return|return
operator|(
name|rc
operator|)
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* EFSYS_OPT_DIAG */
end_comment

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* EFSYS_OPT_SIENA */
end_comment

end_unit

