{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554943129051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554943129051 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:38:48 2019 " "Processing started: Wed Apr 10 21:38:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554943129051 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554943129051 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off audioProcessor -c audioProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off audioProcessor -c audioProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554943129051 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554943129691 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554943129691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codecinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file codecinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 codecInterface " "Found entity 1: codecInterface" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554943139737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554943139737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audioprocessor.v 1 1 " "Found 1 design units, including 1 entities, in source file audioprocessor.v" { { "Info" "ISGN_ENTITY_NAME" "1 audioProcessor " "Found entity 1: audioProcessor" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554943139737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554943139737 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blck audioprocessor.v(30) " "Verilog HDL Implicit Net warning at audioprocessor.v(30): created implicit net for \"blck\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554943139737 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "audioProcessor " "Elaborating entity \"audioProcessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554943139954 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "readdata audioprocessor.v(6) " "Output port \"readdata\" at audioprocessor.v(6) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554943140069 "|audioProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "waitrequest audioprocessor.v(7) " "Output port \"waitrequest\" at audioprocessor.v(7) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554943140069 "|audioProcessor"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "bclk audioprocessor.v(9) " "Output port \"bclk\" at audioprocessor.v(9) has no driver" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1554943140069 "|audioProcessor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codecInterface codecInterface:codecInt " "Elaborating entity \"codecInterface\" for hierarchy \"codecInterface:codecInt\"" {  } { { "audioprocessor.v" "codecInt" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554943140455 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "bclk_counter_max codecInterface.v(22) " "Verilog HDL warning at codecInterface.v(22): object bclk_counter_max used but never assigned" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 22 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1554943140455 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 codecInterface.v(43) " "Verilog HDL assignment warning at codecInterface.v(43): truncated value with size 32 to match size of target (8)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554943140455 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 codecInterface.v(66) " "Verilog HDL assignment warning at codecInterface.v(66): truncated value with size 32 to match size of target (12)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554943140470 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 codecInterface.v(77) " "Verilog HDL assignment warning at codecInterface.v(77): truncated value with size 32 to match size of target (4)" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554943140470 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bclk_counter_max 0 codecInterface.v(22) " "Net \"bclk_counter_max\" at codecInterface.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "codecInterface.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/codecInterface.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1554943140470 "|audioProcessor|codecInterface:codecInt"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[0\] GND " "Pin \"readdata\[0\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[1\] GND " "Pin \"readdata\[1\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[2\] GND " "Pin \"readdata\[2\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[3\] GND " "Pin \"readdata\[3\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[4\] GND " "Pin \"readdata\[4\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[5\] GND " "Pin \"readdata\[5\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[6\] GND " "Pin \"readdata\[6\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[7\] GND " "Pin \"readdata\[7\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[8\] GND " "Pin \"readdata\[8\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Pin \"readdata\[9\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Pin \"readdata\[10\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Pin \"readdata\[11\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Pin \"readdata\[12\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Pin \"readdata\[13\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Pin \"readdata\[14\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Pin \"readdata\[15\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Pin \"readdata\[16\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Pin \"readdata\[17\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Pin \"readdata\[18\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Pin \"readdata\[19\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Pin \"readdata\[20\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Pin \"readdata\[21\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Pin \"readdata\[22\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Pin \"readdata\[23\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Pin \"readdata\[24\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Pin \"readdata\[25\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Pin \"readdata\[26\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Pin \"readdata\[27\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Pin \"readdata\[28\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Pin \"readdata\[29\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Pin \"readdata\[30\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Pin \"readdata\[31\]\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|readdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "waitrequest GND " "Pin \"waitrequest\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|waitrequest"} { "Warning" "WMLS_MLS_STUCK_PIN" "bclk GND " "Pin \"bclk\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|bclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "codecSerialData GND " "Pin \"codecSerialData\" is stuck at GND" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554943144073 "|audioProcessor|codecSerialData"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554943144073 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554943144230 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554943144823 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554943145823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554943145823 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "34 " "Design contains 34 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[0\] " "No output dependent on input pin \"writedata\[0\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[1\] " "No output dependent on input pin \"writedata\[1\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[2\] " "No output dependent on input pin \"writedata\[2\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[3\] " "No output dependent on input pin \"writedata\[3\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[4\] " "No output dependent on input pin \"writedata\[4\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[5\] " "No output dependent on input pin \"writedata\[5\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[6\] " "No output dependent on input pin \"writedata\[6\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[7\] " "No output dependent on input pin \"writedata\[7\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "No output dependent on input pin \"writedata\[8\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "No output dependent on input pin \"writedata\[9\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "No output dependent on input pin \"writedata\[10\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "No output dependent on input pin \"writedata\[11\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "No output dependent on input pin \"writedata\[12\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "No output dependent on input pin \"writedata\[13\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "No output dependent on input pin \"writedata\[14\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "No output dependent on input pin \"writedata\[15\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "No output dependent on input pin \"writedata\[16\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "No output dependent on input pin \"writedata\[17\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "No output dependent on input pin \"writedata\[18\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "No output dependent on input pin \"writedata\[19\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "No output dependent on input pin \"writedata\[20\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "No output dependent on input pin \"writedata\[21\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "No output dependent on input pin \"writedata\[22\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "No output dependent on input pin \"writedata\[23\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "No output dependent on input pin \"writedata\[24\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "No output dependent on input pin \"writedata\[25\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "No output dependent on input pin \"writedata\[26\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "No output dependent on input pin \"writedata\[27\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "No output dependent on input pin \"writedata\[28\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "No output dependent on input pin \"writedata\[29\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "No output dependent on input pin \"writedata\[30\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "No output dependent on input pin \"writedata\[31\]\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|writedata[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "read " "No output dependent on input pin \"read\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|read"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write " "No output dependent on input pin \"write\"" {  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1554943148111 "|audioProcessor|write"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1554943148111 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554943148111 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554943148111 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554943148111 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554943148111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 81 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 81 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554943148392 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:39:08 2019 " "Processing ended: Wed Apr 10 21:39:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554943148392 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554943148392 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554943148392 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554943148392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1554943154462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554943154477 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:39:09 2019 " "Processing started: Wed Apr 10 21:39:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554943154477 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1554943154477 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off audioProcessor -c audioProcessor " "Command: quartus_fit --read_settings_files=off --write_settings_files=off audioProcessor -c audioProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1554943154477 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1554943158495 ""}
{ "Info" "0" "" "Project  = audioProcessor" {  } {  } 0 0 "Project  = audioProcessor" 0 0 "Fitter" 0 0 1554943158495 ""}
{ "Info" "0" "" "Revision = audioProcessor" {  } {  } 0 0 "Revision = audioProcessor" 0 0 "Fitter" 0 0 1554943158495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1554943158792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1554943158792 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "audioProcessor EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design audioProcessor" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1554943159232 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1554943159232 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1554943159357 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1554943159357 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1554943160591 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1554943160810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554943162343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554943162343 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1554943162343 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1554943162343 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554943162468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554943162468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554943162468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554943162468 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1554943162468 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1554943162468 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1554943162530 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "72 72 " "No exact pin location assignment(s) for 72 pins of 72 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1554943162968 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "audioProcessor.sdc " "Synopsys Design Constraints File file not found: 'audioProcessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1554943164014 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1554943164045 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1554943164045 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1554943164045 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1554943164045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1554943164092 ""}  } { { "audioprocessor.v" "" { Text "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/audioprocessor.v" 1 0 0 } } { "temporary_test_loc" "" { Generic "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/" { { 0 { 0 ""} 0 202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1554943164092 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1554943164748 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554943164748 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1554943164748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554943164748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1554943164764 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1554943164764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1554943164764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1554943164764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1554943164764 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1554943164764 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1554943164764 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "71 unused 2.5V 35 36 0 " "Number of I/O pins in group: 71 (unused VREF, 2.5V VCCIO, 35 input, 36 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1554943164764 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1554943164764 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1554943164764 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1554943164764 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1554943164764 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1554943164764 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554943165282 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1554943165517 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1554943166267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554943166439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1554943166563 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1554943167691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554943167691 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1554943168019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1554943168659 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1554943168659 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1554943169490 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1554943169490 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554943169490 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1554943169678 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554943169693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554943169865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1554943169865 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1554943169974 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1554943170349 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/output_files/audioProcessor.fit.smsg " "Generated suppressed messages file E:/Shay/Documents/UFBA/20191/Lab4/Lab4/audioProcessor/output_files/audioProcessor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1554943170833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5539 " "Peak virtual memory: 5539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554943171458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:39:31 2019 " "Processing ended: Wed Apr 10 21:39:31 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554943171458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554943171458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554943171458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1554943171458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1554943181373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554943181378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:39:41 2019 " "Processing started: Wed Apr 10 21:39:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554943181378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1554943181378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off audioProcessor -c audioProcessor " "Command: quartus_asm --read_settings_files=off --write_settings_files=off audioProcessor -c audioProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1554943181378 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1554943181977 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1554943183047 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1554943183068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4691 " "Peak virtual memory: 4691 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554943184813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:39:44 2019 " "Processing ended: Wed Apr 10 21:39:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554943184813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554943184813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554943184813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1554943184813 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1554943186133 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1554943188063 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554943188063 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 10 21:39:47 2019 " "Processing started: Wed Apr 10 21:39:47 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554943188063 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1554943188063 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta audioProcessor -c audioProcessor " "Command: quartus_sta audioProcessor -c audioProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1554943188063 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1554943188436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1554943188943 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1554943188943 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1554943189006 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1554943189007 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "audioProcessor.sdc " "Synopsys Design Constraints File file not found: 'audioProcessor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1554943189340 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943189340 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1554943189341 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554943189341 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1554943189341 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554943189341 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1554943189357 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1554943189390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1554943189578 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1554943189578 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.409 " "Worst-case setup slack is -1.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.409             -17.044 clock  " "   -1.409             -17.044 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943189584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clock  " "    0.340               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943189590 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554943189595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554943189601 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.000 clock  " "   -3.000             -16.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943189608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943189608 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1554943189721 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1554943189763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1554943190470 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554943190546 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1554943190599 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1554943190599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.172 " "Worst-case setup slack is -1.172" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190627 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.172             -14.109 clock  " "   -1.172             -14.109 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190627 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943190627 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 clock  " "    0.297               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943190680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554943190707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554943190716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190725 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -16.000 clock  " "   -3.000             -16.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190725 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943190725 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1554943190769 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1554943190915 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1554943190916 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1554943190916 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.317 " "Worst-case setup slack is -0.317" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.317              -3.386 clock  " "   -0.317              -3.386 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943190928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.175 " "Worst-case hold slack is 0.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190934 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clock  " "    0.175               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190934 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943190934 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554943190940 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1554943190946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190951 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.418 clock  " "   -3.000             -17.418 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1554943190951 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1554943190951 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1554943191768 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1554943191768 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554943191931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 10 21:39:51 2019 " "Processing ended: Wed Apr 10 21:39:51 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554943191931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554943191931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554943191931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1554943191931 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 92 s " "Quartus Prime Full Compilation was successful. 0 errors, 92 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1554943192704 ""}
