// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="blurf,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.742000,HLS_SYN_LAT=70201,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=20,HLS_SYN_FF=1792,HLS_SYN_LUT=3480,HLS_VERSION=2019_1}" *)

module blurf (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        a1_address0,
        a1_ce0,
        a1_q0,
        a1_address1,
        a1_ce1,
        a1_q1,
        b1_address0,
        b1_ce0,
        b1_we0,
        b1_d0
);

parameter    ap_ST_fsm_state1 = 56'd1;
parameter    ap_ST_fsm_state2 = 56'd2;
parameter    ap_ST_fsm_state3 = 56'd4;
parameter    ap_ST_fsm_state4 = 56'd8;
parameter    ap_ST_fsm_state5 = 56'd16;
parameter    ap_ST_fsm_state6 = 56'd32;
parameter    ap_ST_fsm_state7 = 56'd64;
parameter    ap_ST_fsm_state8 = 56'd128;
parameter    ap_ST_fsm_state9 = 56'd256;
parameter    ap_ST_fsm_state10 = 56'd512;
parameter    ap_ST_fsm_state11 = 56'd1024;
parameter    ap_ST_fsm_state12 = 56'd2048;
parameter    ap_ST_fsm_state13 = 56'd4096;
parameter    ap_ST_fsm_state14 = 56'd8192;
parameter    ap_ST_fsm_state15 = 56'd16384;
parameter    ap_ST_fsm_state16 = 56'd32768;
parameter    ap_ST_fsm_state17 = 56'd65536;
parameter    ap_ST_fsm_state18 = 56'd131072;
parameter    ap_ST_fsm_state19 = 56'd262144;
parameter    ap_ST_fsm_state20 = 56'd524288;
parameter    ap_ST_fsm_state21 = 56'd1048576;
parameter    ap_ST_fsm_state22 = 56'd2097152;
parameter    ap_ST_fsm_state23 = 56'd4194304;
parameter    ap_ST_fsm_state24 = 56'd8388608;
parameter    ap_ST_fsm_state25 = 56'd16777216;
parameter    ap_ST_fsm_state26 = 56'd33554432;
parameter    ap_ST_fsm_state27 = 56'd67108864;
parameter    ap_ST_fsm_state28 = 56'd134217728;
parameter    ap_ST_fsm_state29 = 56'd268435456;
parameter    ap_ST_fsm_state30 = 56'd536870912;
parameter    ap_ST_fsm_state31 = 56'd1073741824;
parameter    ap_ST_fsm_state32 = 56'd2147483648;
parameter    ap_ST_fsm_state33 = 56'd4294967296;
parameter    ap_ST_fsm_state34 = 56'd8589934592;
parameter    ap_ST_fsm_state35 = 56'd17179869184;
parameter    ap_ST_fsm_state36 = 56'd34359738368;
parameter    ap_ST_fsm_state37 = 56'd68719476736;
parameter    ap_ST_fsm_state38 = 56'd137438953472;
parameter    ap_ST_fsm_state39 = 56'd274877906944;
parameter    ap_ST_fsm_state40 = 56'd549755813888;
parameter    ap_ST_fsm_state41 = 56'd1099511627776;
parameter    ap_ST_fsm_state42 = 56'd2199023255552;
parameter    ap_ST_fsm_state43 = 56'd4398046511104;
parameter    ap_ST_fsm_state44 = 56'd8796093022208;
parameter    ap_ST_fsm_state45 = 56'd17592186044416;
parameter    ap_ST_fsm_state46 = 56'd35184372088832;
parameter    ap_ST_fsm_state47 = 56'd70368744177664;
parameter    ap_ST_fsm_state48 = 56'd140737488355328;
parameter    ap_ST_fsm_state49 = 56'd281474976710656;
parameter    ap_ST_fsm_state50 = 56'd562949953421312;
parameter    ap_ST_fsm_state51 = 56'd1125899906842624;
parameter    ap_ST_fsm_state52 = 56'd2251799813685248;
parameter    ap_ST_fsm_state53 = 56'd4503599627370496;
parameter    ap_ST_fsm_state54 = 56'd9007199254740992;
parameter    ap_ST_fsm_state55 = 56'd18014398509481984;
parameter    ap_ST_fsm_state56 = 56'd36028797018963968;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] a1_address0;
output   a1_ce0;
input  [31:0] a1_q0;
output  [13:0] a1_address1;
output   a1_ce1;
input  [31:0] a1_q1;
output  [13:0] b1_address0;
output   b1_ce0;
output   b1_we0;
output  [31:0] b1_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[13:0] a1_address0;
reg a1_ce0;
reg[13:0] a1_address1;
reg a1_ce1;
reg[13:0] b1_address0;
reg b1_ce0;
reg b1_we0;
reg[31:0] b1_d0;

(* fsm_encoding = "none" *) reg   [55:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_485;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state41;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state46;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state53;
reg   [31:0] reg_490;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state54;
wire   [31:0] grp_fu_495_p2;
reg   [31:0] reg_531;
wire   [31:0] grp_fu_501_p2;
reg   [31:0] reg_535;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state22;
wire   [31:0] grp_fu_507_p2;
reg   [31:0] reg_539;
wire   [31:0] grp_fu_513_p2;
reg   [31:0] reg_543;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state36;
wire   [31:0] grp_fu_519_p2;
reg   [31:0] reg_547;
wire  signed [31:0] grp_fu_557_p2;
reg  signed [31:0] reg_631;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state23;
wire  signed [31:0] grp_fu_577_p2;
reg  signed [31:0] reg_635;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state37;
reg   [29:0] reg_639;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state47;
wire    ap_CS_fsm_state51;
reg   [29:0] reg_643;
wire   [14:0] zext_ln75_2_fu_653_p1;
reg   [14:0] zext_ln75_2_reg_1686;
wire    ap_CS_fsm_state2;
wire   [13:0] add_ln75_fu_657_p2;
reg   [13:0] add_ln75_reg_1693;
wire   [6:0] i_fu_673_p2;
reg   [6:0] i_reg_1701;
wire   [13:0] trunc_ln106_fu_689_p1;
reg   [13:0] trunc_ln106_reg_1706;
wire   [0:0] icmp_ln75_fu_667_p2;
reg   [13:0] a1_addr_8_reg_1718;
reg   [13:0] a1_addr_9_reg_1723;
reg   [13:0] a1_addr_14_reg_1728;
reg   [13:0] a1_addr_15_reg_1733;
reg   [13:0] a1_addr_4_reg_1738;
reg   [13:0] a1_addr_7_reg_1743;
reg   [13:0] a1_addr_12_reg_1748;
reg   [13:0] a1_addr_13_reg_1753;
reg   [13:0] b1_addr_1_reg_1758;
reg   [13:0] b1_addr_2_reg_1763;
wire   [0:0] icmp_ln91_fu_765_p2;
reg   [0:0] icmp_ln91_reg_1768;
wire  signed [14:0] mul_ln95_fu_781_p2;
reg  signed [14:0] mul_ln95_reg_1774;
reg   [13:0] a1_addr_5_reg_1784;
reg   [13:0] a1_addr_6_reg_1789;
reg   [13:0] a1_addr_10_reg_1795;
reg   [13:0] a1_addr_11_reg_1800;
wire   [0:0] icmp_ln103_fu_825_p2;
reg   [0:0] icmp_ln103_reg_1805;
wire   [6:0] j_fu_842_p2;
reg   [6:0] j_reg_1813;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln79_fu_854_p2;
reg   [0:0] icmp_ln79_reg_1822;
wire   [0:0] icmp_ln77_fu_836_p2;
wire   [0:0] icmp_ln91_1_fu_860_p2;
reg   [0:0] icmp_ln91_1_reg_1826;
wire   [0:0] and_ln91_fu_866_p2;
reg   [0:0] and_ln91_reg_1830;
wire   [0:0] and_ln103_fu_871_p2;
reg   [0:0] and_ln103_reg_1834;
wire   [0:0] icmp_ln116_fu_876_p2;
reg   [0:0] icmp_ln116_reg_1838;
wire   [0:0] and_ln116_fu_882_p2;
reg   [0:0] and_ln116_reg_1842;
wire   [13:0] zext_ln178_1_fu_887_p1;
reg   [13:0] zext_ln178_1_reg_1846;
wire  signed [7:0] grp_fu_468_p2;
reg  signed [7:0] add_ln179_reg_1856;
wire  signed [14:0] sext_ln179_fu_902_p1;
reg  signed [14:0] sext_ln179_reg_1861;
wire  signed [14:0] sext_ln166_fu_916_p1;
reg  signed [14:0] sext_ln166_reg_1871;
wire   [13:0] zext_ln86_fu_972_p1;
reg   [13:0] zext_ln86_reg_1896;
wire   [13:0] zext_ln87_fu_986_p1;
reg   [13:0] zext_ln87_reg_1906;
wire    ap_CS_fsm_state4;
wire   [14:0] add_ln182_fu_1013_p2;
reg   [14:0] add_ln182_reg_1921;
wire   [31:0] grp_fu_473_p2;
reg   [31:0] add_ln186_reg_1931;
wire   [13:0] add_ln184_fu_1031_p2;
reg   [13:0] add_ln184_reg_1936;
wire    ap_CS_fsm_state5;
wire   [13:0] add_ln185_fu_1042_p2;
reg   [13:0] add_ln185_reg_1946;
wire   [13:0] add_ln183_fu_1051_p2;
reg   [13:0] add_ln183_reg_1951;
wire   [13:0] add_ln186_8_fu_1056_p2;
reg   [13:0] add_ln186_8_reg_1956;
reg   [31:0] add_ln186_1_reg_1961;
wire   [63:0] zext_ln186_fu_1074_p1;
reg   [63:0] zext_ln186_reg_1981;
reg   [31:0] se_3_reg_1991;
wire   [31:0] add_ln186_5_fu_1078_p2;
reg   [31:0] add_ln186_5_reg_1996;
wire    ap_CS_fsm_state8;
wire  signed [31:0] add_ln186_7_fu_1098_p2;
reg  signed [31:0] add_ln186_7_reg_2001;
wire    ap_CS_fsm_state9;
reg   [0:0] tmp_36_reg_2006;
wire   [64:0] mul_ln186_fu_1115_p2;
reg   [64:0] mul_ln186_reg_2012;
wire    ap_CS_fsm_state10;
reg   [28:0] tmp_38_reg_2017;
wire   [31:0] select_ln186_1_fu_1166_p3;
reg   [31:0] select_ln186_1_reg_2022;
wire    ap_CS_fsm_state11;
wire   [63:0] zext_ln174_fu_1205_p1;
reg   [63:0] zext_ln174_reg_2037;
reg   [0:0] tmp_33_reg_2052;
wire   [64:0] mul_ln174_fu_1228_p2;
reg   [64:0] mul_ln174_reg_2058;
wire    ap_CS_fsm_state17;
reg   [29:0] tmp_35_reg_2063;
wire   [31:0] select_ln174_1_fu_1279_p3;
reg   [31:0] select_ln174_1_reg_2068;
wire    ap_CS_fsm_state18;
wire   [13:0] zext_ln159_fu_1286_p1;
reg   [13:0] zext_ln159_reg_2073;
wire   [13:0] zext_ln160_fu_1300_p1;
reg   [13:0] zext_ln160_reg_2083;
wire   [63:0] zext_ln162_fu_1318_p1;
reg   [63:0] zext_ln162_reg_2093;
reg   [0:0] tmp_30_reg_2108;
wire   [64:0] mul_ln162_fu_1337_p2;
reg   [64:0] mul_ln162_reg_2114;
wire    ap_CS_fsm_state24;
reg   [29:0] tmp_32_reg_2119;
wire   [31:0] select_ln162_1_fu_1388_p3;
reg   [31:0] select_ln162_1_reg_2124;
wire    ap_CS_fsm_state25;
reg   [0:0] tmp_27_reg_2129;
wire   [64:0] mul_ln150_fu_1399_p2;
reg   [64:0] mul_ln150_reg_2135;
wire    ap_CS_fsm_state31;
reg   [29:0] tmp_29_reg_2140;
wire   [31:0] select_ln150_1_fu_1450_p3;
reg   [31:0] select_ln150_1_reg_2145;
wire    ap_CS_fsm_state32;
reg   [0:0] tmp_24_reg_2150;
wire   [64:0] mul_ln138_fu_1461_p2;
reg   [64:0] mul_ln138_reg_2156;
wire    ap_CS_fsm_state38;
reg   [29:0] tmp_26_reg_2161;
wire   [31:0] select_ln138_1_fu_1512_p3;
reg   [31:0] select_ln138_1_reg_2166;
wire    ap_CS_fsm_state39;
reg   [0:0] tmp_23_reg_2171;
reg   [0:0] tmp_22_reg_2176;
reg   [0:0] tmp_21_reg_2181;
wire   [63:0] zext_ln89_2_fu_1602_p1;
reg   [63:0] zext_ln89_2_reg_2186;
wire   [31:0] add_ln89_fu_1617_p2;
reg   [31:0] add_ln89_reg_2201;
reg   [0:0] tmp_20_reg_2206;
wire    ap_CS_fsm_state55;
reg   [29:0] tmp_2_reg_2211;
reg   [29:0] tmp_3_reg_2216;
reg   [6:0] i_0_reg_432;
reg   [13:0] phi_mul_reg_444;
reg   [6:0] j_0_reg_456;
wire    ap_CS_fsm_state12;
wire   [63:0] zext_ln106_2_fu_704_p1;
wire   [63:0] zext_ln110_fu_715_p1;
wire   [63:0] zext_ln106_1_fu_693_p1;
wire   [63:0] zext_ln148_fu_726_p1;
wire   [63:0] zext_ln93_fu_737_p1;
wire   [63:0] zext_ln101_2_fu_748_p1;
wire   [63:0] zext_ln125_fu_760_p1;
wire   [63:0] zext_ln75_1_fu_647_p1;
wire  signed [63:0] sext_ln95_2_fu_798_p1;
wire  signed [63:0] sext_ln97_fu_809_p1;
wire  signed [63:0] sext_ln95_1_fu_787_p1;
wire   [63:0] zext_ln121_fu_820_p1;
wire   [63:0] zext_ln178_2_fu_897_p1;
wire   [63:0] zext_ln179_fu_911_p1;
wire   [63:0] zext_ln166_fu_925_p1;
wire   [63:0] zext_ln168_2_fu_939_p1;
wire   [63:0] zext_ln154_fu_957_p1;
wire   [63:0] zext_ln155_fu_967_p1;
wire   [63:0] zext_ln86_1_fu_981_p1;
wire   [63:0] zext_ln87_1_fu_995_p1;
wire   [63:0] zext_ln181_fu_1008_p1;
wire   [63:0] zext_ln180_2_fu_1026_p1;
wire  signed [63:0] sext_ln182_fu_1038_p1;
wire   [63:0] zext_ln184_fu_1062_p1;
wire   [63:0] zext_ln183_fu_1066_p1;
wire   [63:0] zext_ln185_fu_1070_p1;
wire   [63:0] zext_ln170_fu_1177_p1;
wire   [63:0] zext_ln169_2_fu_1190_p1;
wire   [63:0] zext_ln173_fu_1219_p1;
wire    ap_CS_fsm_state19;
wire   [63:0] zext_ln159_1_fu_1295_p1;
wire   [63:0] zext_ln160_1_fu_1308_p1;
wire   [63:0] zext_ln161_fu_1328_p1;
wire    ap_CS_fsm_state26;
wire   [63:0] zext_ln88_fu_1612_p1;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state44;
wire  signed [31:0] sext_ln126_fu_1540_p1;
wire    ap_CS_fsm_state48;
wire  signed [31:0] sext_ln113_fu_1566_p1;
wire    ap_CS_fsm_state52;
wire  signed [31:0] sext_ln101_fu_1592_p1;
wire  signed [31:0] sext_ln89_fu_1681_p1;
wire   [7:0] zext_ln77_fu_831_p1;
wire   [31:0] grp_fu_479_p2;
wire   [31:0] grp_fu_551_p2;
wire   [31:0] grp_fu_571_p2;
wire   [31:0] grp_fu_525_p2;
wire   [31:0] grp_fu_591_p2;
wire   [31:0] grp_fu_605_p2;
wire   [6:0] mul_ln106_fu_683_p1;
wire   [14:0] mul_ln106_fu_683_p2;
wire   [13:0] add_ln106_fu_698_p2;
wire   [13:0] add_ln110_fu_709_p2;
wire   [13:0] or_ln148_fu_720_p2;
wire   [13:0] add_ln93_fu_731_p2;
wire   [13:0] add_ln101_3_fu_742_p2;
wire   [13:0] or_ln125_fu_754_p2;
wire   [7:0] zext_ln75_fu_663_p1;
wire   [7:0] add_ln95_fu_771_p2;
wire  signed [7:0] mul_ln95_fu_781_p1;
wire   [14:0] add_ln95_1_fu_792_p2;
wire   [14:0] add_ln97_fu_803_p2;
wire   [14:0] or_ln121_fu_814_p2;
wire   [6:0] or_ln79_fu_848_p2;
wire   [13:0] add_ln178_fu_891_p2;
wire   [14:0] add_ln179_1_fu_906_p2;
wire   [7:0] sext_ln166_fu_916_p0;
wire   [14:0] add_ln166_1_fu_920_p2;
wire   [14:0] zext_ln168_fu_930_p1;
wire   [14:0] add_ln168_fu_934_p2;
wire  signed [14:0] sext_ln154_1_fu_948_p1;
wire   [14:0] add_ln154_1_fu_952_p2;
wire  signed [13:0] sext_ln154_fu_944_p1;
wire   [13:0] add_ln155_fu_962_p2;
wire   [13:0] add_ln86_fu_976_p2;
wire   [13:0] add_ln87_fu_990_p2;
wire   [14:0] zext_ln178_fu_1000_p1;
wire   [14:0] add_ln181_fu_1003_p2;
wire   [14:0] zext_ln180_fu_1017_p1;
wire   [14:0] add_ln180_fu_1021_p2;
wire  signed [13:0] sext_ln179_1_fu_1035_p1;
wire   [13:0] zext_ln180_1_fu_1047_p1;
wire   [31:0] add_ln186_3_fu_1087_p2;
wire   [31:0] add_ln186_6_fu_1093_p2;
wire   [31:0] add_ln186_2_fu_1083_p2;
wire  signed [31:0] mul_ln186_fu_1115_p0;
wire   [64:0] sub_ln186_fu_1131_p2;
wire   [28:0] tmp_37_fu_1136_p4;
wire  signed [31:0] sext_ln186_1_fu_1146_p1;
wire  signed [31:0] sext_ln186_2_fu_1150_p1;
wire   [31:0] select_ln186_fu_1153_p3;
wire   [31:0] sub_ln186_1_fu_1160_p2;
wire   [14:0] add_ln170_fu_1173_p2;
wire   [14:0] zext_ln169_fu_1182_p1;
wire   [14:0] add_ln169_fu_1185_p2;
wire   [13:0] zext_ln168_1_fu_1195_p1;
wire   [13:0] add_ln174_5_fu_1199_p2;
wire   [13:0] zext_ln169_1_fu_1210_p1;
wire   [13:0] add_ln173_fu_1213_p2;
wire  signed [31:0] mul_ln174_fu_1228_p0;
wire   [64:0] sub_ln174_fu_1244_p2;
wire   [29:0] tmp_34_fu_1249_p4;
wire  signed [31:0] sext_ln174_1_fu_1259_p1;
wire  signed [31:0] sext_ln174_2_fu_1263_p1;
wire   [31:0] select_ln174_fu_1266_p3;
wire   [31:0] sub_ln174_1_fu_1273_p2;
wire   [13:0] add_ln159_fu_1290_p2;
wire   [13:0] add_ln160_fu_1303_p2;
wire   [13:0] add_ln162_5_fu_1313_p2;
wire   [13:0] add_ln161_fu_1323_p2;
wire  signed [31:0] mul_ln162_fu_1337_p0;
wire   [64:0] sub_ln162_fu_1353_p2;
wire   [29:0] tmp_31_fu_1358_p4;
wire  signed [31:0] sext_ln162_1_fu_1368_p1;
wire  signed [31:0] sext_ln162_2_fu_1372_p1;
wire   [31:0] select_ln162_fu_1375_p3;
wire   [31:0] sub_ln162_1_fu_1382_p2;
wire  signed [31:0] mul_ln150_fu_1399_p0;
wire   [64:0] sub_ln150_fu_1415_p2;
wire   [29:0] tmp_28_fu_1420_p4;
wire  signed [31:0] sext_ln150_1_fu_1430_p1;
wire  signed [31:0] sext_ln150_2_fu_1434_p1;
wire   [31:0] select_ln150_fu_1437_p3;
wire   [31:0] sub_ln150_1_fu_1444_p2;
wire  signed [31:0] mul_ln138_fu_1461_p0;
wire   [64:0] sub_ln138_fu_1477_p2;
wire   [29:0] tmp_25_fu_1482_p4;
wire  signed [31:0] sext_ln138_1_fu_1492_p1;
wire  signed [31:0] sext_ln138_2_fu_1496_p1;
wire   [31:0] select_ln138_fu_1499_p3;
wire   [31:0] sub_ln138_1_fu_1506_p2;
wire   [30:0] zext_ln126_fu_1519_p1;
wire   [30:0] sub_ln126_1_fu_1523_p2;
wire   [30:0] zext_ln126_1_fu_1529_p1;
wire   [30:0] select_ln126_fu_1533_p3;
wire   [30:0] zext_ln113_fu_1545_p1;
wire   [30:0] sub_ln113_1_fu_1549_p2;
wire   [30:0] zext_ln113_1_fu_1555_p1;
wire   [30:0] select_ln113_fu_1559_p3;
wire   [30:0] zext_ln101_fu_1571_p1;
wire   [30:0] sub_ln101_1_fu_1575_p2;
wire   [30:0] zext_ln101_1_fu_1581_p1;
wire   [30:0] select_ln101_fu_1585_p3;
wire   [13:0] add_ln89_3_fu_1597_p2;
wire   [13:0] add_ln88_fu_1607_p2;
wire   [31:0] add_ln89_2_fu_1623_p2;
wire   [31:0] sub_ln89_fu_1636_p2;
wire   [30:0] zext_ln89_fu_1662_p1;
wire   [30:0] sub_ln89_1_fu_1665_p2;
wire   [30:0] zext_ln89_1_fu_1671_p1;
wire   [30:0] select_ln89_fu_1674_p3;
reg   [55:0] ap_NS_fsm;
wire   [14:0] mul_ln106_fu_683_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 56'd1;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_836_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        i_0_reg_432 <= i_reg_1701;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_432 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        j_0_reg_456 <= j_reg_1813;
    end else if (((icmp_ln75_fu_667_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        j_0_reg_456 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_836_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        phi_mul_reg_444 <= add_ln75_reg_1693;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_444 <= 14'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42))) begin
        reg_485 <= a1_q1;
    end else if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_485 <= a1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_490 <= a1_q0;
    end else if (((1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13))) begin
        reg_490 <= a1_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln75_fu_667_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        a1_addr_10_reg_1795 <= sext_ln95_1_fu_787_p1;
        a1_addr_11_reg_1800[13 : 1] <= zext_ln121_fu_820_p1[13 : 1];
        a1_addr_12_reg_1748[13 : 1] <= zext_ln125_fu_760_p1[13 : 1];
        a1_addr_13_reg_1753 <= zext_ln75_1_fu_647_p1;
        a1_addr_14_reg_1728 <= zext_ln106_1_fu_693_p1;
        a1_addr_15_reg_1733[13 : 1] <= zext_ln148_fu_726_p1[13 : 1];
        a1_addr_4_reg_1738 <= zext_ln93_fu_737_p1;
        a1_addr_5_reg_1784 <= sext_ln95_2_fu_798_p1;
        a1_addr_6_reg_1789 <= sext_ln97_fu_809_p1;
        a1_addr_7_reg_1743 <= zext_ln101_2_fu_748_p1;
        a1_addr_8_reg_1718 <= zext_ln106_2_fu_704_p1;
        a1_addr_9_reg_1723 <= zext_ln110_fu_715_p1;
        b1_addr_1_reg_1758 <= zext_ln101_2_fu_748_p1;
        b1_addr_2_reg_1763 <= zext_ln75_1_fu_647_p1;
        icmp_ln103_reg_1805 <= icmp_ln103_fu_825_p2;
        icmp_ln91_reg_1768 <= icmp_ln91_fu_765_p2;
        mul_ln95_reg_1774 <= mul_ln95_fu_781_p2;
        trunc_ln106_reg_1706 <= trunc_ln106_fu_689_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (icmp_ln91_reg_1768 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        add_ln179_reg_1856 <= grp_fu_468_p2;
        sext_ln179_reg_1861 <= sext_ln179_fu_902_p1;
        zext_ln178_1_reg_1846[6 : 0] <= zext_ln178_1_fu_887_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln182_reg_1921 <= add_ln182_fu_1013_p2;
        add_ln186_reg_1931 <= grp_fu_473_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        add_ln183_reg_1951 <= add_ln183_fu_1051_p2;
        add_ln184_reg_1936 <= add_ln184_fu_1031_p2;
        add_ln185_reg_1946 <= add_ln185_fu_1042_p2;
        add_ln186_1_reg_1961 <= grp_fu_473_p2;
        add_ln186_8_reg_1956 <= add_ln186_8_fu_1056_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln186_5_reg_1996 <= add_ln186_5_fu_1078_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        add_ln186_7_reg_2001 <= add_ln186_7_fu_1098_p2;
        tmp_36_reg_2006 <= add_ln186_7_fu_1098_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln75_reg_1693 <= add_ln75_fu_657_p2;
        i_reg_1701 <= i_fu_673_p2;
        zext_ln75_2_reg_1686[13 : 0] <= zext_ln75_2_fu_653_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        add_ln89_reg_2201 <= add_ln89_fu_1617_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln103_reg_1834 <= and_ln103_fu_871_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln116_reg_1842 <= and_ln116_fu_882_p2;
        icmp_ln116_reg_1838 <= icmp_ln116_fu_876_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        and_ln91_reg_1830 <= and_ln91_fu_866_p2;
        icmp_ln91_1_reg_1826 <= icmp_ln91_1_fu_860_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln77_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln79_reg_1822 <= icmp_ln79_fu_854_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        j_reg_1813 <= j_fu_842_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        mul_ln138_reg_2156[64 : 1] <= mul_ln138_fu_1461_p2[64 : 1];
        tmp_26_reg_2161 <= {{mul_ln138_fu_1461_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        mul_ln150_reg_2135[64 : 1] <= mul_ln150_fu_1399_p2[64 : 1];
        tmp_29_reg_2140 <= {{mul_ln150_fu_1399_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        mul_ln162_reg_2114[64 : 1] <= mul_ln162_fu_1337_p2[64 : 1];
        tmp_32_reg_2119 <= {{mul_ln162_fu_1337_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        mul_ln174_reg_2058[64 : 1] <= mul_ln174_fu_1228_p2[64 : 1];
        tmp_35_reg_2063 <= {{mul_ln174_fu_1228_p2[64:35]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        mul_ln186_reg_2012[64 : 3] <= mul_ln186_fu_1115_p2[64 : 3];
        tmp_38_reg_2017 <= {{mul_ln186_fu_1115_p2[64:36]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_531 <= grp_fu_495_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state15))) begin
        reg_535 <= grp_fu_501_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state28))) begin
        reg_539 <= grp_fu_507_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state29))) begin
        reg_543 <= grp_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state42))) begin
        reg_547 <= grp_fu_519_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_631 <= grp_fu_557_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state30))) begin
        reg_635 <= grp_fu_577_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state43))) begin
        reg_639 <= {{grp_fu_605_p2[31:2]}};
        reg_643 <= {{grp_fu_591_p2[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        se_3_reg_1991 <= a1_q0;
        zext_ln186_reg_1981[13 : 0] <= zext_ln186_fu_1074_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        select_ln138_1_reg_2166 <= select_ln138_1_fu_1512_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        select_ln150_1_reg_2145 <= select_ln150_1_fu_1450_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        select_ln162_1_reg_2124 <= select_ln162_1_fu_1388_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        select_ln174_1_reg_2068 <= select_ln174_1_fu_1279_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        select_ln186_1_reg_2022 <= select_ln186_1_fu_1166_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln91_reg_1768 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        sext_ln166_reg_1871 <= sext_ln166_fu_916_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        tmp_20_reg_2206 <= add_ln89_2_fu_1623_p2[32'd31];
        tmp_2_reg_2211 <= {{sub_ln89_fu_1636_p2[31:2]}};
        tmp_3_reg_2216 <= {{add_ln89_2_fu_1623_p2[31:2]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        tmp_21_reg_2181 <= grp_fu_591_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_22_reg_2176 <= grp_fu_591_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        tmp_23_reg_2171 <= grp_fu_591_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        tmp_24_reg_2150 <= grp_fu_577_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_27_reg_2129 <= grp_fu_577_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_30_reg_2108 <= grp_fu_557_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        tmp_33_reg_2052 <= grp_fu_557_p2[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        zext_ln159_reg_2073[6 : 0] <= zext_ln159_fu_1286_p1[6 : 0];
        zext_ln160_reg_2083[6 : 0] <= zext_ln160_fu_1300_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        zext_ln162_reg_2093[13 : 0] <= zext_ln162_fu_1318_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        zext_ln174_reg_2037[13 : 0] <= zext_ln174_fu_1205_p1[13 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln79_fu_854_p2 == 1'd1) & (icmp_ln77_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        zext_ln86_reg_1896[6 : 0] <= zext_ln86_fu_972_p1[6 : 0];
        zext_ln87_reg_1906[6 : 0] <= zext_ln87_fu_986_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        zext_ln89_2_reg_2186[13 : 0] <= zext_ln89_2_fu_1602_p1[13 : 0];
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        a1_address0 = zext_ln89_2_fu_1602_p1;
    end else if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state35))) begin
        a1_address0 = a1_addr_7_reg_1743;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        a1_address0 = a1_addr_6_reg_1789;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state28))) begin
        a1_address0 = a1_addr_13_reg_1753;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        a1_address0 = a1_addr_15_reg_1733;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        a1_address0 = zext_ln162_fu_1318_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        a1_address0 = zext_ln160_1_fu_1308_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a1_address0 = zext_ln174_fu_1205_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a1_address0 = zext_ln170_fu_1177_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a1_address0 = zext_ln186_fu_1074_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        a1_address0 = zext_ln184_fu_1062_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        a1_address0 = sext_ln182_fu_1038_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a1_address0 = zext_ln180_2_fu_1026_p1;
    end else if (((icmp_ln79_fu_854_p2 == 1'd1) & (icmp_ln77_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address0 = zext_ln86_1_fu_981_p1;
    end else if ((((1'd1 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd1 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln91_1_fu_860_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        a1_address0 = a1_addr_4_reg_1738;
    end else if ((((1'd1 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln116_fu_876_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        a1_address0 = a1_addr_10_reg_1795;
    end else if (((icmp_ln103_reg_1805 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address0 = zext_ln154_fu_957_p1;
    end else if (((icmp_ln91_reg_1768 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address0 = zext_ln166_fu_925_p1;
    end else if (((1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (icmp_ln91_reg_1768 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address0 = zext_ln178_2_fu_897_p1;
    end else begin
        a1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        a1_address1 = zext_ln88_fu_1612_p1;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        a1_address1 = a1_addr_6_reg_1789;
    end else if (((1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state35))) begin
        a1_address1 = a1_addr_9_reg_1723;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state28))) begin
        a1_address1 = a1_addr_12_reg_1748;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        a1_address1 = a1_addr_14_reg_1728;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        a1_address1 = zext_ln161_fu_1328_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        a1_address1 = zext_ln159_1_fu_1295_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        a1_address1 = zext_ln173_fu_1219_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        a1_address1 = zext_ln169_2_fu_1190_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        a1_address1 = zext_ln185_fu_1070_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        a1_address1 = zext_ln183_fu_1066_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        a1_address1 = zext_ln181_fu_1008_p1;
    end else if (((icmp_ln79_fu_854_p2 == 1'd1) & (icmp_ln77_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address1 = zext_ln87_1_fu_995_p1;
    end else if (((1'b1 == ap_CS_fsm_state34) | ((1'd1 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        a1_address1 = a1_addr_5_reg_1784;
    end else if ((((1'd1 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln91_1_fu_860_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        a1_address1 = a1_addr_8_reg_1718;
    end else if ((((1'd1 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln116_fu_876_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        a1_address1 = a1_addr_11_reg_1800;
    end else if (((icmp_ln103_reg_1805 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address1 = zext_ln155_fu_967_p1;
    end else if (((icmp_ln91_reg_1768 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address1 = zext_ln168_2_fu_939_p1;
    end else if (((1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (icmp_ln91_reg_1768 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        a1_address1 = zext_ln179_fu_911_p1;
    end else begin
        a1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | ((icmp_ln79_fu_854_p2 == 1'd1) & (icmp_ln77_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd1 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd1 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd1 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln91_1_fu_860_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln116_fu_876_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln103_reg_1805 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln91_reg_1768 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (icmp_ln91_reg_1768 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        a1_ce0 = 1'b1;
    end else begin
        a1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state13) | ((icmp_ln79_fu_854_p2 == 1'd1) & (icmp_ln77_fu_836_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd1 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd1 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd1 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln91_1_fu_860_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln116_fu_876_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln103_reg_1805 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((icmp_ln91_reg_1768 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (1'b1 == ap_CS_fsm_state3)) | ((1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (icmp_ln91_reg_1768 == 1'd0) & (1'b1 == ap_CS_fsm_state3)))) begin
        a1_ce1 = 1'b1;
    end else begin
        a1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_667_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln75_fu_667_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        b1_address0 = zext_ln89_2_reg_2186;
    end else if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state40))) begin
        b1_address0 = b1_addr_1_reg_1758;
    end else if (((1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state33))) begin
        b1_address0 = b1_addr_2_reg_1763;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        b1_address0 = zext_ln162_reg_2093;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        b1_address0 = zext_ln174_reg_2037;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b1_address0 = zext_ln186_reg_1981;
    end else begin
        b1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state12))) begin
        b1_ce0 = 1'b1;
    end else begin
        b1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state56)) begin
        b1_d0 = sext_ln89_fu_1681_p1;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        b1_d0 = sext_ln101_fu_1592_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        b1_d0 = sext_ln113_fu_1566_p1;
    end else if ((1'b1 == ap_CS_fsm_state44)) begin
        b1_d0 = sext_ln126_fu_1540_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        b1_d0 = select_ln138_1_reg_2166;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        b1_d0 = select_ln150_1_reg_2145;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        b1_d0 = select_ln162_1_reg_2124;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        b1_d0 = select_ln174_1_reg_2068;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        b1_d0 = select_ln186_1_reg_2022;
    end else begin
        b1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state48) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state19) | ((1'd0 == and_ln116_reg_1842) & (icmp_ln116_reg_1838 == 1'd0) & (1'd0 == and_ln103_reg_1834) & (1'd0 == and_ln91_reg_1830) & (icmp_ln91_1_reg_1826 == 1'd0) & (icmp_ln79_reg_1822 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (icmp_ln91_reg_1768 == 1'd0) & (1'b1 == ap_CS_fsm_state12)))) begin
        b1_we0 = 1'b1;
    end else begin
        b1_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln75_fu_667_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((icmp_ln77_fu_836_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if (((icmp_ln91_reg_1768 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else if (((1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (icmp_ln103_reg_1805 == 1'd0) & (icmp_ln91_reg_1768 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((icmp_ln103_reg_1805 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (icmp_ln116_fu_876_p2 == 1'd0) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else if (((icmp_ln116_fu_876_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln91_1_fu_860_p2 == 1'd0) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else if (((icmp_ln91_1_fu_860_p2 == 1'd1) & (1'd0 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else if (((1'd1 == and_ln116_fu_882_p2) & (1'd0 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if (((1'd1 == and_ln103_fu_871_p2) & (1'd0 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else if (((1'd1 == and_ln91_fu_866_p2) & (icmp_ln77_fu_836_p2 == 1'd0) & (icmp_ln79_fu_854_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln101_3_fu_742_p2 = (14'd99 + phi_mul_reg_444);

assign add_ln106_fu_698_p2 = (14'd98 + trunc_ln106_fu_689_p1);

assign add_ln110_fu_709_p2 = (14'd99 + trunc_ln106_fu_689_p1);

assign add_ln154_1_fu_952_p2 = ($signed(sext_ln154_1_fu_948_p1) + $signed(zext_ln75_2_reg_1686));

assign add_ln155_fu_962_p2 = ($signed(sext_ln154_fu_944_p1) + $signed(trunc_ln106_reg_1706));

assign add_ln159_fu_1290_p2 = (zext_ln159_fu_1286_p1 + trunc_ln106_reg_1706);

assign add_ln160_fu_1303_p2 = (zext_ln160_fu_1300_p1 + trunc_ln106_reg_1706);

assign add_ln161_fu_1323_p2 = (zext_ln160_reg_2083 + phi_mul_reg_444);

assign add_ln162_5_fu_1313_p2 = (zext_ln159_reg_2073 + phi_mul_reg_444);

assign add_ln166_1_fu_920_p2 = ($signed(sext_ln166_fu_916_p1) + $signed(zext_ln75_2_reg_1686));

assign add_ln168_fu_934_p2 = ($signed(zext_ln168_fu_930_p1) + $signed(mul_ln95_reg_1774));

assign add_ln169_fu_1185_p2 = ($signed(zext_ln169_fu_1182_p1) + $signed(mul_ln95_reg_1774));

assign add_ln170_fu_1173_p2 = ($signed(sext_ln166_reg_1871) + $signed(mul_ln95_reg_1774));

assign add_ln173_fu_1213_p2 = (zext_ln169_1_fu_1210_p1 + phi_mul_reg_444);

assign add_ln174_5_fu_1199_p2 = (zext_ln168_1_fu_1195_p1 + phi_mul_reg_444);

assign add_ln178_fu_891_p2 = (zext_ln178_1_fu_887_p1 + phi_mul_reg_444);

assign add_ln179_1_fu_906_p2 = ($signed(sext_ln179_fu_902_p1) + $signed(zext_ln75_2_reg_1686));

assign add_ln180_fu_1021_p2 = ($signed(zext_ln180_fu_1017_p1) + $signed(mul_ln95_reg_1774));

assign add_ln181_fu_1003_p2 = ($signed(zext_ln178_fu_1000_p1) + $signed(mul_ln95_reg_1774));

assign add_ln182_fu_1013_p2 = ($signed(sext_ln179_reg_1861) + $signed(mul_ln95_reg_1774));

assign add_ln183_fu_1051_p2 = (zext_ln180_1_fu_1047_p1 + trunc_ln106_reg_1706);

assign add_ln184_fu_1031_p2 = (zext_ln178_1_reg_1846 + trunc_ln106_reg_1706);

assign add_ln185_fu_1042_p2 = ($signed(sext_ln179_1_fu_1035_p1) + $signed(trunc_ln106_reg_1706));

assign add_ln186_2_fu_1083_p2 = (add_ln186_1_reg_1961 + add_ln186_reg_1931);

assign add_ln186_3_fu_1087_p2 = (reg_485 + reg_490);

assign add_ln186_5_fu_1078_p2 = (grp_fu_479_p2 + se_3_reg_1991);

assign add_ln186_6_fu_1093_p2 = (add_ln186_5_reg_1996 + add_ln186_3_fu_1087_p2);

assign add_ln186_7_fu_1098_p2 = (add_ln186_6_fu_1093_p2 + add_ln186_2_fu_1083_p2);

assign add_ln186_8_fu_1056_p2 = (zext_ln180_1_fu_1047_p1 + phi_mul_reg_444);

assign add_ln75_fu_657_p2 = (phi_mul_reg_444 + 14'd100);

assign add_ln86_fu_976_p2 = (trunc_ln106_reg_1706 + zext_ln86_fu_972_p1);

assign add_ln87_fu_990_p2 = (trunc_ln106_reg_1706 + zext_ln87_fu_986_p1);

assign add_ln88_fu_1607_p2 = (phi_mul_reg_444 + zext_ln87_reg_1906);

assign add_ln89_2_fu_1623_p2 = (add_ln89_reg_2201 + grp_fu_525_p2);

assign add_ln89_3_fu_1597_p2 = (phi_mul_reg_444 + zext_ln86_reg_1896);

assign add_ln89_fu_1617_p2 = (a1_q1 + reg_490);

assign add_ln93_fu_731_p2 = (14'd98 + phi_mul_reg_444);

assign add_ln95_1_fu_792_p2 = ($signed(15'd99) + $signed(mul_ln95_fu_781_p2));

assign add_ln95_fu_771_p2 = ($signed(8'd255) + $signed(zext_ln75_fu_663_p1));

assign add_ln97_fu_803_p2 = ($signed(15'd98) + $signed(mul_ln95_fu_781_p2));

assign and_ln103_fu_871_p2 = (icmp_ln91_1_fu_860_p2 & icmp_ln103_reg_1805);

assign and_ln116_fu_882_p2 = (icmp_ln91_reg_1768 & icmp_ln116_fu_876_p2);

assign and_ln91_fu_866_p2 = (icmp_ln91_reg_1768 & icmp_ln91_1_fu_860_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_fu_468_p2 = ($signed(zext_ln77_fu_831_p1) + $signed(8'd255));

assign grp_fu_473_p2 = (a1_q0 + a1_q1);

assign grp_fu_479_p2 = (a1_q1 + a1_q0);

assign grp_fu_495_p2 = (reg_490 + a1_q1);

assign grp_fu_501_p2 = (grp_fu_479_p2 + reg_490);

assign grp_fu_507_p2 = (reg_485 + a1_q1);

assign grp_fu_513_p2 = (grp_fu_479_p2 + reg_485);

assign grp_fu_519_p2 = (reg_485 + a1_q0);

assign grp_fu_525_p2 = (reg_490 + reg_485);

assign grp_fu_551_p2 = (reg_531 + reg_485);

assign grp_fu_557_p2 = (reg_535 + grp_fu_551_p2);

assign grp_fu_571_p2 = (reg_539 + reg_490);

assign grp_fu_577_p2 = (reg_543 + grp_fu_571_p2);

assign grp_fu_591_p2 = (reg_547 + grp_fu_525_p2);

assign grp_fu_605_p2 = (32'd0 - grp_fu_591_p2);

assign i_fu_673_p2 = (i_0_reg_432 + 7'd1);

assign icmp_ln103_fu_825_p2 = ((i_0_reg_432 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_876_p2 = ((j_0_reg_456 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_667_p2 = ((i_0_reg_432 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_836_p2 = ((j_0_reg_456 == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_854_p2 = ((or_ln79_fu_848_p2 == 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln91_1_fu_860_p2 = ((j_0_reg_456 == 7'd99) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_765_p2 = ((i_0_reg_432 == 7'd99) ? 1'b1 : 1'b0);

assign j_fu_842_p2 = (j_0_reg_456 + 7'd1);

assign mul_ln106_fu_683_p1 = mul_ln106_fu_683_p10;

assign mul_ln106_fu_683_p10 = i_fu_673_p2;

assign mul_ln106_fu_683_p2 = (15'd100 * mul_ln106_fu_683_p1);

assign mul_ln138_fu_1461_p0 = reg_635;

assign mul_ln138_fu_1461_p2 = ($signed(mul_ln138_fu_1461_p0) * $signed(65'h155555556));

assign mul_ln150_fu_1399_p0 = reg_635;

assign mul_ln150_fu_1399_p2 = ($signed(mul_ln150_fu_1399_p0) * $signed(65'h155555556));

assign mul_ln162_fu_1337_p0 = reg_631;

assign mul_ln162_fu_1337_p2 = ($signed(mul_ln162_fu_1337_p0) * $signed(65'h155555556));

assign mul_ln174_fu_1228_p0 = reg_631;

assign mul_ln174_fu_1228_p2 = ($signed(mul_ln174_fu_1228_p0) * $signed(65'h155555556));

assign mul_ln186_fu_1115_p0 = add_ln186_7_reg_2001;

assign mul_ln186_fu_1115_p2 = ($signed(mul_ln186_fu_1115_p0) * $signed(65'h1C71C71C8));

assign mul_ln95_fu_781_p1 = add_ln95_fu_771_p2;

assign mul_ln95_fu_781_p2 = ($signed({{1'b0}, {15'd100}}) * $signed(mul_ln95_fu_781_p1));

assign or_ln121_fu_814_p2 = (mul_ln95_fu_781_p2 | 15'd1);

assign or_ln125_fu_754_p2 = (phi_mul_reg_444 | 14'd1);

assign or_ln148_fu_720_p2 = (trunc_ln106_fu_689_p1 | 14'd1);

assign or_ln79_fu_848_p2 = (j_0_reg_456 | i_0_reg_432);

assign select_ln101_fu_1585_p3 = ((tmp_21_reg_2181[0:0] === 1'b1) ? sub_ln101_1_fu_1575_p2 : zext_ln101_1_fu_1581_p1);

assign select_ln113_fu_1559_p3 = ((tmp_22_reg_2176[0:0] === 1'b1) ? sub_ln113_1_fu_1549_p2 : zext_ln113_1_fu_1555_p1);

assign select_ln126_fu_1533_p3 = ((tmp_23_reg_2171[0:0] === 1'b1) ? sub_ln126_1_fu_1523_p2 : zext_ln126_1_fu_1529_p1);

assign select_ln138_1_fu_1512_p3 = ((tmp_24_reg_2150[0:0] === 1'b1) ? sub_ln138_1_fu_1506_p2 : sext_ln138_2_fu_1496_p1);

assign select_ln138_fu_1499_p3 = ((tmp_24_reg_2150[0:0] === 1'b1) ? sext_ln138_1_fu_1492_p1 : sext_ln138_2_fu_1496_p1);

assign select_ln150_1_fu_1450_p3 = ((tmp_27_reg_2129[0:0] === 1'b1) ? sub_ln150_1_fu_1444_p2 : sext_ln150_2_fu_1434_p1);

assign select_ln150_fu_1437_p3 = ((tmp_27_reg_2129[0:0] === 1'b1) ? sext_ln150_1_fu_1430_p1 : sext_ln150_2_fu_1434_p1);

assign select_ln162_1_fu_1388_p3 = ((tmp_30_reg_2108[0:0] === 1'b1) ? sub_ln162_1_fu_1382_p2 : sext_ln162_2_fu_1372_p1);

assign select_ln162_fu_1375_p3 = ((tmp_30_reg_2108[0:0] === 1'b1) ? sext_ln162_1_fu_1368_p1 : sext_ln162_2_fu_1372_p1);

assign select_ln174_1_fu_1279_p3 = ((tmp_33_reg_2052[0:0] === 1'b1) ? sub_ln174_1_fu_1273_p2 : sext_ln174_2_fu_1263_p1);

assign select_ln174_fu_1266_p3 = ((tmp_33_reg_2052[0:0] === 1'b1) ? sext_ln174_1_fu_1259_p1 : sext_ln174_2_fu_1263_p1);

assign select_ln186_1_fu_1166_p3 = ((tmp_36_reg_2006[0:0] === 1'b1) ? sub_ln186_1_fu_1160_p2 : sext_ln186_2_fu_1150_p1);

assign select_ln186_fu_1153_p3 = ((tmp_36_reg_2006[0:0] === 1'b1) ? sext_ln186_1_fu_1146_p1 : sext_ln186_2_fu_1150_p1);

assign select_ln89_fu_1674_p3 = ((tmp_20_reg_2206[0:0] === 1'b1) ? sub_ln89_1_fu_1665_p2 : zext_ln89_1_fu_1671_p1);

assign sext_ln101_fu_1592_p1 = $signed(select_ln101_fu_1585_p3);

assign sext_ln113_fu_1566_p1 = $signed(select_ln113_fu_1559_p3);

assign sext_ln126_fu_1540_p1 = $signed(select_ln126_fu_1533_p3);

assign sext_ln138_1_fu_1492_p1 = $signed(tmp_25_fu_1482_p4);

assign sext_ln138_2_fu_1496_p1 = $signed(tmp_26_reg_2161);

assign sext_ln150_1_fu_1430_p1 = $signed(tmp_28_fu_1420_p4);

assign sext_ln150_2_fu_1434_p1 = $signed(tmp_29_reg_2140);

assign sext_ln154_1_fu_948_p1 = grp_fu_468_p2;

assign sext_ln154_fu_944_p1 = grp_fu_468_p2;

assign sext_ln162_1_fu_1368_p1 = $signed(tmp_31_fu_1358_p4);

assign sext_ln162_2_fu_1372_p1 = $signed(tmp_32_reg_2119);

assign sext_ln166_fu_916_p0 = grp_fu_468_p2;

assign sext_ln166_fu_916_p1 = $signed(sext_ln166_fu_916_p0);

assign sext_ln174_1_fu_1259_p1 = $signed(tmp_34_fu_1249_p4);

assign sext_ln174_2_fu_1263_p1 = $signed(tmp_35_reg_2063);

assign sext_ln179_1_fu_1035_p1 = add_ln179_reg_1856;

assign sext_ln179_fu_902_p1 = grp_fu_468_p2;

assign sext_ln182_fu_1038_p1 = $signed(add_ln182_reg_1921);

assign sext_ln186_1_fu_1146_p1 = $signed(tmp_37_fu_1136_p4);

assign sext_ln186_2_fu_1150_p1 = $signed(tmp_38_reg_2017);

assign sext_ln89_fu_1681_p1 = $signed(select_ln89_fu_1674_p3);

assign sext_ln95_1_fu_787_p1 = mul_ln95_fu_781_p2;

assign sext_ln95_2_fu_798_p1 = $signed(add_ln95_1_fu_792_p2);

assign sext_ln97_fu_809_p1 = $signed(add_ln97_fu_803_p2);

assign sub_ln101_1_fu_1575_p2 = (31'd0 - zext_ln101_fu_1571_p1);

assign sub_ln113_1_fu_1549_p2 = (31'd0 - zext_ln113_fu_1545_p1);

assign sub_ln126_1_fu_1523_p2 = (31'd0 - zext_ln126_fu_1519_p1);

assign sub_ln138_1_fu_1506_p2 = (32'd0 - select_ln138_fu_1499_p3);

assign sub_ln138_fu_1477_p2 = (65'd0 - mul_ln138_reg_2156);

assign sub_ln150_1_fu_1444_p2 = (32'd0 - select_ln150_fu_1437_p3);

assign sub_ln150_fu_1415_p2 = (65'd0 - mul_ln150_reg_2135);

assign sub_ln162_1_fu_1382_p2 = (32'd0 - select_ln162_fu_1375_p3);

assign sub_ln162_fu_1353_p2 = (65'd0 - mul_ln162_reg_2114);

assign sub_ln174_1_fu_1273_p2 = (32'd0 - select_ln174_fu_1266_p3);

assign sub_ln174_fu_1244_p2 = (65'd0 - mul_ln174_reg_2058);

assign sub_ln186_1_fu_1160_p2 = (32'd0 - select_ln186_fu_1153_p3);

assign sub_ln186_fu_1131_p2 = (65'd0 - mul_ln186_reg_2012);

assign sub_ln89_1_fu_1665_p2 = (31'd0 - zext_ln89_fu_1662_p1);

assign sub_ln89_fu_1636_p2 = (32'd0 - add_ln89_2_fu_1623_p2);

assign tmp_25_fu_1482_p4 = {{sub_ln138_fu_1477_p2[64:35]}};

assign tmp_28_fu_1420_p4 = {{sub_ln150_fu_1415_p2[64:35]}};

assign tmp_31_fu_1358_p4 = {{sub_ln162_fu_1353_p2[64:35]}};

assign tmp_34_fu_1249_p4 = {{sub_ln174_fu_1244_p2[64:35]}};

assign tmp_37_fu_1136_p4 = {{sub_ln186_fu_1131_p2[64:36]}};

assign trunc_ln106_fu_689_p1 = mul_ln106_fu_683_p2[13:0];

assign zext_ln101_1_fu_1581_p1 = reg_643;

assign zext_ln101_2_fu_748_p1 = add_ln101_3_fu_742_p2;

assign zext_ln101_fu_1571_p1 = reg_639;

assign zext_ln106_1_fu_693_p1 = mul_ln106_fu_683_p2;

assign zext_ln106_2_fu_704_p1 = add_ln106_fu_698_p2;

assign zext_ln110_fu_715_p1 = add_ln110_fu_709_p2;

assign zext_ln113_1_fu_1555_p1 = reg_643;

assign zext_ln113_fu_1545_p1 = reg_639;

assign zext_ln121_fu_820_p1 = or_ln121_fu_814_p2;

assign zext_ln125_fu_760_p1 = or_ln125_fu_754_p2;

assign zext_ln126_1_fu_1529_p1 = reg_643;

assign zext_ln126_fu_1519_p1 = reg_639;

assign zext_ln148_fu_726_p1 = or_ln148_fu_720_p2;

assign zext_ln154_fu_957_p1 = add_ln154_1_fu_952_p2;

assign zext_ln155_fu_967_p1 = add_ln155_fu_962_p2;

assign zext_ln159_1_fu_1295_p1 = add_ln159_fu_1290_p2;

assign zext_ln159_fu_1286_p1 = j_0_reg_456;

assign zext_ln160_1_fu_1308_p1 = add_ln160_fu_1303_p2;

assign zext_ln160_fu_1300_p1 = j_reg_1813;

assign zext_ln161_fu_1328_p1 = add_ln161_fu_1323_p2;

assign zext_ln162_fu_1318_p1 = add_ln162_5_fu_1313_p2;

assign zext_ln166_fu_925_p1 = add_ln166_1_fu_920_p2;

assign zext_ln168_1_fu_1195_p1 = j_0_reg_456;

assign zext_ln168_2_fu_939_p1 = add_ln168_fu_934_p2;

assign zext_ln168_fu_930_p1 = j_0_reg_456;

assign zext_ln169_1_fu_1210_p1 = j_reg_1813;

assign zext_ln169_2_fu_1190_p1 = add_ln169_fu_1185_p2;

assign zext_ln169_fu_1182_p1 = j_reg_1813;

assign zext_ln170_fu_1177_p1 = add_ln170_fu_1173_p2;

assign zext_ln173_fu_1219_p1 = add_ln173_fu_1213_p2;

assign zext_ln174_fu_1205_p1 = add_ln174_5_fu_1199_p2;

assign zext_ln178_1_fu_887_p1 = j_fu_842_p2;

assign zext_ln178_2_fu_897_p1 = add_ln178_fu_891_p2;

assign zext_ln178_fu_1000_p1 = j_reg_1813;

assign zext_ln179_fu_911_p1 = add_ln179_1_fu_906_p2;

assign zext_ln180_1_fu_1047_p1 = j_0_reg_456;

assign zext_ln180_2_fu_1026_p1 = add_ln180_fu_1021_p2;

assign zext_ln180_fu_1017_p1 = j_0_reg_456;

assign zext_ln181_fu_1008_p1 = add_ln181_fu_1003_p2;

assign zext_ln183_fu_1066_p1 = add_ln183_reg_1951;

assign zext_ln184_fu_1062_p1 = add_ln184_reg_1936;

assign zext_ln185_fu_1070_p1 = add_ln185_reg_1946;

assign zext_ln186_fu_1074_p1 = add_ln186_8_reg_1956;

assign zext_ln75_1_fu_647_p1 = phi_mul_reg_444;

assign zext_ln75_2_fu_653_p1 = phi_mul_reg_444;

assign zext_ln75_fu_663_p1 = i_0_reg_432;

assign zext_ln77_fu_831_p1 = j_0_reg_456;

assign zext_ln86_1_fu_981_p1 = add_ln86_fu_976_p2;

assign zext_ln86_fu_972_p1 = j_0_reg_456;

assign zext_ln87_1_fu_995_p1 = add_ln87_fu_990_p2;

assign zext_ln87_fu_986_p1 = j_fu_842_p2;

assign zext_ln88_fu_1612_p1 = add_ln88_fu_1607_p2;

assign zext_ln89_1_fu_1671_p1 = tmp_3_reg_2216;

assign zext_ln89_2_fu_1602_p1 = add_ln89_3_fu_1597_p2;

assign zext_ln89_fu_1662_p1 = tmp_2_reg_2211;

assign zext_ln93_fu_737_p1 = add_ln93_fu_731_p2;

always @ (posedge ap_clk) begin
    zext_ln75_2_reg_1686[14] <= 1'b0;
    a1_addr_15_reg_1733[0] <= 1'b1;
    a1_addr_12_reg_1748[0] <= 1'b1;
    a1_addr_11_reg_1800[0] <= 1'b1;
    zext_ln178_1_reg_1846[13:7] <= 7'b0000000;
    zext_ln86_reg_1896[13:7] <= 7'b0000000;
    zext_ln87_reg_1906[13:7] <= 7'b0000000;
    zext_ln186_reg_1981[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    mul_ln186_reg_2012[2:0] <= 3'b000;
    zext_ln174_reg_2037[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    mul_ln174_reg_2058[0] <= 1'b0;
    zext_ln159_reg_2073[13:7] <= 7'b0000000;
    zext_ln160_reg_2083[13:7] <= 7'b0000000;
    zext_ln162_reg_2093[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
    mul_ln162_reg_2114[0] <= 1'b0;
    mul_ln150_reg_2135[0] <= 1'b0;
    mul_ln138_reg_2156[0] <= 1'b0;
    zext_ln89_2_reg_2186[63:14] <= 50'b00000000000000000000000000000000000000000000000000;
end

endmodule //blurf
