#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr  3 18:35:46 2025
# Process ID: 1348
# Current directory: C:/FPGA_Harman2/0403stopwatch/0403stopwatch.runs/synth_1
# Command line: vivado.exe -log top_counter_up_down.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_counter_up_down.tcl
# Log file: C:/FPGA_Harman2/0403stopwatch/0403stopwatch.runs/synth_1/top_counter_up_down.vds
# Journal file: C:/FPGA_Harman2/0403stopwatch/0403stopwatch.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_counter_up_down.tcl -notrace
Command: synth_design -top top_counter_up_down -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10856
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.930 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_counter_up_down' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:3]
INFO: [Synth 8-6157] synthesizing module 'btn_debounce' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Source/btn_debounce.v:2]
WARNING: [Synth 8-567] referenced signal 'q_reg' should be on the sensitivity list [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Source/btn_debounce.v:24]
INFO: [Synth 8-6155] done synthesizing module 'btn_debounce' (1#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Source/btn_debounce.v:2]
INFO: [Synth 8-6157] synthesizing module 'ASCII' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:167]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:185]
INFO: [Synth 8-6155] done synthesizing module 'ASCII' (2#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:167]
INFO: [Synth 8-6157] synthesizing module 'counter_up_down' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:384]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:460]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz' (3#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:460]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:416]
INFO: [Synth 8-6155] done synthesizing module 'counter' (4#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:416]
INFO: [Synth 8-6155] done synthesizing module 'counter_up_down' (5#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:384]
WARNING: [Synth 8-7071] port 'st_mode' of module 'counter_up_down' is unconnected for instance 'U_Counter1' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:65]
WARNING: [Synth 8-7023] instance 'U_Counter1' of module 'counter_up_down' has 7 connections declared, but only 6 given [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:65]
INFO: [Synth 8-6157] synthesizing module 'control_unit' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:197]
	Parameter STOP bound to: 0 - type: integer 
	Parameter RUN bound to: 1 - type: integer 
	Parameter CLEAR bound to: 2 - type: integer 
	Parameter IDLE bound to: 0 - type: integer 
	Parameter ECHO bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:296]
INFO: [Synth 8-155] case statement is not full and has no default [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:324]
INFO: [Synth 8-6155] done synthesizing module 'control_unit' (6#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:197]
INFO: [Synth 8-6157] synthesizing module 'fndController' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:3]
INFO: [Synth 8-6157] synthesizing module 'clk_div_1khz' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:85]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_1khz' (7#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:85]
INFO: [Synth 8-6157] synthesizing module 'counter_2bit' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:108]
INFO: [Synth 8-6155] done synthesizing module 'counter_2bit' (8#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:108]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:125]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (9#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:125]
INFO: [Synth 8-6157] synthesizing module 'digitSplitter' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:140]
INFO: [Synth 8-6155] done synthesizing module 'digitSplitter' (10#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:140]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:153]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1' (11#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:153]
INFO: [Synth 8-6157] synthesizing module 'BCDtoSEG_decoder' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:172]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:177]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoSEG_decoder' (12#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:172]
INFO: [Synth 8-6157] synthesizing module 'mux_4x1_1bit' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'mux_4x1_1bit' (13#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:68]
INFO: [Synth 8-6155] done synthesizing module 'fndController' (14#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/fndController1.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baud_rate' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:243]
	Parameter BAUD bound to: 650 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'baud_rate' (15#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:243]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:68]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (16#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:68]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:164]
	Parameter IDLE bound to: 0 - type: integer 
	Parameter START bound to: 1 - type: integer 
	Parameter DATA bound to: 2 - type: integer 
	Parameter DONE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (17#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:164]
INFO: [Synth 8-6155] done synthesizing module 'uart' (18#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'stopwatch_counter' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:492]
INFO: [Synth 8-6155] done synthesizing module 'stopwatch_counter' (19#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:492]
INFO: [Synth 8-6157] synthesizing module 'clk_div_10hz_stopwatch' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:534]
INFO: [Synth 8-6155] done synthesizing module 'clk_div_10hz_stopwatch' (20#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:534]
INFO: [Synth 8-6157] synthesizing module 'mux2x1' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:152]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:159]
INFO: [Synth 8-6155] done synthesizing module 'mux2x1' (21#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:152]
INFO: [Synth 8-6157] synthesizing module 'comp_dot' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:353]
INFO: [Synth 8-226] default block is never used [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:360]
INFO: [Synth 8-6155] done synthesizing module 'comp_dot' (22#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:353]
INFO: [Synth 8-6155] done synthesizing module 'top_counter_up_down' (23#1) [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1103.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.930 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1103.930 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1103.930 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master1.xdc]
Finished Parsing XDC File [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/constrs_1/imports/Downloads/MY_Basys-3-Master1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_counter_up_down_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_counter_up_down_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1179.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1179.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.645 ; gain = 75.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.645 ; gain = 75.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.645 ; gain = 75.715
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_st_reg' in module 'control_unit'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                               00
                     RUN |                               01 |                               01
                   CLEAR |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'control_unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    STOP |                               00 |                               00
                     RUN |                               01 |                               01
                   CLEAR |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_st_reg' using encoding 'sequential' in module 'control_unit'
WARNING: [Synth 8-327] inferring latch for variable 'tx_data_reg' [C:/FPGA_Harman2/0403stopwatch/0403stopwatch.srcs/sources_1/imports/Downloads/counter_up_down1.v:262]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
                   START |                               01 |                               01
                    DATA |                               10 |                               10
                    DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1179.645 ; gain = 75.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   24 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 5     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 3     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 2     
	               18 Bit    Registers := 5     
	               17 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 13    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   24 Bit        Muxes := 4     
	   2 Input   18 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 6     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 6     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
	   6 Input    1 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 19    
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1201.230 ; gain = 97.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1201.230 ; gain = 97.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1208.375 ; gain = 104.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1217.887 ; gain = 113.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1232.738 ; gain = 128.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.738 ; gain = 128.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.738 ; gain = 128.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.738 ; gain = 128.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.738 ; gain = 128.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.738 ; gain = 128.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    73|
|3     |LUT1   |    26|
|4     |LUT2   |   165|
|5     |LUT3   |    57|
|6     |LUT4   |    85|
|7     |LUT5   |    98|
|8     |LUT6   |   194|
|9     |FDCE   |   296|
|10    |FDRE   |     6|
|11    |LD     |     8|
|12    |IBUF   |     8|
|13    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.738 ; gain = 128.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 1232.738 ; gain = 53.094
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1232.738 ; gain = 128.809
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1244.863 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 81 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1244.863 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
75 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 1244.863 ; gain = 140.934
INFO: [Common 17-1381] The checkpoint 'C:/FPGA_Harman2/0403stopwatch/0403stopwatch.runs/synth_1/top_counter_up_down.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_counter_up_down_utilization_synth.rpt -pb top_counter_up_down_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr  3 18:36:16 2025...
