--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml RACIMOStorm.twx RACIMOStorm.ncd -o RACIMOStorm.twr
RACIMOStorm.pcf -ucf FPGA.ucf

Design file:              RACIMOStorm.ncd
Physical constraint file: RACIMOStorm.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
DQ_BIDIR<0> |    2.317(R)|      SLOW  |   -0.904(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<1> |    1.949(R)|      SLOW  |   -0.594(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<2> |    1.782(R)|      SLOW  |   -0.440(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<3> |    1.997(R)|      SLOW  |   -0.626(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<4> |    2.180(R)|      SLOW  |   -0.795(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<5> |    2.859(R)|      SLOW  |   -1.208(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<6> |    3.188(R)|      SLOW  |   -1.327(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<7> |    3.013(R)|      SLOW  |   -1.275(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<8> |    1.629(R)|      SLOW  |   -0.292(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<9> |    1.592(R)|      SLOW  |   -0.256(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<10>|    1.973(R)|      SLOW  |   -0.618(R)|      SLOW  |CLK_BUFGP         |   0.000|
DQ_BIDIR<11>|    2.251(R)|      SLOW  |   -0.855(R)|      FAST  |CLK_BUFGP         |   0.000|
FROM_RP     |    3.927(R)|      SLOW  |   -1.501(R)|      FAST  |CLK_BUFGP         |   0.000|
RESET       |    2.486(R)|      SLOW  |   -0.499(R)|      SLOW  |CLK_BUFGP         |   0.000|
SCL         |    1.398(R)|      SLOW  |    0.066(R)|      SLOW  |CLK_BUFGP         |   0.000|
SDA         |    1.999(R)|      SLOW  |   -0.501(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW0         |    5.832(R)|      SLOW  |   -1.398(R)|      FAST  |CLK_BUFGP         |   0.000|
SW1         |    5.682(R)|      SLOW  |   -0.930(R)|      FAST  |CLK_BUFGP         |   0.000|
SW2         |    5.394(R)|      SLOW  |   -1.348(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
A<0>        |        17.254(R)|      SLOW  |         5.149(R)|      FAST  |CLK_BUFGP         |   0.000|
A<1>        |        16.698(R)|      SLOW  |         4.791(R)|      FAST  |CLK_BUFGP         |   0.000|
A<2>        |        16.558(R)|      SLOW  |         4.575(R)|      FAST  |CLK_BUFGP         |   0.000|
A<3>        |        17.054(R)|      SLOW  |         4.687(R)|      FAST  |CLK_BUFGP         |   0.000|
A<4>        |        16.415(R)|      SLOW  |         4.699(R)|      FAST  |CLK_BUFGP         |   0.000|
A<5>        |        16.730(R)|      SLOW  |         4.758(R)|      FAST  |CLK_BUFGP         |   0.000|
A<6>        |        16.286(R)|      SLOW  |         4.751(R)|      FAST  |CLK_BUFGP         |   0.000|
A<7>        |        16.738(R)|      SLOW  |         4.551(R)|      FAST  |CLK_BUFGP         |   0.000|
A<8>        |        17.004(R)|      SLOW  |         4.880(R)|      FAST  |CLK_BUFGP         |   0.000|
A<9>        |        17.053(R)|      SLOW  |         4.750(R)|      FAST  |CLK_BUFGP         |   0.000|
A<10>       |        16.489(R)|      SLOW  |         5.019(R)|      FAST  |CLK_BUFGP         |   0.000|
A<11>       |        17.599(R)|      SLOW  |         4.961(R)|      FAST  |CLK_BUFGP         |   0.000|
A<12>       |        15.787(R)|      SLOW  |         4.542(R)|      FAST  |CLK_BUFGP         |   0.000|
A<13>       |        17.291(R)|      SLOW  |         4.639(R)|      FAST  |CLK_BUFGP         |   0.000|
A<14>       |        16.646(R)|      SLOW  |         4.452(R)|      FAST  |CLK_BUFGP         |   0.000|
CE          |        17.952(R)|      SLOW  |         4.758(R)|      FAST  |CLK_BUFGP         |   0.000|
CLK_ADC     |        11.035(R)|      SLOW  |         4.958(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<0> |        18.224(R)|      SLOW  |         5.080(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<1> |        17.742(R)|      SLOW  |         4.913(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<2> |        17.827(R)|      SLOW  |         4.708(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<3> |        17.569(R)|      SLOW  |         4.798(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<4> |        15.861(R)|      SLOW  |         4.923(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<5> |        15.824(R)|      SLOW  |         4.653(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<6> |        16.421(R)|      SLOW  |         4.750(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<7> |        16.267(R)|      SLOW  |         4.758(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<8> |        17.708(R)|      SLOW  |         4.852(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<9> |        17.955(R)|      SLOW  |         4.868(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<10>|        18.345(R)|      SLOW  |         4.923(R)|      FAST  |CLK_BUFGP         |   0.000|
DQ_BIDIR<11>|        16.907(R)|      SLOW  |         4.678(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<0>      |        11.182(R)|      SLOW  |         4.672(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<1>      |        11.182(R)|      SLOW  |         4.672(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<2>      |        11.461(R)|      SLOW  |         4.675(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<3>      |        10.893(R)|      SLOW  |         4.376(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<4>      |        11.721(R)|      SLOW  |         4.781(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<5>      |        11.461(R)|      SLOW  |         4.403(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<6>      |        11.196(R)|      SLOW  |         4.529(R)|      FAST  |CLK_BUFGP         |   0.000|
LED<7>      |        11.012(R)|      SLOW  |         4.431(R)|      FAST  |CLK_BUFGP         |   0.000|
OE          |        17.587(R)|      SLOW  |         4.518(R)|      FAST  |CLK_BUFGP         |   0.000|
SDA         |        11.094(R)|      SLOW  |         4.529(R)|      FAST  |CLK_BUFGP         |   0.000|
TO_RP       |        12.740(R)|      SLOW  |         5.418(R)|      FAST  |CLK_BUFGP         |   0.000|
WE          |        15.432(R)|      SLOW  |         5.107(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.312|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
D<0>           |DQ_BIDIR<0>    |   10.863|
D<1>           |DQ_BIDIR<1>    |   11.668|
D<2>           |DQ_BIDIR<2>    |   10.217|
D<3>           |DQ_BIDIR<3>    |   11.600|
D<4>           |DQ_BIDIR<4>    |   11.808|
D<5>           |DQ_BIDIR<5>    |   12.044|
D<6>           |DQ_BIDIR<6>    |   13.431|
D<7>           |DQ_BIDIR<7>    |   12.450|
D<8>           |DQ_BIDIR<8>    |   11.494|
D<9>           |DQ_BIDIR<9>    |   11.272|
D<10>          |DQ_BIDIR<10>   |   12.163|
D<11>          |DQ_BIDIR<11>   |   13.408|
---------------+---------------+---------+


Analysis completed Sat May  2 17:55:41 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 386 MB



