/**********************************************************************/
/*   ____  ____                                                       */
/*  /   /\/   /                                                       */
/* /___/  \  /                                                        */
/* \   \   \/                                                       */
/*  \   \        Copyright (c) 2003-2009 Xilinx, Inc.                */
/*  /   /          All Right Reserved.                                 */
/* /---/   /\                                                         */
/* \   \  /  \                                                      */
/*  \___\/\___\                                                    */
/***********************************************************************/

/* This file is designed for use with ISim build 0x7708f090 */

#define XSI_HIDE_SYMBOL_SPEC true
#include "xsi.h"
#include <memory.h>
#ifdef __GNUC__
#include <stdlib.h>
#else
#include <malloc.h>
#define alloca _alloca
#endif




extern void simprims_ver_m_00000000001160127574_0897309690_2295917942_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2295917942", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2295917942.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1431188723_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1431188723", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1431188723.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_0844634370_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_0844634370", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_0844634370.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1672912210_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1672912210", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1672912210.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3189785815_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3189785815", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3189785815.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_1373777897_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_1373777897", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_1373777897.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3782195178_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3782195178", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3782195178.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_2356475500_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_2356475500", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_2356475500.didat");
}

extern void simprims_ver_m_00000000001160127574_0897309690_3277013647_init()
{
	xsi_register_didat("simprims_ver_m_00000000001160127574_0897309690_3277013647", "isim/Design_Design_sch_tb_isim_par.exe.sim/simprims_ver/m_00000000001160127574_0897309690_3277013647.didat");
}
