Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue May  6 19:56:15 2025
| Host         : Prestige14 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/mat_mul_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xcu50-fsvh2104-2-e
| Speed File   : -2
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------+------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
|                Instance                |                        Module                        | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+----------------------------------------+------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
| bd_0_wrapper                           |                                                (top) |        159 |        151 |       0 |    8 | 199 |      0 |      0 |    0 |          6 |
|   bd_0_i                               |                                                 bd_0 |        159 |        151 |       0 |    8 | 199 |      0 |      0 |    0 |          6 |
|     hls_inst                           |                                      bd_0_hls_inst_0 |        159 |        151 |       0 |    8 | 199 |      0 |      0 |    0 |          6 |
|       (hls_inst)                       |                                      bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |   0 |      0 |      0 |    0 |          0 |
|       inst                             |                              bd_0_hls_inst_0_mat_mul |        159 |        151 |       0 |    8 | 199 |      0 |      0 |    0 |          6 |
|         (inst)                         |                              bd_0_hls_inst_0_mat_mul |         73 |         65 |       0 |    8 | 135 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                |                bd_0_hls_inst_0_mat_mul_control_s_axi |         25 |         25 |       0 |    0 |  28 |      0 |      0 |    0 |          0 |
|         flow_control_loop_delay_pipe_U | bd_0_hls_inst_0_mat_mul_flow_control_loop_delay_pipe |         31 |         31 |       0 |    0 |   2 |      0 |      0 |    0 |          0 |
|         mul_32s_32s_32_2_1_U1          |           bd_0_hls_inst_0_mat_mul_mul_32s_32s_32_2_1 |         15 |         15 |       0 |    0 |  17 |      0 |      0 |    0 |          3 |
|         mul_32s_32s_32_2_1_U2          |         bd_0_hls_inst_0_mat_mul_mul_32s_32s_32_2_1_0 |         16 |         16 |       0 |    0 |  17 |      0 |      0 |    0 |          3 |
+----------------------------------------+------------------------------------------------------+------------+------------+---------+------+-----+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


