{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769732532667 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769732532668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 29 18:22:12 2026 " "Processing started: Thu Jan 29 18:22:12 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769732532668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732532668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Minilab0 -c Minilab0" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732532668 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769732533484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769732533485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_IP " "Found entity 1: FIFO_IP" {  } { { "FIFO_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/FIFO_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546145 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "FIFO_IP FIFO_IP_bb.v(35) " "Verilog HDL error at FIFO_IP_bb.v(35): module \"FIFO_IP\" cannot be declared more than once" {  } { { "FIFO_IP_bb.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/FIFO_IP_bb.v" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1769732546150 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FIFO_IP FIFO_IP.v(40) " "HDL info at FIFO_IP.v(40): see declaration for object \"FIFO_IP\"" {  } { { "FIFO_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/FIFO_IP.v" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769732546151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ip_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file fifo_ip_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546152 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" FIFO_IP_inst.v(1) " "Verilog HDL syntax error at FIFO_IP_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "FIFO_IP_inst.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/FIFO_IP_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1769732546156 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects FIFO_IP_inst.v(1) " "Verilog HDL error at FIFO_IP_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "FIFO_IP_inst.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/FIFO_IP_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1769732546157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ip_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file fifo_ip_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546157 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "FIFO_IP FIFO_IP_syn.v(1239) " "Verilog HDL error at FIFO_IP_syn.v(1239): module \"FIFO_IP\" cannot be declared more than once" {  } { { "FIFO_IP_syn.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/FIFO_IP_syn.v" 1239 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1769732546165 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "FIFO_IP FIFO_IP.v(40) " "HDL info at FIFO_IP.v(40): see declaration for object \"FIFO_IP\"" {  } { { "FIFO_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/FIFO_IP.v" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769732546166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ip_syn.v 0 0 " "Found 0 design units, including 0 entities, in source file fifo_ip_syn.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_add_sub_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_ADD_SUB_IP " "Found entity 1: LPM_ADD_SUB_IP" {  } { { "LPM_ADD_SUB_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_ADD_SUB_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546170 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "LPM_ADD_SUB_IP LPM_ADD_SUB_IP_bb.v(35) " "Verilog HDL error at LPM_ADD_SUB_IP_bb.v(35): module \"LPM_ADD_SUB_IP\" cannot be declared more than once" {  } { { "LPM_ADD_SUB_IP_bb.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_ADD_SUB_IP_bb.v" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1769732546173 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "LPM_ADD_SUB_IP LPM_ADD_SUB_IP.v(40) " "HDL info at LPM_ADD_SUB_IP.v(40): see declaration for object \"LPM_ADD_SUB_IP\"" {  } { { "LPM_ADD_SUB_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_ADD_SUB_IP.v" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769732546173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_ip_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_add_sub_ip_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546174 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" LPM_ADD_SUB_IP_inst.v(1) " "Verilog HDL syntax error at LPM_ADD_SUB_IP_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "LPM_ADD_SUB_IP_inst.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_ADD_SUB_IP_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1769732546176 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects LPM_ADD_SUB_IP_inst.v(1) " "Verilog HDL error at LPM_ADD_SUB_IP_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "LPM_ADD_SUB_IP_inst.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_ADD_SUB_IP_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1769732546176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_ip_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_add_sub_ip_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546177 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "LPM_ADD_SUB_IP LPM_ADD_SUB_IP_syn.v(97) " "Verilog HDL error at LPM_ADD_SUB_IP_syn.v(97): module \"LPM_ADD_SUB_IP\" cannot be declared more than once" {  } { { "LPM_ADD_SUB_IP_syn.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_ADD_SUB_IP_syn.v" 97 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1769732546286 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "LPM_ADD_SUB_IP LPM_ADD_SUB_IP.v(40) " "HDL info at LPM_ADD_SUB_IP.v(40): see declaration for object \"LPM_ADD_SUB_IP\"" {  } { { "LPM_ADD_SUB_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_ADD_SUB_IP.v" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769732546286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub_ip_syn.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_add_sub_ip_syn.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mult_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPM_MULT_IP " "Found entity 1: LPM_MULT_IP" {  } { { "LPM_MULT_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_MULT_IP.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546290 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "LPM_MULT_IP LPM_MULT_IP_bb.v(35) " "Verilog HDL error at LPM_MULT_IP_bb.v(35): module \"LPM_MULT_IP\" cannot be declared more than once" {  } { { "LPM_MULT_IP_bb.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_MULT_IP_bb.v" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1769732546293 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "LPM_MULT_IP LPM_MULT_IP.v(40) " "HDL info at LPM_MULT_IP.v(40): see declaration for object \"LPM_MULT_IP\"" {  } { { "LPM_MULT_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_MULT_IP.v" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769732546293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_ip_bb.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_mult_ip_bb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546294 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" LPM_MULT_IP_inst.v(1) " "Verilog HDL syntax error at LPM_MULT_IP_inst.v(1) near text: \"(\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "LPM_MULT_IP_inst.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_MULT_IP_inst.v" 1 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1769732546296 ""}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects LPM_MULT_IP_inst.v(1) " "Verilog HDL error at LPM_MULT_IP_inst.v(1): declaring global objects is a SystemVerilog feature" {  } { { "LPM_MULT_IP_inst.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_MULT_IP_inst.v" 1 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "Analysis & Synthesis" 0 -1 1769732546297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_ip_inst.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_mult_ip_inst.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546297 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "LPM_MULT_IP LPM_MULT_IP_syn.v(74) " "Verilog HDL error at LPM_MULT_IP_syn.v(74): module \"LPM_MULT_IP\" cannot be declared more than once" {  } { { "LPM_MULT_IP_syn.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_MULT_IP_syn.v" 74 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1769732546382 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "LPM_MULT_IP LPM_MULT_IP.v(40) " "HDL info at LPM_MULT_IP.v(40): see declaration for object \"LPM_MULT_IP\"" {  } { { "LPM_MULT_IP.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/LPM_MULT_IP.v" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769732546382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mult_ip_syn.v 0 0 " "Found 0 design units, including 0 entities, in source file lpm_mult_ip_syn.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d5n.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d5n.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d5n " "Found entity 1: mult_d5n" {  } { { "db/mult_d5n.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/db/mult_d5n.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greybox_tmp/greybox_tmp/mg1ak.v 1 1 " "Found 1 design units, including 1 entities, in source file greybox_tmp/greybox_tmp/mg1ak.v" { { "Info" "ISGN_ENTITY_NAME" "1 mg1ak " "Found entity 1: mg1ak" {  } { { "greybox_tmp/greybox_tmp/mg1ak.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/greybox_tmp/greybox_tmp/mg1ak.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greybox_tmp/greybox_tmp/mgiaj.v 1 1 " "Found 1 design units, including 1 entities, in source file greybox_tmp/greybox_tmp/mgiaj.v" { { "Info" "ISGN_ENTITY_NAME" "1 mgiaj " "Found entity 1: mgiaj" {  } { { "greybox_tmp/greybox_tmp/mgiaj.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/greybox_tmp/greybox_tmp/mgiaj.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "greybox_tmp/greybox_tmp/mgkoj.v 1 1 " "Found 1 design units, including 1 entities, in source file greybox_tmp/greybox_tmp/mgkoj.v" { { "Info" "ISGN_ENTITY_NAME" "1 mgkoj " "Found entity 1: mgkoj" {  } { { "greybox_tmp/greybox_tmp/mgkoj.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/greybox_tmp/greybox_tmp/mgkoj.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minilab0.v 1 1 " "Found 1 design units, including 1 entities, in source file minilab0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Minilab0 " "Found entity 1: Minilab0" {  } { { "Minilab0.v" "" { Text "C:/Users/henry/Downloads/ECE554_Tandon-main/ECE554_Tandon-main/Altura Minilab/Minilab0.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769732546458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546458 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769732546621 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jan 29 18:22:26 2026 " "Processing ended: Thu Jan 29 18:22:26 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769732546621 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769732546621 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769732546621 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732546621 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769732547353 ""}
