# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wall -Wno-fatal --trace --timing --sv --binary -Irtl -Itb --top-module test_ rtl/alu.sv rtl/branch.sv rtl/instruction_decoder.sv rtl/jump.sv rtl/pc.sv rtl/ram_controller.sv rtl/reg_file.sv rtl/test_.sv rtl/wrapper.sv"
S  10993608 10232149  1769009876   117358715  1705136080           0 "/usr/bin/verilator_bin"
S      4942 10521390  1769009876   185360714  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      4979  1052074  1771164317   947228652  1771164317   947228652 "obj_dir/Vtest_.cpp"
T      3240  1052073  1771164317   947145303  1771164317   947145303 "obj_dir/Vtest_.h"
T      1740  1052086  1771164317   948930992  1771164317   948930992 "obj_dir/Vtest_.mk"
T      1537  1052012  1771164317   947012358  1771164317   947012358 "obj_dir/Vtest___Syms.cpp"
T      1465  1052072  1771164317   947085689  1771164317   947085689 "obj_dir/Vtest___Syms.h"
T       296  1052082  1771164317   948619395  1771164317   948619395 "obj_dir/Vtest___TraceDecls__0__Slow.cpp"
T     15296  1052083  1771164317   948805812  1771164317   948805812 "obj_dir/Vtest___Trace__0.cpp"
T     33597  1052081  1771164317   948619395  1771164317   948619395 "obj_dir/Vtest___Trace__0__Slow.cpp"
T      4028  1052076  1771164317   947355836  1771164317   947355836 "obj_dir/Vtest____024root.h"
T     39054  1052080  1771164317   948201605  1771164317   948201605 "obj_dir/Vtest____024root__DepSet_h02486c18__0.cpp"
T     12794  1052078  1771164317   947720604  1771164317   947720604 "obj_dir/Vtest____024root__DepSet_h02486c18__0__Slow.cpp"
T      5970  1052079  1771164317   947880430  1771164317   947880430 "obj_dir/Vtest____024root__DepSet_hd7ca8809__0.cpp"
T      3939  1048667  1771164317   947549937  1771164317   947549937 "obj_dir/Vtest____024root__DepSet_hd7ca8809__0__Slow.cpp"
T       681  1052077  1771164317   947453683  1771164317   947453683 "obj_dir/Vtest____024root__Slow.cpp"
T       677  1048681  1771164317   947407555  1771164317   947407555 "obj_dir/Vtest____024unit.h"
T       481  1048683  1771164317   948286227  1771164317   948286227 "obj_dir/Vtest____024unit__DepSet_hbb5d15bb__0__Slow.cpp"
T       639  1048682  1771164317   948254477  1771164317   948254477 "obj_dir/Vtest____024unit__Slow.cpp"
T       997  1052084  1771164317   948860266  1771164317   948860266 "obj_dir/Vtest___main.cpp"
T       694  1052075  1771164317   947274680  1771164317   947274680 "obj_dir/Vtest___pch.h"
T       951  1052087  1771164317   948930992  1771164317   948930992 "obj_dir/Vtest___ver.d"
T         0        0  1771164317   948930992  1771164317   948930992 "obj_dir/Vtest___verFiles.dat"
T      1842  1052085  1771164317   948895193  1771164317   948895193 "obj_dir/Vtest__classes.mk"
S       929  1048604  1770986408   252862629  1770986408   252862629 "rtl/alu.sv"
S       943  1048605  1770998080   520278703  1770998080   520278703 "rtl/branch.sv"
S       673  1048679  1770996944   892979845  1770996944   892979845 "rtl/decoded_instr.svh"
S      2424  1048639  1771164312   951781444  1771164312   951781444 "rtl/instruction_decoder.sv"
S       652  1048640  1771161008    50715277  1771161008    50715277 "rtl/jump.sv"
S       507  1048647  1771003974   647353650  1771003974   647353650 "rtl/pc.sv"
S      1254  1048675  1771004934   325405440  1771004934   325405440 "rtl/ram_controller.sv"
S       595  1048611  1770981772   144513197  1770981772   144513197 "rtl/reg_file.sv"
S       320  1051781  1769536140   728573730  1769536140   728573730 "rtl/test_.sv"
S      3163  1048663  1771164046    25427741  1771164046    25427741 "rtl/wrapper.sv"
