arrLoopRAND64

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.066250                       # Number of seconds simulated
sim_ticks                                 66249668000                       # Number of ticks simulated
final_tick                                66249668000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1306583                       # Simulator instruction rate (inst/s)
host_op_rate                                  1306582                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1966883805                       # Simulator tick rate (ticks/s)
host_mem_usage                                8488444                       # Number of bytes of host memory used
host_seconds                                    33.68                       # Real time elapsed on the host
sim_insts                                    44008983                       # Number of instructions simulated
sim_ops                                      44008983                       # Number of ops (including micro ops) simulated



system.cache.pwrStateResidencyTicks::UNDEFINED  66249668000                       # Cumulative time (in ticks) in various power states
system.cache.hits                            57886803                       # Number of hits
system.cache.misses                            126386                       # Number of misses
system.cache.missLatency::samples              126386                       # Ticks for misses to the cache
system.cache.missLatency::mean           65169.235517                       # Ticks for misses to the cache
system.cache.missLatency::gmean          59353.769744                       # Ticks for misses to the cache
system.cache.missLatency::stdev          47966.912679                       # Ticks for misses to the cache
system.cache.missLatency::0-65535              114441     90.55%     90.55% # Ticks for misses to the cache
system.cache.missLatency::65536-131071           6853      5.42%     95.97% # Ticks for misses to the cache
system.cache.missLatency::131072-196607          1356      1.07%     97.04% # Ticks for misses to the cache
system.cache.missLatency::196608-262143           104      0.08%     97.13% # Ticks for misses to the cache
system.cache.missLatency::262144-327679          1343      1.06%     98.19% # Ticks for misses to the cache
system.cache.missLatency::327680-393215          2268      1.79%     99.98% # Ticks for misses to the cache
system.cache.missLatency::393216-458751             0      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::458752-524287             0      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::524288-589823             0      0.00%     99.98% # Ticks for misses to the cache
system.cache.missLatency::589824-655359            21      0.02%    100.00% # Ticks for misses to the cache
system.cache.missLatency::655360-720895             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::720896-786431             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::786432-851967             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::851968-917503             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::917504-983039             0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::983040-1.04858e+06            0      0.00%    100.00% # Ticks for misses to the cache
system.cache.missLatency::total                126386                       # Ticks for misses to the cache
system.cache.hitRatio                        0.997821                       # The ratio of hits to the total accesses to the cache
system.membus.pkt_count_system.cache.mem_side::system.mem_ctrl.port       378134                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cache.mem_side::system.mem_ctrl.port     16111872                       # Cumulative packet size per connected master and slave (bytes)
