// Seed: 2000845947
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 #(
    parameter id_2 = 32'd10
) (
    id_1,
    _id_2,
    id_3
);
  inout wire id_3;
  input wire _id_2;
  input wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  wire id_4;
  final $unsigned(99);
  ;
  int [1 : id_2] id_5;
  ;
  final $clog2(86);
  ;
endmodule
macromodule module_2 #(
    parameter id_1 = 32'd67
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wand id_6;
  inout logic [7:0] id_5;
  input wire id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire _id_1;
  assign id_3[-1] = id_5[id_1] >> 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign id_6 = 1;
  wire id_7;
endmodule
