    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/1997/5/9/58">First message in thread</a></li><li><a href="/lkml/1997/5/9/71">Martin Mares</a><ul><li><a href="/lkml/1997/5/13/47">Riccardo Facchetti</a><ul><li class="origin"><a href="/lkml/1997/6/3/65">(Linus Torvalds)</a><ul><li><a href="/lkml/1997/6/3/65">Gabriel Paubert</a></li></ul></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">From</td><td class="rp" itemprop="author">(Linus Torvalds)</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: NMI trap and 2.1.37-7</td></tr><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">14 May 1997 06:20:27 GMT</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody">In article &lt;Pine.LNX.3.95q.970513182823.275A-100000&#64;azuth.vol.it&gt;,<br />Riccardo Facchetti  &lt;fizban&#64;mbox.vol.it&gt; wrote:<br />&gt;<br />&gt;There is just one point, this for the developers.<br />&gt;Now the kernel have the io_check_error toggling the I/O CHCK bit, this<br />&gt;clears the I/O CHCK flag. I can't see any reason for not to toggle memory<br />&gt;errors bit too. Anyway these flags are not used so why toggling one and<br />&gt;not the other ?<br /><br />That's because "io_check_error()" wasn't actually developed due to the<br />noises on the mailing lists, but for my own perfsonal SMP reasons. <br /><br />I've got a card that generates an NMI through the ISA IOCHK line<br />(_extremely_ simple to build: get a ISA prototype board, and connect A1<br />and B1 with a button ;).  So if I have a dead machine, I can press a<br />button and get a register dump. <br /><br />As such I wasn't really interested in the memory parity NMI at all,<br />especially as that NMI is useless anyway (you can't get any information<br />on what part of memory is bad). <br /><br />If people are really intersted in memory parity checking, they should<br />look into the Machine Check Architecture supported in newer CPU's and<br />use ECC RAM.  The Machine Check Architecture (MCA - I just bet intel did<br />that just to mess with the minds of people who have a MCA bus) is a lot<br />more useful when it comes to memory parity errors than the NMI line ever<br />was. <br /><br />		Linus<br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
