$date
	Wed Nov  6 01:58:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_TFF_with_DFF $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$var reg 1 # Clk $end
$var reg 1 $ t_T $end
$var reg 1 % t_rst $end
$scope module e1 $end
$var wire 1 # Clk $end
$var wire 1 $ T $end
$var wire 1 & _T $end
$var wire 1 % rst $end
$var wire 1 ! nQ $end
$var wire 1 " Q $end
$scope module dff $end
$var wire 1 # Clk $end
$var wire 1 $ D $end
$var wire 1 % rst $end
$var reg 1 " Q $end
$var reg 1 ! nQ $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
x$
0#
x"
x!
$end
#5
1#
#10
0#
#12
1$
#15
0&
1"
1#
#20
0#
#21
1&
0!
0"
0%
#22
0&
1%
0$
#23
1!
0%
#24
1%
#25
1#
#30
0#
#35
1#
#40
0#
#42
1&
1$
#45
0&
1"
1#
#50
0#
#52
1&
0$
#55
0&
0!
0"
1#
#60
0#
#62
1&
1$
#65
0&
1!
1"
1#
#70
0#
#75
0!
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
