// Seed: 1390400675
module module_0 (
    output uwire id_0,
    input tri id_1,
    input wor id_2
    , id_6,
    input supply0 id_3,
    input supply0 id_4
);
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input wire id_2,
    input supply1 id_3
    , id_13,
    input uwire id_4,
    output tri1 id_5,
    output supply1 id_6,
    inout tri1 id_7,
    input tri1 id_8,
    output wand id_9,
    output uwire id_10,
    output wor id_11
);
  wire id_14;
  tri0 id_15 = id_1 == 1;
  assign id_10 = id_7;
  module_0(
      id_6, id_2, id_4, id_4, id_4
  );
endmodule
