<profile>

<section name = "Vitis HLS Report for 'dct_Pipeline_WR_Loop_Row'" level="0">
<item name = "Date">Thu Apr  6 15:00:09 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">dct_prj</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- WR_Loop_Row">9, 9, 3, 1, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 411, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 524, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln87_fu_232_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln87_1_fu_332_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln87_fu_226_p2">icmp, 0, 0, 9, 4, 5</column>
<column name="or_ln90_1_fu_262_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln90_2_fu_273_p2">or, 0, 0, 6, 6, 2</column>
<column name="or_ln90_3_fu_284_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln90_4_fu_295_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln90_5_fu_306_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln90_6_fu_317_p2">or, 0, 0, 6, 6, 3</column>
<column name="or_ln90_fu_251_p2">or, 0, 0, 6, 6, 1</column>
<column name="select_ln87_fu_393_p3">select, 0, 0, 334, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_r_1">9, 2, 4, 8</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="phi_ln87_fu_86">9, 2, 384, 768</column>
<column name="r_fu_90">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="buf_2d_out_load_1_reg_485">16, 0, 16, 0</column>
<column name="buf_2d_out_load_2_reg_491">16, 0, 16, 0</column>
<column name="buf_2d_out_load_3_reg_497">16, 0, 16, 0</column>
<column name="buf_2d_out_load_4_reg_503">16, 0, 16, 0</column>
<column name="buf_2d_out_load_5_reg_509">16, 0, 16, 0</column>
<column name="buf_2d_out_load_6_reg_515">16, 0, 16, 0</column>
<column name="buf_2d_out_load_7_reg_521">16, 0, 16, 0</column>
<column name="buf_2d_out_load_reg_479">16, 0, 16, 0</column>
<column name="icmp_ln87_1_reg_469">1, 0, 1, 0</column>
<column name="icmp_ln87_1_reg_469_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln87_reg_425">1, 0, 1, 0</column>
<column name="phi_ln87_fu_86">384, 0, 384, 0</column>
<column name="r_fu_90">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dct_Pipeline_WR_Loop_Row, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dct_Pipeline_WR_Loop_Row, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dct_Pipeline_WR_Loop_Row, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dct_Pipeline_WR_Loop_Row, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dct_Pipeline_WR_Loop_Row, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dct_Pipeline_WR_Loop_Row, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 512, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RFIFONUM">in, 9, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="sext_ln87">in, 58, ap_none, sext_ln87, scalar</column>
<column name="buf_2d_out_address0">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce0">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q0">in, 16, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_address1">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce1">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q1">in, 16, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_address2">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce2">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q2">in, 16, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_address3">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce3">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q3">in, 16, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_address4">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce4">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q4">in, 16, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_address5">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce5">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q5">in, 16, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_address6">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce6">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q6">in, 16, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_address7">out, 6, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_ce7">out, 1, ap_memory, buf_2d_out, array</column>
<column name="buf_2d_out_q7">in, 16, ap_memory, buf_2d_out, array</column>
</table>
</item>
</section>
</profile>
