<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-short-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-short-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:02.261755</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0x1820e08: i16 = rotl 0x1820a60, 0x18203e0
  0x1820a60: i16 = rotr 0x181ec48, 0x18202a8
    0x181ec48: i16,ch = load&lt;(load 2 from %ir.25 + 2, !tbaa !17, addrspace 1)&gt; 0x163d188, 0x1820650, undef:i64
      0x1820650: i64 = add nuw 0x1820580, Constant:i64&lt;2&gt;
        0x1820580: i64 = add 0x1822f70, 0x1a46a38
          0x1822f70: i64 = bitcast 0x1822f08
            0x1822f08: v2i32 = BUILD_VECTOR 0x1a46900, 0x1822ea0
              0x1a46900: i32 = extract_vector_elt 0x181e4f8, Constant:i32&lt;2&gt;
                0x181e4f8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x163d188, 0x181e220, undef:i64
                  0x181e220: i64 = AssertAlign 0x1823248

                  0x181ede8: i64 = undef
                0x1a46968: i32 = Constant&lt;2&gt;
              0x1822ea0: i32 = extract_vector_elt 0x181e4f8, Constant:i32&lt;3&gt;
                0x181e4f8: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x163d188, 0x181e220, undef:i64
                  0x181e220: i64 = AssertAlign 0x1823248

                  0x181ede8: i64 = undef
                0x1822e38: i32 = Constant&lt;3&gt;
          0x1a46a38: i64 = shl 0x1a46488, Constant:i32&lt;2&gt;
            0x1a46488: i64,i1 = MAD_U64_U32 0x181eaa8, 0x1823178, 0x1a467c8
              0x181eaa8: i32 = and 0x1a46760, Constant:i32&lt;65535&gt;
                0x1a46760: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x163d188, 0x1a46558, undef:i64
                  0x1a46558: i64 = add nuw 0x181ea40, Constant:i64&lt;4&gt;


                  0x181ede8: i64 = undef
                0x181e908: i32 = Constant&lt;65535&gt;
              0x1823178: i32,ch = CopyFromReg 0x163d188, Register:i32 %4
                0x181e9d8: i32 = Register %4
              0x1a467c8: i64 = add nuw nsw 0x181e3c0, 0x1a46690
                0x181e3c0: i64 = zero_extend 0x18207f0
                  0x18207f0: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x163d188, 0x181e7d0, undef:i64


                0x1a46690: i64 = zero_extend 0x1a46d78
                  0x1a46d78: i32 = AssertZext 0x18231e0, ValueType:ch:i10

            0x1a46968: i32 = Constant&lt;2&gt;
        0x1a465c0: i64 = Constant&lt;2&gt;
      0x181ede8: i64 = undef
    0x18202a8: i16 = truncate 0x181e428
      0x181e428: i32 = srl 0x1a46d10, Constant:i32&lt;16&gt;
        0x1a46d10: i32 = and 0x181eeb8, 0x1820170
          0x181eeb8: i32 = or 0x181e768, 0x1a471f0
            0x181e768: i32 = zero_extend 0x181e150
              0x181e150: i16 = sra 0x1820b30, Constant:i16&lt;15&gt;
                0x1820b30: i16 = sub 0x181e838, 0x1820858
                  0x181e838: i16,ch = load&lt;(load 2 from %ir.28, !tbaa !17, addrspace 1)&gt; 0x163d188, 0x1820788, undef:i64


                  0x1820858: i16 = and 0x181e2f0, Constant:i16&lt;-16&gt;


                0x18201d8: i16 = Constant&lt;15&gt;
            0x1a471f0: i32 = shl 0x1a47120, Constant:i32&lt;16&gt;
              0x1a47120: i32 = any_extend 0x1a463b8
                0x1a463b8: i16 = sra 0x18209f8, Constant:i16&lt;15&gt;
                  0x18209f8: i16 = sub 0x1a472c0, 0x1820990


                  0x18201d8: i16 = Constant&lt;15&gt;
              0x1820cd0: i32 = Constant&lt;16&gt;
          0x1820170: i32 = or 0x181e630, 0x1820c68
            0x181e630: i32 = zero_extend 0x1a46c40
              0x1a46c40: i16 = sub nsw Constant:i16&lt;0&gt;, 0x1820b30
                0x1a46f18: i16 = Constant&lt;0&gt;
                0x1820b30: i16 = sub 0x181e838, 0x1820858
                  0x181e838: i16,ch = load&lt;(load 2 from %ir.28, !tbaa !17, addrspace 1)&gt; 0x163d188, 0x1820788, undef:i64


                  0x1820858: i16 = and 0x181e2f0, Constant:i16&lt;-16&gt;


            0x1820c68: i32 = shl 0x181e490, Constant:i32&lt;16&gt;
              0x181e490: i32 = any_extend 0x181e700
                0x181e700: i16 = sub nsw Constant:i16&lt;0&gt;, 0x18209f8
                  0x1a46f18: i16 = Constant&lt;0&gt;
                  0x18209f8: i16 = sub 0x1a472c0, 0x1820990


              0x1820cd0: i32 = Constant&lt;16&gt;
        0x1820cd0: i32 = Constant&lt;16&gt;
  0x18203e0: i16 = truncate 0x1820378
    0x1820378: i32 = srl 0x1820c00, Constant:i32&lt;16&gt;
      0x1820c00: i32 = and 0x1820240, 0x1a47188
        0x1820240: i32 = or 0x1a46bd8, 0x1a466f8
          0x1a46bd8: i32 = zero_extend 0x1820b30
            0x1820b30: i16 = sub 0x181e838, 0x1820858
              0x181e838: i16,ch = load&lt;(load 2 from %ir.28, !tbaa !17, addrspace 1)&gt; 0x163d188, 0x1820788, undef:i64
                0x1820788: i64 = add 0x1822dd0, 0x1a46a38
                  0x1822dd0: i64 = bitcast 0x1821010

                  0x1a46a38: i64 = shl 0x1a46488, Constant:i32&lt;2&gt;


                0x181ede8: i64 = undef
              0x1820858: i16 = and 0x181e2f0, Constant:i16&lt;-16&gt;
                0x181e2f0: i16 = add 0x181e838, 0x181eff0
                  0x181e838: i16,ch = load&lt;(load 2 from %ir.28, !tbaa !17, addrspace 1)&gt; 0x163d188, 0x1820788, undef:i64


                  0x181eff0: i16 = srl 0x181ed18, Constant:i16&lt;12&gt;


                0x1820720: i16 = Constant&lt;-16&gt;
          0x1a466f8: i32 = shl 0x1820e70, Constant:i32&lt;16&gt;
            0x1820e70: i32 = any_extend 0x18209f8
              0x18209f8: i16 = sub 0x1a472c0, 0x1820990
                0x1a472c0: i16,ch = load&lt;(load 2 from %ir.28 + 2, !tbaa !17, addrspace 1)&gt; 0x163d188, 0x18206b8, undef:i64
                  0x18206b8: i64 = add nuw 0x1820788, Constant:i64&lt;2&gt;


                  0x181ede8: i64 = undef
                0x1820990: i16 = and 0x1a46fe8, Constant:i16&lt;-16&gt;
                  0x1a46fe8: i16 = add 0x1a472c0, 0x1a469d0


                  0x1820720: i16 = Constant&lt;-16&gt;
            0x1820cd0: i32 = Constant&lt;16&gt;
        0x1a47188: i32 = xor 0x181eeb8, Constant:i32&lt;-1&gt;
          0x181eeb8: i32 = or 0x181e768, 0x1a471f0
            0x181e768: i32 = zero_extend 0x181e150
              0x181e150: i16 = sra 0x1820b30, Constant:i16&lt;15&gt;
                0x1820b30: i16 = sub 0x181e838, 0x1820858
                  0x181e838: i16,ch = load&lt;(load 2 from %ir.28, !tbaa !17, addrspace 1)&gt; 0x163d188, 0x1820788, undef:i64


                  0x1820858: i16 = and 0x181e2f0, Constant:i16&lt;-16&gt;


                0x18201d8: i16 = Constant&lt;15&gt;
            0x1a471f0: i32 = shl 0x1a47120, Constant:i32&lt;16&gt;
              0x1a47120: i32 = any_extend 0x1a463b8
                0x1a463b8: i16 = sra 0x18209f8, Constant:i16&lt;15&gt;
                  0x18209f8: i16 = sub 0x1a472c0, 0x1820990


                  0x18201d8: i16 = Constant&lt;15&gt;
              0x1820cd0: i32 = Constant&lt;16&gt;
          0x1a46b08: i32 = Constant&lt;-1&gt;
      0x1820cd0: i32 = Constant&lt;16&gt;
In function: test_2_rotate_short
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-short-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
