
---------- Begin Simulation Statistics ----------
host_inst_rate                                 129376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 398640                       # Number of bytes of host memory used
host_seconds                                   154.59                       # Real time elapsed on the host
host_tick_rate                              285596706                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.044150                       # Number of seconds simulated
sim_ticks                                 44149981000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            7234190                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 32346.364415                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 22723.453451                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                6198717                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    33493787000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.143136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses              1035473                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            441666                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency  13493323000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.082083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          593806                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1244859                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 85546.569545                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 81181.043610                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits                833908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   35155448301                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.330119                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              410951                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           162547                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency  20165695957                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.199544                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         248404                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 57072.904068                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                  12.675808                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           81506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   4651784119                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             8479049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47461.349716                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 39965.114350                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7032625                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     68649235301                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.170588                       # miss rate for demand accesses
system.cpu.dcache.demand_misses               1446424                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             604213                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  33659018957                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.099328                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           842210                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.996770                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1020.692182                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            8479049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47461.349716                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 39965.114350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7032625                       # number of overall hits
system.cpu.dcache.overall_miss_latency    68649235301                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.170588                       # miss rate for overall accesses
system.cpu.dcache.overall_misses              1446424                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            604213                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  33659018957                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.099328                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          842210                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 592794                       # number of replacements
system.cpu.dcache.sampled_refs                 593818                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1020.692182                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7527123                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           501367645000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   248402                       # number of writebacks
system.cpu.dtb.data_accesses                        1                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            1                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        1                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            1                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           13062131                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 64632.892805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 62701.112878                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               13061450                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency       44015000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000052                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                  681                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits                50                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency     39439000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses             629                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets        46000                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               20699.603803                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       276000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            13062131                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 64632.892805                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 62701.112878                       # average overall mshr miss latency
system.cpu.icache.demand_hits                13061450                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency        44015000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000052                       # miss rate for demand accesses
system.cpu.icache.demand_misses                   681                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                 50                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency     39439000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses              629                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.716643                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            366.921251                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           13062131                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 64632.892805                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 62701.112878                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               13061450                       # number of overall hits
system.cpu.icache.overall_miss_latency       44015000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000052                       # miss rate for overall accesses
system.cpu.icache.overall_misses                  681                       # number of overall misses
system.cpu.icache.overall_mshr_hits                50                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency     39439000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses             629                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                    119                       # number of replacements
system.cpu.icache.sampled_refs                    631                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                366.921251                       # Cycle average of tags in use
system.cpu.icache.total_refs                 13061450                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle           542484025000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 1                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 69936.337571                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     39650056904                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                566945                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                       11                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     70045.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 54681.818182                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_miss_latency               770500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                       1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                         11                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_miss_latency          601500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate                  1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                    11                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     594438                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       114559.311917                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  101926.407561                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         529097                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             7485420000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.109921                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        65341                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      3973                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        6254714000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.103232                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   61365                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                  248393                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    80132.799539                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 64668.499040                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency         19904426476                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                    248393                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency    16063202482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses               248393                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                   248402                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       248402                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.283053                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      594449                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        114551.819378                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   101917.940237                       # average overall mshr miss latency
system.l2.demand_hits                          529097                       # number of demand (read+write) hits
system.l2.demand_miss_latency              7486190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.109937                       # miss rate for demand accesses
system.l2.demand_misses                         65352                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                       3973                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         6255315500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.103249                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    61376                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.414509                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.279142                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   6791.312052                       # Average occupied blocks per context
system.l2.occ_blocks::1                   4573.460305                       # Average occupied blocks per context
system.l2.overall_accesses                     594449                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       114551.819378                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  73060.382200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         529097                       # number of overall hits
system.l2.overall_miss_latency             7486190500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.109937                       # miss rate for overall accesses
system.l2.overall_misses                        65352                       # number of overall misses
system.l2.overall_mshr_hits                      3973                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       45905372404                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             1.056980                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  628321                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.955024                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        541446                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher     12724225                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted             629                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified     14145606                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued          1357777                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        62912                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         599374                       # number of replacements
system.l2.sampled_refs                         615758                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      11364.772357                       # Cycle average of tags in use
system.l2.total_refs                           790050                       # Total number of references to valid blocks.
system.l2.warmup_cycle                   543501455000                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           248402                       # number of writebacks
system.switch_cpus.dtb.data_accesses          4326978                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              4306851                       # DTB hits
system.switch_cpus.dtb.data_misses              20127                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          3637064                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              3616995                       # DTB read hits
system.switch_cpus.dtb.read_misses              20069                       # DTB read misses
system.switch_cpus.dtb.write_accesses          689914                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              689856                       # DTB write hits
system.switch_cpus.dtb.write_misses                58                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10020134                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10020129                       # ITB hits
system.switch_cpus.itb.fetch_misses                 5                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 68997869                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   4821338                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         108032                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       149452                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        12197                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       196839                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         208920                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              6                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       149702                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       673239                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     15734899                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.638059                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     1.889639                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0     13636593     86.66%     86.66% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       271255      1.72%     88.39% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       265919      1.69%     90.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       308935      1.96%     92.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       231296      1.47%     93.51% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       152547      0.97%     94.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       129736      0.82%     95.31% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        65379      0.42%     95.72% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       673239      4.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     15734899                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10039798                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         3597949                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          4152952                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        12194                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10039798                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      9164039                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.930208                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.930208                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      5575826                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            3                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved        12071                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     30991705                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      5970509                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      4135601                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles      1429731                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           12                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        52962                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        7283030                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            7252533                       # DTB hits
system.switch_cpus_1.dtb.data_misses            30497                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        6606068                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            6575595                       # DTB read hits
system.switch_cpus_1.dtb.read_misses            30473                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        676962                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            676938                       # DTB write hits
system.switch_cpus_1.dtb.write_misses              24                       # DTB write misses
system.switch_cpus_1.fetch.Branches            208920                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         3042000                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             7267542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       360674                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             31271971                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        809361                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.010824                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      3042000                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       108038                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.620134                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     17164630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.821884                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.277340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0       12939098     75.38%     75.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          36163      0.21%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2         128166      0.75%     76.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          86356      0.50%     76.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4          92853      0.54%     77.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          55154      0.32%     77.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6         176286      1.03%     78.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7         188922      1.10%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        3461632     20.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     17164630                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2137462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         159435                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop               41271                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.762835                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            7396078                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores           676962                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         6786780                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11708640                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.849589                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5765974                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.606600                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11742248                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        18706                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles       2907793                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      7802611                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      2445099                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts       841231                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     19279388                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      6719116                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      2148852                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     14724307                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        28641                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents         2865                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1429731                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        60306                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked      2975359                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads         1974                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         1987                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads      4204649                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       286227                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         1987                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         8827                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect         9879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.518079                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.518079                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu       867271      5.14%      5.14% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult         8171      0.05%      5.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%      5.19% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      4807390     28.49%     33.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     33.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     33.68% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      3370593     19.98%     53.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv            0      0.00%     53.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     53.66% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      7120714     42.20%     95.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite       699022      4.14%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     16873161                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       219027                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.012981                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu           28      0.01%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.01% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd          366      0.17%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.18% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        59424     27.13%     27.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     27.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     27.31% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       156633     71.51%     98.82% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite         2576      1.18%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     17164630                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     0.983019                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.684087                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0     11000085     64.09%     64.09% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1756729     10.23%     74.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1710733      9.97%     84.29% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3      1116609      6.51%     90.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       601385      3.50%     94.30% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       340690      1.98%     96.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       343834      2.00%     98.28% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       183375      1.07%     99.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8       111190      0.65%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     17164630                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.874162                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         19238117                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        16873161                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      9237200                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued      1004697                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined      7460422                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       3042012                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           3042000                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              12                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       357025                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores        77802                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      7802611                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores       841231                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               19302092                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      4644468                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      9193396                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        73506                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      6537186                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       891604                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        19545                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     42863700                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     27482825                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     25913341                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      3593613                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles      1429731                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       959631                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps     16719891                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      2751766                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 32643                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
