# Reading pref.tcl
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:08:33 on Jan 18,2025
# vlog -reportprogress 300 mem_tb_cases.v 
# -- Compiling module memory
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:08:33 on Jan 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim top "+testcase=FIRST_HALF_OF_MEM" 
# Start time: 22:08:33 on Jan 18,2025
# Loading work.top
# Loading work.memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: mem_tb_cases.v Line: 30
# testcase=FIRST_HALF_OF_MEM
# ** Note: $finish    : mem_tb_cases.v(88)
#    Time: 725 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at mem_tb_cases.v line 88
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/verilog/PROJECTS/memory_project/wave.do
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:14:06 on Jan 18,2025
# vlog -reportprogress 300 mem_tb_cases.v 
# -- Compiling module memory
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:14:06 on Jan 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:14:08 on Jan 18,2025, Elapsed time: 0:05:35
# Errors: 0, Warnings: 1
# vsim top "+testcase=FIRST_HALF_OF_MEM" 
# Start time: 22:14:08 on Jan 18,2025
# Loading work.top
# Loading work.memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: mem_tb_cases.v Line: 30
# testcase=FIRST_HALF_OF_MEM
# ** Note: $finish    : mem_tb_cases.v(88)
#    Time: 725 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at mem_tb_cases.v line 88
do run.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:16:57 on Jan 18,2025
# vlog -reportprogress 300 mem_tb_cases.v 
# -- Compiling module memory
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:16:57 on Jan 18,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:17:00 on Jan 18,2025, Elapsed time: 0:02:52
# Errors: 0, Warnings: 1
# vsim top "+testcase=FIRST_HALF_OF_MEM" 
# Start time: 22:17:00 on Jan 18,2025
# Loading work.top
# Loading work.memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$value$plusargs'.
#    Time: 0 ps  Iteration: 0  Instance: /top File: mem_tb_cases.v Line: 30
# testcase=FIRST_HALF_OF_MEM
# ** Note: $finish    : mem_tb_cases.v(88)
#    Time: 735 ps  Iteration: 0  Instance: /top
# 1
# Break in Module top at mem_tb_cases.v line 88
# End time: 22:19:01 on Jan 18,2025, Elapsed time: 0:02:01
# Errors: 0, Warnings: 1
