// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mul_ln90_9,
        input_buf_0_0_address0,
        input_buf_0_0_ce0,
        input_buf_0_0_q0,
        mul_ln90_10,
        mul_ln90_11,
        input_buf_0_1_address0,
        input_buf_0_1_ce0,
        input_buf_0_1_q0,
        input_buf_0_2_address0,
        input_buf_0_2_ce0,
        input_buf_0_2_q0,
        input_buf_1_0_address0,
        input_buf_1_0_ce0,
        input_buf_1_0_q0,
        input_buf_1_1_address0,
        input_buf_1_1_ce0,
        input_buf_1_1_q0,
        input_buf_1_2_address0,
        input_buf_1_2_ce0,
        input_buf_1_2_q0,
        input_buf_2_0_address0,
        input_buf_2_0_ce0,
        input_buf_2_0_q0,
        input_buf_2_1_address0,
        input_buf_2_1_ce0,
        input_buf_2_1_q0,
        input_buf_2_2_address0,
        input_buf_2_2_ce0,
        input_buf_2_2_q0,
        empty_41,
        sext_ln90_15,
        sext_ln90_16,
        sext_ln90_17,
        sext_ln90_1,
        sext_ln90_2,
        sext_ln90_11,
        sext_ln90_12,
        sext_ln90_13,
        sext_ln90_14,
        sum,
        empty,
        i,
        output_buf_address0,
        output_buf_ce0,
        output_buf_we0,
        output_buf_d0
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [4:0] mul_ln90_9;
output  [5:0] input_buf_0_0_address0;
output   input_buf_0_0_ce0;
input  [15:0] input_buf_0_0_q0;
input  [4:0] mul_ln90_10;
input  [4:0] mul_ln90_11;
output  [5:0] input_buf_0_1_address0;
output   input_buf_0_1_ce0;
input  [15:0] input_buf_0_1_q0;
output  [5:0] input_buf_0_2_address0;
output   input_buf_0_2_ce0;
input  [15:0] input_buf_0_2_q0;
output  [5:0] input_buf_1_0_address0;
output   input_buf_1_0_ce0;
input  [15:0] input_buf_1_0_q0;
output  [5:0] input_buf_1_1_address0;
output   input_buf_1_1_ce0;
input  [15:0] input_buf_1_1_q0;
output  [5:0] input_buf_1_2_address0;
output   input_buf_1_2_ce0;
input  [15:0] input_buf_1_2_q0;
output  [5:0] input_buf_2_0_address0;
output   input_buf_2_0_ce0;
input  [15:0] input_buf_2_0_q0;
output  [5:0] input_buf_2_1_address0;
output   input_buf_2_1_ce0;
input  [15:0] input_buf_2_1_q0;
output  [5:0] input_buf_2_2_address0;
output   input_buf_2_2_ce0;
input  [15:0] input_buf_2_2_q0;
input  [1:0] empty_41;
input  [15:0] sext_ln90_15;
input  [15:0] sext_ln90_16;
input  [15:0] sext_ln90_17;
input  [15:0] sext_ln90_1;
input  [15:0] sext_ln90_2;
input  [15:0] sext_ln90_11;
input  [15:0] sext_ln90_12;
input  [15:0] sext_ln90_13;
input  [15:0] sext_ln90_14;
input  [27:0] sum;
input  [4:0] empty;
input  [3:0] i;
output  [12:0] output_buf_address0;
output   output_buf_ce0;
output   output_buf_we0;
output  [14:0] output_buf_d0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln81_fu_1172_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] tmp_36_reg_1808;
wire  signed [27:0] sext_ln90_14_cast_fu_1111_p1;
reg  signed [27:0] sext_ln90_14_cast_reg_1821;
wire  signed [27:0] sext_ln90_13_cast_fu_1115_p1;
reg  signed [27:0] sext_ln90_13_cast_reg_1826;
wire  signed [27:0] sext_ln90_12_cast_fu_1119_p1;
reg  signed [27:0] sext_ln90_12_cast_reg_1831;
wire  signed [27:0] sext_ln90_11_cast_fu_1123_p1;
reg  signed [27:0] sext_ln90_11_cast_reg_1836;
wire  signed [27:0] sext_ln90_2_cast_fu_1127_p1;
reg  signed [27:0] sext_ln90_2_cast_reg_1841;
wire  signed [27:0] sext_ln90_1_cast_fu_1131_p1;
reg  signed [27:0] sext_ln90_1_cast_reg_1846;
wire  signed [27:0] sext_ln90_17_cast_fu_1135_p1;
reg  signed [27:0] sext_ln90_17_cast_reg_1851;
wire  signed [27:0] sext_ln90_16_cast_fu_1139_p1;
reg  signed [27:0] sext_ln90_16_cast_reg_1856;
wire  signed [27:0] sext_ln90_15_cast_fu_1143_p1;
reg  signed [27:0] sext_ln90_15_cast_reg_1861;
wire   [5:0] mul_ln90_11_cast_fu_1147_p1;
reg   [5:0] mul_ln90_11_cast_reg_1866;
wire   [5:0] mul_ln90_10_cast_fu_1151_p1;
reg   [5:0] mul_ln90_10_cast_reg_1873;
wire   [5:0] mul_ln90_9_cast_fu_1155_p1;
reg   [5:0] mul_ln90_9_cast_reg_1880;
reg   [4:0] j_1_reg_1887;
wire   [4:0] add_ln89_fu_1178_p2;
reg   [4:0] add_ln89_reg_1897;
wire   [1:0] trunc_ln81_1_fu_1207_p1;
reg   [1:0] trunc_ln81_1_reg_1902;
reg   [1:0] trunc_ln81_1_reg_1902_pp0_iter1_reg;
wire   [3:0] trunc_ln81_fu_1221_p1;
reg   [3:0] trunc_ln81_reg_1915;
reg   [3:0] trunc_ln81_reg_1915_pp0_iter2_reg;
reg   [3:0] trunc_ln81_reg_1915_pp0_iter3_reg;
reg   [3:0] trunc_ln81_reg_1915_pp0_iter4_reg;
reg   [3:0] trunc_ln81_reg_1915_pp0_iter5_reg;
reg   [3:0] trunc_ln81_reg_1915_pp0_iter6_reg;
reg   [3:0] trunc_ln81_reg_1915_pp0_iter7_reg;
wire   [15:0] tmp_3_fu_1462_p9;
reg   [15:0] tmp_3_reg_2325;
reg  signed [15:0] tmp_3_reg_2325_pp0_iter3_reg;
wire   [15:0] tmp_7_fu_1481_p9;
reg  signed [15:0] tmp_7_reg_2330;
wire   [15:0] tmp_10_fu_1500_p9;
reg   [15:0] tmp_10_reg_2335;
reg  signed [15:0] tmp_10_reg_2335_pp0_iter3_reg;
wire   [15:0] tmp_18_fu_1542_p9;
reg   [15:0] tmp_18_reg_2345;
reg  signed [15:0] tmp_18_reg_2345_pp0_iter3_reg;
wire   [15:0] tmp_26_fu_1584_p9;
reg  signed [15:0] tmp_26_reg_2355;
wire   [15:0] tmp_30_fu_1603_p9;
reg   [15:0] tmp_30_reg_2360;
reg  signed [15:0] tmp_30_reg_2360_pp0_iter3_reg;
wire  signed [27:0] mul_ln90_1_fu_1663_p2;
wire  signed [27:0] mul_ln90_5_fu_1668_p2;
wire  signed [27:0] mul_ln90_7_fu_1673_p2;
wire   [27:0] grp_fu_1743_p3;
wire  signed [27:0] grp_fu_1750_p3;
reg  signed [27:0] add_ln90_8_reg_2405;
wire   [27:0] grp_fu_1736_p3;
wire   [27:0] grp_fu_1765_p3;
reg  signed [27:0] add_ln90_6_reg_2415;
(* use_dsp48 = "no" *) wire   [27:0] add_ln90_11_fu_1678_p2;
reg   [27:0] add_ln90_11_reg_2420;
reg   [14:0] trunc_ln94_3_reg_2425;
wire   [0:0] icmp_ln95_fu_1711_p2;
reg   [0:0] icmp_ln95_reg_2430;
wire   [31:0] zext_ln90_1_fu_1253_p1;
wire    ap_block_pp0_stage0;
wire   [31:0] zext_ln90_2_fu_1271_p1;
wire   [31:0] zext_ln90_3_fu_1289_p1;
wire   [31:0] zext_ln90_6_fu_1330_p1;
wire   [31:0] zext_ln90_7_fu_1348_p1;
wire   [31:0] zext_ln90_8_fu_1366_p1;
wire   [31:0] zext_ln90_11_fu_1413_p1;
wire   [31:0] zext_ln90_12_fu_1431_p1;
wire   [31:0] zext_ln90_13_fu_1449_p1;
wire   [31:0] zext_ln95_fu_1731_p1;
reg   [4:0] phi_urem_fu_130;
wire   [4:0] select_ln81_fu_1199_p3;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_phi_urem_load;
reg   [4:0] j_fu_134;
reg   [4:0] ap_sig_allocacmp_j_1;
reg    input_buf_0_0_ce0_local;
reg   [5:0] input_buf_0_0_address0_local;
reg    input_buf_0_1_ce0_local;
reg   [5:0] input_buf_0_1_address0_local;
reg    input_buf_0_2_ce0_local;
reg   [5:0] input_buf_0_2_address0_local;
reg    input_buf_1_0_ce0_local;
reg   [5:0] input_buf_1_0_address0_local;
reg    input_buf_1_1_ce0_local;
reg   [5:0] input_buf_1_1_address0_local;
reg    input_buf_1_2_ce0_local;
reg   [5:0] input_buf_1_2_address0_local;
reg    input_buf_2_0_ce0_local;
reg   [5:0] input_buf_2_0_address0_local;
reg    input_buf_2_1_ce0_local;
reg   [5:0] input_buf_2_1_address0_local;
reg    input_buf_2_2_ce0_local;
reg   [5:0] input_buf_2_2_address0_local;
reg    output_buf_we0_local;
wire   [14:0] select_ln95_fu_1717_p3;
reg    output_buf_ce0_local;
wire   [15:0] grp_fu_940_p7;
wire   [15:0] grp_fu_959_p7;
wire   [15:0] grp_fu_978_p7;
wire   [15:0] grp_fu_997_p7;
wire   [15:0] grp_fu_1016_p7;
wire   [15:0] grp_fu_1035_p7;
wire   [15:0] grp_fu_1054_p7;
wire   [15:0] grp_fu_1073_p7;
wire   [15:0] grp_fu_1092_p7;
wire   [0:0] icmp_ln81_1_fu_1193_p2;
wire   [4:0] add_ln81_fu_1187_p2;
wire   [3:0] mul_ln81_fu_1228_p0;
wire   [5:0] mul_ln81_fu_1228_p1;
wire   [8:0] mul_ln81_fu_1228_p2;
wire   [2:0] tmp_37_fu_1234_p4;
wire   [5:0] zext_ln90_fu_1244_p1;
wire   [5:0] add_ln90_1_fu_1248_p2;
wire   [5:0] add_ln90_2_fu_1266_p2;
wire   [5:0] add_ln90_3_fu_1284_p2;
wire   [4:0] mul_ln90_12_fu_1305_p0;
wire   [6:0] mul_ln90_12_fu_1305_p1;
wire   [10:0] mul_ln90_12_fu_1305_p2;
wire   [3:0] tmp_39_fu_1311_p4;
wire   [5:0] zext_ln90_5_fu_1321_p1;
wire   [5:0] add_ln90_4_fu_1325_p2;
wire   [5:0] add_ln90_12_fu_1343_p2;
wire   [5:0] add_ln90_13_fu_1361_p2;
wire   [4:0] add_ln89_1_fu_1379_p2;
wire   [4:0] mul_ln90_13_fu_1388_p0;
wire   [6:0] mul_ln90_13_fu_1388_p1;
wire   [10:0] mul_ln90_13_fu_1388_p2;
wire   [3:0] tmp_40_fu_1394_p4;
wire   [5:0] zext_ln90_10_fu_1404_p1;
wire   [5:0] add_ln90_14_fu_1408_p2;
wire   [5:0] add_ln90_15_fu_1426_p2;
wire   [5:0] add_ln90_16_fu_1444_p2;
wire   [15:0] grp_fu_940_p9;
wire   [15:0] grp_fu_959_p9;
wire   [15:0] grp_fu_978_p9;
wire   [15:0] tmp_3_fu_1462_p7;
wire   [15:0] grp_fu_997_p9;
wire   [15:0] grp_fu_1016_p9;
wire   [15:0] grp_fu_1035_p9;
wire   [15:0] tmp_7_fu_1481_p7;
wire   [15:0] grp_fu_1054_p9;
wire   [15:0] grp_fu_1073_p9;
wire   [15:0] grp_fu_1092_p9;
wire   [15:0] tmp_10_fu_1500_p7;
wire   [15:0] tmp_14_fu_1519_p7;
wire  signed [15:0] tmp_14_fu_1519_p9;
wire   [15:0] tmp_18_fu_1542_p7;
wire   [15:0] tmp_22_fu_1561_p7;
wire  signed [15:0] tmp_22_fu_1561_p9;
wire   [15:0] tmp_26_fu_1584_p7;
wire   [15:0] tmp_30_fu_1603_p7;
wire   [15:0] tmp_34_fu_1622_p7;
wire  signed [15:0] tmp_34_fu_1622_p9;
wire  signed [15:0] mul_ln90_1_fu_1663_p1;
wire  signed [15:0] mul_ln90_5_fu_1668_p1;
wire  signed [15:0] mul_ln90_7_fu_1673_p1;
wire  signed [27:0] add_ln90_11_fu_1678_p0;
wire   [27:0] grp_fu_1757_p3;
wire  signed [27:0] add_ln90_7_fu_1682_p1;
wire   [27:0] grp_fu_1772_p3;
(* use_dsp48 = "no" *) wire   [27:0] add_ln90_7_fu_1682_p2;
wire   [27:0] sum_1_fu_1686_p2;
wire   [15:0] result_fu_1691_p4;
wire   [12:0] tmp_38_fu_1724_p4;
wire  signed [15:0] grp_fu_1736_p1;
wire  signed [15:0] grp_fu_1743_p1;
wire  signed [15:0] grp_fu_1750_p1;
wire  signed [15:0] grp_fu_1757_p1;
wire  signed [15:0] grp_fu_1765_p1;
wire  signed [15:0] grp_fu_1772_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [8:0] mul_ln81_fu_1228_p00;
wire   [10:0] mul_ln90_12_fu_1305_p00;
wire   [10:0] mul_ln90_13_fu_1388_p00;
reg    ap_condition_479;
wire   [1:0] grp_fu_940_p1;
wire   [1:0] grp_fu_940_p3;
wire  signed [1:0] grp_fu_940_p5;
wire   [1:0] grp_fu_959_p1;
wire   [1:0] grp_fu_959_p3;
wire  signed [1:0] grp_fu_959_p5;
wire   [1:0] grp_fu_978_p1;
wire   [1:0] grp_fu_978_p3;
wire  signed [1:0] grp_fu_978_p5;
wire  signed [1:0] grp_fu_997_p1;
wire   [1:0] grp_fu_997_p3;
wire   [1:0] grp_fu_997_p5;
wire  signed [1:0] grp_fu_1016_p1;
wire   [1:0] grp_fu_1016_p3;
wire   [1:0] grp_fu_1016_p5;
wire  signed [1:0] grp_fu_1035_p1;
wire   [1:0] grp_fu_1035_p3;
wire   [1:0] grp_fu_1035_p5;
wire   [1:0] grp_fu_1054_p1;
wire  signed [1:0] grp_fu_1054_p3;
wire   [1:0] grp_fu_1054_p5;
wire   [1:0] grp_fu_1073_p1;
wire  signed [1:0] grp_fu_1073_p3;
wire   [1:0] grp_fu_1073_p5;
wire   [1:0] grp_fu_1092_p1;
wire  signed [1:0] grp_fu_1092_p3;
wire   [1:0] grp_fu_1092_p5;
wire   [1:0] tmp_3_fu_1462_p1;
wire   [1:0] tmp_3_fu_1462_p3;
wire  signed [1:0] tmp_3_fu_1462_p5;
wire   [1:0] tmp_7_fu_1481_p1;
wire   [1:0] tmp_7_fu_1481_p3;
wire  signed [1:0] tmp_7_fu_1481_p5;
wire   [1:0] tmp_10_fu_1500_p1;
wire   [1:0] tmp_10_fu_1500_p3;
wire  signed [1:0] tmp_10_fu_1500_p5;
wire  signed [1:0] tmp_14_fu_1519_p1;
wire   [1:0] tmp_14_fu_1519_p3;
wire   [1:0] tmp_14_fu_1519_p5;
wire  signed [1:0] tmp_18_fu_1542_p1;
wire   [1:0] tmp_18_fu_1542_p3;
wire   [1:0] tmp_18_fu_1542_p5;
wire  signed [1:0] tmp_22_fu_1561_p1;
wire   [1:0] tmp_22_fu_1561_p3;
wire   [1:0] tmp_22_fu_1561_p5;
wire   [1:0] tmp_26_fu_1584_p1;
wire  signed [1:0] tmp_26_fu_1584_p3;
wire   [1:0] tmp_26_fu_1584_p5;
wire   [1:0] tmp_30_fu_1603_p1;
wire  signed [1:0] tmp_30_fu_1603_p3;
wire   [1:0] tmp_30_fu_1603_p5;
wire   [1:0] tmp_34_fu_1622_p1;
wire  signed [1:0] tmp_34_fu_1622_p3;
wire   [1:0] tmp_34_fu_1622_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 phi_urem_fu_130 = 5'd0;
#0 j_fu_134 = 5'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U73(
    .din0(input_buf_0_0_q0),
    .din1(input_buf_0_1_q0),
    .din2(input_buf_0_2_q0),
    .def(grp_fu_940_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_940_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U74(
    .din0(input_buf_1_0_q0),
    .din1(input_buf_1_1_q0),
    .din2(input_buf_1_2_q0),
    .def(grp_fu_959_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_959_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U75(
    .din0(input_buf_2_0_q0),
    .din1(input_buf_2_1_q0),
    .din2(input_buf_2_2_q0),
    .def(grp_fu_978_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_978_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U76(
    .din0(input_buf_0_0_q0),
    .din1(input_buf_0_1_q0),
    .din2(input_buf_0_2_q0),
    .def(grp_fu_997_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_997_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U77(
    .din0(input_buf_1_0_q0),
    .din1(input_buf_1_1_q0),
    .din2(input_buf_1_2_q0),
    .def(grp_fu_1016_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_1016_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U78(
    .din0(input_buf_2_0_q0),
    .din1(input_buf_2_1_q0),
    .din2(input_buf_2_2_q0),
    .def(grp_fu_1035_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_1035_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U79(
    .din0(input_buf_0_0_q0),
    .din1(input_buf_0_1_q0),
    .din2(input_buf_0_2_q0),
    .def(grp_fu_1054_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_1054_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U80(
    .din0(input_buf_1_0_q0),
    .din1(input_buf_1_1_q0),
    .din2(input_buf_1_2_q0),
    .def(grp_fu_1073_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_1073_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U81(
    .din0(input_buf_2_0_q0),
    .din1(input_buf_2_1_q0),
    .din2(input_buf_2_2_q0),
    .def(grp_fu_1092_p7),
    .sel(trunc_ln81_1_reg_1902_pp0_iter1_reg),
    .dout(grp_fu_1092_p9)
);

cnn_top_mul_4ns_6ns_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_4ns_6ns_9_1_1_U82(
    .din0(mul_ln81_fu_1228_p0),
    .din1(mul_ln81_fu_1228_p1),
    .dout(mul_ln81_fu_1228_p2)
);

cnn_top_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U83(
    .din0(mul_ln90_12_fu_1305_p0),
    .din1(mul_ln90_12_fu_1305_p1),
    .dout(mul_ln90_12_fu_1305_p2)
);

cnn_top_mul_5ns_7ns_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 11 ))
mul_5ns_7ns_11_1_1_U84(
    .din0(mul_ln90_13_fu_1388_p0),
    .din1(mul_ln90_13_fu_1388_p1),
    .dout(mul_ln90_13_fu_1388_p2)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U85(
    .din0(grp_fu_940_p9),
    .din1(grp_fu_959_p9),
    .din2(grp_fu_978_p9),
    .def(tmp_3_fu_1462_p7),
    .sel(empty_41),
    .dout(tmp_3_fu_1462_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U86(
    .din0(grp_fu_997_p9),
    .din1(grp_fu_1016_p9),
    .din2(grp_fu_1035_p9),
    .def(tmp_7_fu_1481_p7),
    .sel(empty_41),
    .dout(tmp_7_fu_1481_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U87(
    .din0(grp_fu_1054_p9),
    .din1(grp_fu_1073_p9),
    .din2(grp_fu_1092_p9),
    .def(tmp_10_fu_1500_p7),
    .sel(empty_41),
    .dout(tmp_10_fu_1500_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U88(
    .din0(grp_fu_940_p9),
    .din1(grp_fu_959_p9),
    .din2(grp_fu_978_p9),
    .def(tmp_14_fu_1519_p7),
    .sel(empty_41),
    .dout(tmp_14_fu_1519_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U89(
    .din0(grp_fu_997_p9),
    .din1(grp_fu_1016_p9),
    .din2(grp_fu_1035_p9),
    .def(tmp_18_fu_1542_p7),
    .sel(empty_41),
    .dout(tmp_18_fu_1542_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h0 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h1 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U90(
    .din0(grp_fu_1054_p9),
    .din1(grp_fu_1073_p9),
    .din2(grp_fu_1092_p9),
    .def(tmp_22_fu_1561_p7),
    .sel(empty_41),
    .dout(tmp_22_fu_1561_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U91(
    .din0(grp_fu_940_p9),
    .din1(grp_fu_959_p9),
    .din2(grp_fu_978_p9),
    .def(tmp_26_fu_1584_p7),
    .sel(empty_41),
    .dout(tmp_26_fu_1584_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U92(
    .din0(grp_fu_997_p9),
    .din1(grp_fu_1016_p9),
    .din2(grp_fu_1035_p9),
    .def(tmp_30_fu_1603_p7),
    .sel(empty_41),
    .dout(tmp_30_fu_1603_p9)
);

(* dissolve_hierarchy = "yes" *) cnn_top_sparsemux_7_2_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h1 ),
    .din0_WIDTH( 16 ),
    .CASE1( 2'h2 ),
    .din1_WIDTH( 16 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 16 ),
    .def_WIDTH( 16 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 16 ))
sparsemux_7_2_16_1_1_U93(
    .din0(grp_fu_1054_p9),
    .din1(grp_fu_1073_p9),
    .din2(grp_fu_1092_p9),
    .def(tmp_34_fu_1622_p7),
    .sel(empty_41),
    .dout(tmp_34_fu_1622_p9)
);

cnn_top_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U94(
    .din0(tmp_30_reg_2360_pp0_iter3_reg),
    .din1(mul_ln90_1_fu_1663_p1),
    .dout(mul_ln90_1_fu_1663_p2)
);

cnn_top_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U95(
    .din0(tmp_10_reg_2335_pp0_iter3_reg),
    .din1(mul_ln90_5_fu_1668_p1),
    .dout(mul_ln90_5_fu_1668_p2)
);

cnn_top_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U96(
    .din0(tmp_18_reg_2345_pp0_iter3_reg),
    .din1(mul_ln90_7_fu_1673_p1),
    .dout(mul_ln90_7_fu_1673_p2)
);

cnn_top_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_34_fu_1622_p9),
    .din1(grp_fu_1736_p1),
    .din2(mul_ln90_1_fu_1663_p2),
    .ce(1'b1),
    .dout(grp_fu_1736_p3)
);

cnn_top_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_14_fu_1519_p9),
    .din1(grp_fu_1743_p1),
    .din2(mul_ln90_5_fu_1668_p2),
    .ce(1'b1),
    .dout(grp_fu_1743_p3)
);

cnn_top_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_22_fu_1561_p9),
    .din1(grp_fu_1750_p1),
    .din2(mul_ln90_7_fu_1673_p2),
    .ce(1'b1),
    .dout(grp_fu_1750_p3)
);

cnn_top_mac_muladd_16s_16s_28ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28ns_28_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_26_reg_2355),
    .din1(grp_fu_1757_p1),
    .din2(grp_fu_1736_p3),
    .ce(1'b1),
    .dout(grp_fu_1757_p3)
);

cnn_top_mac_muladd_16s_16s_28ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28ns_28_4_1_U101(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_reg_2330),
    .din1(grp_fu_1765_p1),
    .din2(grp_fu_1743_p3),
    .ce(1'b1),
    .dout(grp_fu_1765_p3)
);

cnn_top_mac_muladd_16s_16s_28ns_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28ns_28_4_1_U102(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_3_reg_2325_pp0_iter3_reg),
    .din1(grp_fu_1772_p1),
    .din2(sum),
    .ce(1'b1),
    .dout(grp_fu_1772_p3)
);

cnn_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln81_fu_1172_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_fu_134 <= add_ln89_fu_1178_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_fu_134 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln81_fu_1172_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            phi_urem_fu_130 <= select_ln81_fu_1199_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            phi_urem_fu_130 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln89_reg_1897 <= add_ln89_fu_1178_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        j_1_reg_1887 <= ap_sig_allocacmp_j_1;
        mul_ln90_10_cast_reg_1873[4 : 0] <= mul_ln90_10_cast_fu_1151_p1[4 : 0];
        mul_ln90_11_cast_reg_1866[4 : 0] <= mul_ln90_11_cast_fu_1147_p1[4 : 0];
        mul_ln90_9_cast_reg_1880[4 : 0] <= mul_ln90_9_cast_fu_1155_p1[4 : 0];
        sext_ln90_11_cast_reg_1836 <= sext_ln90_11_cast_fu_1123_p1;
        sext_ln90_12_cast_reg_1831 <= sext_ln90_12_cast_fu_1119_p1;
        sext_ln90_13_cast_reg_1826 <= sext_ln90_13_cast_fu_1115_p1;
        sext_ln90_14_cast_reg_1821 <= sext_ln90_14_cast_fu_1111_p1;
        sext_ln90_15_cast_reg_1861 <= sext_ln90_15_cast_fu_1143_p1;
        sext_ln90_16_cast_reg_1856 <= sext_ln90_16_cast_fu_1139_p1;
        sext_ln90_17_cast_reg_1851 <= sext_ln90_17_cast_fu_1135_p1;
        sext_ln90_1_cast_reg_1846 <= sext_ln90_1_cast_fu_1131_p1;
        sext_ln90_2_cast_reg_1841 <= sext_ln90_2_cast_fu_1127_p1;
        trunc_ln81_1_reg_1902 <= trunc_ln81_1_fu_1207_p1;
        trunc_ln81_1_reg_1902_pp0_iter1_reg <= trunc_ln81_1_reg_1902;
        trunc_ln81_reg_1915 <= trunc_ln81_fu_1221_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln90_11_reg_2420 <= add_ln90_11_fu_1678_p2;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        icmp_ln95_reg_2430 <= icmp_ln95_fu_1711_p2;
        tmp_10_reg_2335 <= tmp_10_fu_1500_p9;
        tmp_10_reg_2335_pp0_iter3_reg <= tmp_10_reg_2335;
        tmp_18_reg_2345 <= tmp_18_fu_1542_p9;
        tmp_18_reg_2345_pp0_iter3_reg <= tmp_18_reg_2345;
        tmp_26_reg_2355 <= tmp_26_fu_1584_p9;
        tmp_30_reg_2360 <= tmp_30_fu_1603_p9;
        tmp_30_reg_2360_pp0_iter3_reg <= tmp_30_reg_2360;
        tmp_3_reg_2325 <= tmp_3_fu_1462_p9;
        tmp_3_reg_2325_pp0_iter3_reg <= tmp_3_reg_2325;
        tmp_7_reg_2330 <= tmp_7_fu_1481_p9;
        trunc_ln81_reg_1915_pp0_iter2_reg <= trunc_ln81_reg_1915;
        trunc_ln81_reg_1915_pp0_iter3_reg <= trunc_ln81_reg_1915_pp0_iter2_reg;
        trunc_ln81_reg_1915_pp0_iter4_reg <= trunc_ln81_reg_1915_pp0_iter3_reg;
        trunc_ln81_reg_1915_pp0_iter5_reg <= trunc_ln81_reg_1915_pp0_iter4_reg;
        trunc_ln81_reg_1915_pp0_iter6_reg <= trunc_ln81_reg_1915_pp0_iter5_reg;
        trunc_ln81_reg_1915_pp0_iter7_reg <= trunc_ln81_reg_1915_pp0_iter6_reg;
        trunc_ln94_3_reg_2425 <= {{sum_1_fu_1686_p2[26:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        add_ln90_6_reg_2415 <= grp_fu_1765_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        add_ln90_8_reg_2405 <= grp_fu_1750_p3;
    end
end

always @ (*) begin
    if (((icmp_ln81_fu_1172_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter7_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_1 = 5'd0;
    end else begin
        ap_sig_allocacmp_j_1 = j_fu_134;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_phi_urem_load = 5'd0;
    end else begin
        ap_sig_allocacmp_phi_urem_load = phi_urem_fu_130;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_0_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_0_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_0_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_0_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_0_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_0_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_0_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_0_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_0_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_0_0_address0_local = 'bx;
        end
    end else begin
        input_buf_0_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_0_0_ce0_local = 1'b1;
    end else begin
        input_buf_0_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_1_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_1_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_1_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_1_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_1_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_1_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_1_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_1_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_1_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_0_1_address0_local = 'bx;
        end
    end else begin
        input_buf_0_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_0_1_ce0_local = 1'b1;
    end else begin
        input_buf_0_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_2_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_2_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_0_2_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_2_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_2_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_0_2_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_2_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_2_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_0_2_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_0_2_address0_local = 'bx;
        end
    end else begin
        input_buf_0_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_0_2_ce0_local = 1'b1;
    end else begin
        input_buf_0_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_0_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_0_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_0_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_0_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_0_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_0_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_0_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_0_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_0_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_1_0_address0_local = 'bx;
        end
    end else begin
        input_buf_1_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_1_0_ce0_local = 1'b1;
    end else begin
        input_buf_1_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_1_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_1_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_1_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_1_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_1_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_1_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_1_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_1_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_1_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_1_1_address0_local = 'bx;
        end
    end else begin
        input_buf_1_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_1_1_ce0_local = 1'b1;
    end else begin
        input_buf_1_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_2_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_2_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_1_2_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_2_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_2_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_1_2_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_2_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_2_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_1_2_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_1_2_address0_local = 'bx;
        end
    end else begin
        input_buf_1_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_1_2_ce0_local = 1'b1;
    end else begin
        input_buf_1_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_0_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_0_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_0_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_0_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_0_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_0_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_0_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_0_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_0_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_2_0_address0_local = 'bx;
        end
    end else begin
        input_buf_2_0_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_2_0_ce0_local = 1'b1;
    end else begin
        input_buf_2_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_1_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_1_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_1_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_1_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_1_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_1_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_1_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_1_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_1_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_2_1_address0_local = 'bx;
        end
    end else begin
        input_buf_2_1_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_2_1_ce0_local = 1'b1;
    end else begin
        input_buf_2_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_479)) begin
        if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_2_address0_local = zext_ln90_13_fu_1449_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_2_address0_local = zext_ln90_8_fu_1366_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd0))) begin
            input_buf_2_2_address0_local = zext_ln90_3_fu_1289_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_2_address0_local = zext_ln90_12_fu_1431_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_2_address0_local = zext_ln90_7_fu_1348_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd1))) begin
            input_buf_2_2_address0_local = zext_ln90_2_fu_1271_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd0) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_2_address0_local = zext_ln90_11_fu_1413_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd1) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_2_address0_local = zext_ln90_6_fu_1330_p1;
        end else if (((trunc_ln81_1_reg_1902 == 2'd2) & (tmp_36_reg_1808 == 2'd2))) begin
            input_buf_2_2_address0_local = zext_ln90_1_fu_1253_p1;
        end else begin
            input_buf_2_2_address0_local = 'bx;
        end
    end else begin
        input_buf_2_2_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)) 
    | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln81_1_reg_1902 == 2'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_36_reg_1808 == 2'd0)))) begin
        input_buf_2_2_ce0_local = 1'b1;
    end else begin
        input_buf_2_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        output_buf_ce0_local = 1'b1;
    end else begin
        output_buf_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1))) begin
        output_buf_we0_local = 1'b1;
    end else begin
        output_buf_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln81_fu_1187_p2 = (ap_sig_allocacmp_phi_urem_load + 5'd1);

assign add_ln89_1_fu_1379_p2 = (j_1_reg_1887 + 5'd2);

assign add_ln89_fu_1178_p2 = (ap_sig_allocacmp_j_1 + 5'd1);

assign add_ln90_11_fu_1678_p0 = grp_fu_1757_p3;

assign add_ln90_11_fu_1678_p2 = ($signed(add_ln90_11_fu_1678_p0) + $signed(add_ln90_8_reg_2405));

assign add_ln90_12_fu_1343_p2 = (mul_ln90_10_cast_reg_1873 + zext_ln90_5_fu_1321_p1);

assign add_ln90_13_fu_1361_p2 = (mul_ln90_11_cast_reg_1866 + zext_ln90_5_fu_1321_p1);

assign add_ln90_14_fu_1408_p2 = (mul_ln90_9_cast_reg_1880 + zext_ln90_10_fu_1404_p1);

assign add_ln90_15_fu_1426_p2 = (mul_ln90_10_cast_reg_1873 + zext_ln90_10_fu_1404_p1);

assign add_ln90_16_fu_1444_p2 = (mul_ln90_11_cast_reg_1866 + zext_ln90_10_fu_1404_p1);

assign add_ln90_1_fu_1248_p2 = (mul_ln90_9_cast_reg_1880 + zext_ln90_fu_1244_p1);

assign add_ln90_2_fu_1266_p2 = (mul_ln90_10_cast_reg_1873 + zext_ln90_fu_1244_p1);

assign add_ln90_3_fu_1284_p2 = (mul_ln90_11_cast_reg_1866 + zext_ln90_fu_1244_p1);

assign add_ln90_4_fu_1325_p2 = (mul_ln90_9_cast_reg_1880 + zext_ln90_5_fu_1321_p1);

assign add_ln90_7_fu_1682_p1 = grp_fu_1772_p3;

assign add_ln90_7_fu_1682_p2 = ($signed(add_ln90_6_reg_2415) + $signed(add_ln90_7_fu_1682_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_479 = ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign grp_fu_1016_p7 = 'bx;

assign grp_fu_1035_p7 = 'bx;

assign grp_fu_1054_p7 = 'bx;

assign grp_fu_1073_p7 = 'bx;

assign grp_fu_1092_p7 = 'bx;

assign grp_fu_1736_p1 = sext_ln90_17_cast_reg_1851;

assign grp_fu_1743_p1 = sext_ln90_12_cast_reg_1831;

assign grp_fu_1750_p1 = sext_ln90_14_cast_reg_1821;

assign grp_fu_1757_p1 = sext_ln90_15_cast_reg_1861;

assign grp_fu_1765_p1 = sext_ln90_2_cast_reg_1841;

assign grp_fu_1772_p1 = sext_ln90_1_cast_reg_1846;

assign grp_fu_940_p7 = 'bx;

assign grp_fu_959_p7 = 'bx;

assign grp_fu_978_p7 = 'bx;

assign grp_fu_997_p7 = 'bx;

assign icmp_ln81_1_fu_1193_p2 = ((ap_sig_allocacmp_phi_urem_load == 5'd2) ? 1'b1 : 1'b0);

assign icmp_ln81_fu_1172_p2 = ((ap_sig_allocacmp_j_1 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln95_fu_1711_p2 = (($signed(result_fu_1691_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign input_buf_0_0_address0 = input_buf_0_0_address0_local;

assign input_buf_0_0_ce0 = input_buf_0_0_ce0_local;

assign input_buf_0_1_address0 = input_buf_0_1_address0_local;

assign input_buf_0_1_ce0 = input_buf_0_1_ce0_local;

assign input_buf_0_2_address0 = input_buf_0_2_address0_local;

assign input_buf_0_2_ce0 = input_buf_0_2_ce0_local;

assign input_buf_1_0_address0 = input_buf_1_0_address0_local;

assign input_buf_1_0_ce0 = input_buf_1_0_ce0_local;

assign input_buf_1_1_address0 = input_buf_1_1_address0_local;

assign input_buf_1_1_ce0 = input_buf_1_1_ce0_local;

assign input_buf_1_2_address0 = input_buf_1_2_address0_local;

assign input_buf_1_2_ce0 = input_buf_1_2_ce0_local;

assign input_buf_2_0_address0 = input_buf_2_0_address0_local;

assign input_buf_2_0_ce0 = input_buf_2_0_ce0_local;

assign input_buf_2_1_address0 = input_buf_2_1_address0_local;

assign input_buf_2_1_ce0 = input_buf_2_1_ce0_local;

assign input_buf_2_2_address0 = input_buf_2_2_address0_local;

assign input_buf_2_2_ce0 = input_buf_2_2_ce0_local;

assign mul_ln81_fu_1228_p0 = mul_ln81_fu_1228_p00;

assign mul_ln81_fu_1228_p00 = trunc_ln81_fu_1221_p1;

assign mul_ln81_fu_1228_p1 = 9'd22;

assign mul_ln90_10_cast_fu_1151_p1 = mul_ln90_10;

assign mul_ln90_11_cast_fu_1147_p1 = mul_ln90_11;

assign mul_ln90_12_fu_1305_p0 = mul_ln90_12_fu_1305_p00;

assign mul_ln90_12_fu_1305_p00 = add_ln89_reg_1897;

assign mul_ln90_12_fu_1305_p1 = 11'd43;

assign mul_ln90_13_fu_1388_p0 = mul_ln90_13_fu_1388_p00;

assign mul_ln90_13_fu_1388_p00 = add_ln89_1_fu_1379_p2;

assign mul_ln90_13_fu_1388_p1 = 11'd43;

assign mul_ln90_1_fu_1663_p1 = sext_ln90_16_cast_reg_1856;

assign mul_ln90_5_fu_1668_p1 = sext_ln90_11_cast_reg_1836;

assign mul_ln90_7_fu_1673_p1 = sext_ln90_13_cast_reg_1826;

assign mul_ln90_9_cast_fu_1155_p1 = mul_ln90_9;

assign output_buf_address0 = zext_ln95_fu_1731_p1;

assign output_buf_ce0 = output_buf_ce0_local;

assign output_buf_d0 = select_ln95_fu_1717_p3;

assign output_buf_we0 = output_buf_we0_local;

assign result_fu_1691_p4 = {{sum_1_fu_1686_p2[27:12]}};

assign select_ln81_fu_1199_p3 = ((icmp_ln81_1_fu_1193_p2[0:0] == 1'b1) ? 5'd0 : add_ln81_fu_1187_p2);

assign select_ln95_fu_1717_p3 = ((icmp_ln95_reg_2430[0:0] == 1'b1) ? trunc_ln94_3_reg_2425 : 15'd0);

assign sext_ln90_11_cast_fu_1123_p1 = $signed(sext_ln90_11);

assign sext_ln90_12_cast_fu_1119_p1 = $signed(sext_ln90_12);

assign sext_ln90_13_cast_fu_1115_p1 = $signed(sext_ln90_13);

assign sext_ln90_14_cast_fu_1111_p1 = $signed(sext_ln90_14);

assign sext_ln90_15_cast_fu_1143_p1 = $signed(sext_ln90_15);

assign sext_ln90_16_cast_fu_1139_p1 = $signed(sext_ln90_16);

assign sext_ln90_17_cast_fu_1135_p1 = $signed(sext_ln90_17);

assign sext_ln90_1_cast_fu_1131_p1 = $signed(sext_ln90_1);

assign sext_ln90_2_cast_fu_1127_p1 = $signed(sext_ln90_2);

assign sum_1_fu_1686_p2 = (add_ln90_11_reg_2420 + add_ln90_7_fu_1682_p2);

assign tmp_10_fu_1500_p7 = 'bx;

assign tmp_14_fu_1519_p7 = 'bx;

assign tmp_18_fu_1542_p7 = 'bx;

assign tmp_22_fu_1561_p7 = 'bx;

assign tmp_26_fu_1584_p7 = 'bx;

assign tmp_30_fu_1603_p7 = 'bx;

assign tmp_34_fu_1622_p7 = 'bx;

assign tmp_36_reg_1808 = empty_41;

assign tmp_37_fu_1234_p4 = {{mul_ln81_fu_1228_p2[8:6]}};

assign tmp_38_fu_1724_p4 = {{{empty}, {i}}, {trunc_ln81_reg_1915_pp0_iter7_reg}};

assign tmp_39_fu_1311_p4 = {{mul_ln90_12_fu_1305_p2[10:7]}};

assign tmp_3_fu_1462_p7 = 'bx;

assign tmp_40_fu_1394_p4 = {{mul_ln90_13_fu_1388_p2[10:7]}};

assign tmp_7_fu_1481_p7 = 'bx;

assign trunc_ln81_1_fu_1207_p1 = ap_sig_allocacmp_phi_urem_load[1:0];

assign trunc_ln81_fu_1221_p1 = j_1_reg_1887[3:0];

assign zext_ln90_10_fu_1404_p1 = tmp_40_fu_1394_p4;

assign zext_ln90_11_fu_1413_p1 = add_ln90_14_fu_1408_p2;

assign zext_ln90_12_fu_1431_p1 = add_ln90_15_fu_1426_p2;

assign zext_ln90_13_fu_1449_p1 = add_ln90_16_fu_1444_p2;

assign zext_ln90_1_fu_1253_p1 = add_ln90_1_fu_1248_p2;

assign zext_ln90_2_fu_1271_p1 = add_ln90_2_fu_1266_p2;

assign zext_ln90_3_fu_1289_p1 = add_ln90_3_fu_1284_p2;

assign zext_ln90_5_fu_1321_p1 = tmp_39_fu_1311_p4;

assign zext_ln90_6_fu_1330_p1 = add_ln90_4_fu_1325_p2;

assign zext_ln90_7_fu_1348_p1 = add_ln90_12_fu_1343_p2;

assign zext_ln90_8_fu_1366_p1 = add_ln90_13_fu_1361_p2;

assign zext_ln90_fu_1244_p1 = tmp_37_fu_1234_p4;

assign zext_ln95_fu_1731_p1 = tmp_38_fu_1724_p4;

always @ (posedge ap_clk) begin
    mul_ln90_11_cast_reg_1866[5] <= 1'b0;
    mul_ln90_10_cast_reg_1873[5] <= 1'b0;
    mul_ln90_9_cast_reg_1880[5] <= 1'b0;
end

endmodule //cnn_top_convolution_func_2_Pipeline_VITIS_LOOP_81_3
