

================================================================
== Vitis HLS Report for 'ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17'
================================================================
* Date:           Tue Dec  6 19:10:49 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.169 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_123_1  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     54|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      4|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      34|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      42|     94|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |skey_U  |ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R  |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                                                            |        0|  8|   4|    0|    32|    8|     1|          256|
    +--------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_109_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln124_fu_88_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_82_p2  |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    |xor_ln121_fu_98_p2   |       xor|   0|  0|   6|           5|           6|
    |xor_ln124_fu_125_p2  |       xor|   0|  0|   8|           8|           8|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  54|          32|          31|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_i44_load  |   9|          2|    5|         10|
    |idx_i44_fu_34                  |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   12|         24|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |idx_i44_fu_34                     |  5|   0|    5|          0|
    |rk_addr_reg_147                   |  8|   0|    8|          0|
    |rk_addr_reg_147_pp0_iter1_reg     |  8|   0|    8|          0|
    |xor_ln124_reg_153                 |  8|   0|    8|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 34|   0|   34|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17|  return value|
|or_ln364     |   in|    8|     ap_none|                                    or_ln364|        scalar|
|rk_address0  |  out|    8|   ap_memory|                                          rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                          rk|         array|
|rk_we0       |  out|    1|   ap_memory|                                          rk|         array|
|rk_d0        |  out|    8|   ap_memory|                                          rk|         array|
|rk_address1  |  out|    8|   ap_memory|                                          rk|         array|
|rk_ce1       |  out|    1|   ap_memory|                                          rk|         array|
|rk_q1        |   in|    8|   ap_memory|                                          rk|         array|
+-------------+-----+-----+------------+--------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.16>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%idx_i44 = alloca i32 1"   --->   Operation 6 'alloca' 'idx_i44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%or_ln364_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %or_ln364"   --->   Operation 7 'read' 'or_ln364_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %idx_i44"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body.i46"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx_i44_load = load i5 %idx_i44" [clefia.c:124->clefia.c:383]   --->   Operation 10 'load' 'idx_i44_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.36ns)   --->   "%icmp_ln123 = icmp_eq  i5 %idx_i44_load, i5 16" [clefia.c:123->clefia.c:383]   --->   Operation 13 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.78ns)   --->   "%add_ln124 = add i5 %idx_i44_load, i5 1" [clefia.c:124->clefia.c:383]   --->   Operation 14 'add' 'add_ln124' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %while.body.split.i56, void %if.end26.loopexit.exitStub" [clefia.c:123->clefia.c:383]   --->   Operation 15 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i5 %idx_i44_load" [clefia.c:121->clefia.c:383]   --->   Operation 16 'zext' 'zext_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.78ns)   --->   "%xor_ln121 = xor i5 %idx_i44_load, i5 16" [clefia.c:121->clefia.c:383]   --->   Operation 17 'xor' 'xor_ln121' <Predicate = (!icmp_ln123)> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln121_4 = zext i5 %xor_ln121" [clefia.c:121->clefia.c:383]   --->   Operation 18 'zext' 'zext_ln121_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%skey_addr = getelementptr i8 %skey, i64 0, i64 %zext_ln121_4" [clefia.c:121->clefia.c:383]   --->   Operation 19 'getelementptr' 'skey_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.91ns)   --->   "%add_ln121 = add i8 %or_ln364_read, i8 %zext_ln121" [clefia.c:121->clefia.c:383]   --->   Operation 20 'add' 'add_ln121' <Predicate = (!icmp_ln123)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln121_5 = zext i8 %add_ln121" [clefia.c:121->clefia.c:383]   --->   Operation 21 'zext' 'zext_ln121_5' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i8 %rk, i64 0, i64 %zext_ln121_5" [clefia.c:121->clefia.c:383]   --->   Operation 22 'getelementptr' 'rk_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124->clefia.c:383]   --->   Operation 23 'load' 'rk_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:124->clefia.c:383]   --->   Operation 24 'load' 'skey_load' <Predicate = (!icmp_ln123)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln123 = store i5 %add_ln124, i5 %idx_i44" [clefia.c:123->clefia.c:383]   --->   Operation 25 'store' 'store_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.24>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%rk_load = load i8 %rk_addr" [clefia.c:124->clefia.c:383]   --->   Operation 26 'load' 'rk_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_2 : Operation 27 [1/2] (2.32ns)   --->   "%skey_load = load i5 %skey_addr" [clefia.c:124->clefia.c:383]   --->   Operation 27 'load' 'skey_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 32> <ROM>
ST_2 : Operation 28 [1/1] (0.99ns)   --->   "%xor_ln124 = xor i8 %skey_load, i8 %rk_load" [clefia.c:124->clefia.c:383]   --->   Operation 28 'xor' 'xor_ln124' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [clefia.c:121->clefia.c:383]   --->   Operation 29 'specloopname' 'specloopname_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (3.25ns)   --->   "%store_ln124 = store i8 %xor_ln124, i8 %rk_addr" [clefia.c:124->clefia.c:383]   --->   Operation 30 'store' 'store_ln124' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 224> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln123 = br void %while.body.i46" [clefia.c:123->clefia.c:383]   --->   Operation 31 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ or_ln364]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ skey]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx_i44            (alloca           ) [ 0100]
or_ln364_read      (read             ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
idx_i44_load       (load             ) [ 0000]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
icmp_ln123         (icmp             ) [ 0110]
add_ln124          (add              ) [ 0000]
br_ln123           (br               ) [ 0000]
zext_ln121         (zext             ) [ 0000]
xor_ln121          (xor              ) [ 0000]
zext_ln121_4       (zext             ) [ 0000]
skey_addr          (getelementptr    ) [ 0110]
add_ln121          (add              ) [ 0000]
zext_ln121_5       (zext             ) [ 0000]
rk_addr            (getelementptr    ) [ 0111]
store_ln123        (store            ) [ 0000]
rk_load            (load             ) [ 0000]
skey_load          (load             ) [ 0000]
xor_ln124          (xor              ) [ 0101]
specloopname_ln121 (specloopname     ) [ 0000]
store_ln124        (store            ) [ 0000]
br_ln123           (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="or_ln364">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="or_ln364"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rk">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="skey">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="skey"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="idx_i44_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_i44/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="or_ln364_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="8" slack="0"/>
<pin id="40" dir="0" index="1" bw="8" slack="0"/>
<pin id="41" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="or_ln364_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="skey_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="8" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="5" slack="0"/>
<pin id="48" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="skey_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="rk_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="8" slack="0"/>
<pin id="55" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="2"/>
<pin id="60" dir="0" index="1" bw="8" slack="1"/>
<pin id="61" dir="0" index="2" bw="0" slack="0"/>
<pin id="63" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="64" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="66" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="rk_load/1 store_ln124/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_access_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="5" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="71" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="72" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="skey_load/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="store_ln0_store_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="idx_i44_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="5" slack="0"/>
<pin id="81" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_i44_load/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="icmp_ln123_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="5" slack="0"/>
<pin id="84" dir="0" index="1" bw="5" slack="0"/>
<pin id="85" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln123/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="add_ln124_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="5" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln124/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="zext_ln121_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="xor_ln121_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="5" slack="0"/>
<pin id="100" dir="0" index="1" bw="5" slack="0"/>
<pin id="101" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln121/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln121_4_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_4/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln121_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="8" slack="0"/>
<pin id="111" dir="0" index="1" bw="5" slack="0"/>
<pin id="112" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln121/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="zext_ln121_5_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="store_ln123_store_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="0"/>
<pin id="122" dir="0" index="1" bw="5" slack="0"/>
<pin id="123" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="xor_ln124_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="0"/>
<pin id="127" dir="0" index="1" bw="8" slack="0"/>
<pin id="128" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln124/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="idx_i44_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="5" slack="0"/>
<pin id="133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="idx_i44 "/>
</bind>
</comp>

<comp id="138" class="1005" name="icmp_ln123_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln123 "/>
</bind>
</comp>

<comp id="142" class="1005" name="skey_addr_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="1"/>
<pin id="144" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="skey_addr "/>
</bind>
</comp>

<comp id="147" class="1005" name="rk_addr_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="153" class="1005" name="xor_ln124_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln124 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="2" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="67"><net_src comp="51" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="73"><net_src comp="44" pin="3"/><net_sink comp="68" pin=0"/></net>

<net id="78"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="79" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="79" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="26" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="97"><net_src comp="79" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="79" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="108"><net_src comp="104" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="113"><net_src comp="38" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="94" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="109" pin="2"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="124"><net_src comp="88" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="68" pin="3"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="58" pin="7"/><net_sink comp="125" pin=1"/></net>

<net id="134"><net_src comp="34" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="74" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="141"><net_src comp="82" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="44" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="150"><net_src comp="51" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="152"><net_src comp="147" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="156"><net_src comp="125" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rk | {3 }
	Port: skey | {}
 - Input state : 
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 : or_ln364 | {1 }
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 : rk | {1 2 }
	Port: ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 : skey | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		idx_i44_load : 1
		icmp_ln123 : 2
		add_ln124 : 2
		br_ln123 : 3
		zext_ln121 : 2
		xor_ln121 : 2
		zext_ln121_4 : 2
		skey_addr : 3
		add_ln121 : 3
		zext_ln121_5 : 4
		rk_addr : 5
		rk_load : 6
		skey_load : 4
		store_ln123 : 3
	State 2
		xor_ln124 : 1
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln124_fu_88     |    0    |    13   |
|          |     add_ln121_fu_109     |    0    |    15   |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln121_fu_98     |    0    |    5    |
|          |     xor_ln124_fu_125     |    0    |    8    |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln123_fu_82     |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   | or_ln364_read_read_fu_38 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln121_fu_94     |    0    |    0    |
|   zext   |    zext_ln121_4_fu_104   |    0    |    0    |
|          |    zext_ln121_5_fu_115   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    50   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|icmp_ln123_reg_138|    1   |
|  idx_i44_reg_131 |    5   |
|  rk_addr_reg_147 |    8   |
| skey_addr_reg_142|    5   |
| xor_ln124_reg_153|    8   |
+------------------+--------+
|       Total      |   27   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_68 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   50   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   27   |   68   |
+-----------+--------+--------+--------+
