{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 22:02:25 2012 " "Info: Processing started: Sat Feb 25 22:02:25 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_de0 -c uart_de0 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off uart_de0 -c uart_de0" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_de0-structure " "Info: Found design unit 1: uart_de0-structure" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 74 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reset_control-behaviour " "Info: Found design unit 2: reset_control-behaviour" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 122 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_de0 " "Info: Found entity 1: uart_de0" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 reset_control " "Info: Found entity 2: reset_control" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 116 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behaviour " "Info: Found design unit 1: shift_reg-behaviour" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Info: Found entity 1: shift_reg" {  } { { "../../primatives/rtl/shift_reg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/shift_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 schmitt_trigger_filter-behaviour " "Info: Found design unit 1: schmitt_trigger_filter-behaviour" {  } { { "../../primatives/rtl/schmitt_trigger_filter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 schmitt_trigger_filter " "Info: Found entity 1: schmitt_trigger_filter" {  } { { "../../primatives/rtl/schmitt_trigger_filter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/schmitt_trigger_filter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primatives_pkg " "Info: Found design unit 1: primatives_pkg" {  } { { "../../primatives/rtl/primatives_pkg.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/primatives_pkg.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/primatives/rtl/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behaviour " "Info: Found design unit 1: counter-behaviour" {  } { { "../../primatives/rtl/counter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd" 20 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../primatives/rtl/counter.vhd" "" { Text "/home/jansen/vhdl/projects/primatives/rtl/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver_fsm-behaviour " "Info: Found design unit 1: uart_receiver_fsm-behaviour" {  } { { "../rtl/uart_receiver_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver_fsm " "Info: Found entity 1: uart_receiver_fsm" {  } { { "../rtl/uart_receiver_fsm.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver_fsm.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_receiver-structure " "Info: Found design unit 1: uart_receiver-structure" {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart_receiver " "Info: Found entity 1: uart_receiver" {  } { { "../rtl/uart_receiver.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_receiver.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-structure " "Info: Found design unit 1: uart-structure" {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Info: Found entity 1: uart" {  } { { "../rtl/uart.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 baud_rate_generator-structure " "Info: Found design unit 1: baud_rate_generator-structure" {  } { { "../rtl/baud_rate_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 baud_rate_generator " "Info: Found entity 1: baud_rate_generator" {  } { { "../rtl/baud_rate_generator.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/baud_rate_generator.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clk_i uart_de0.vhd(106) " "Error (10482): VHDL error at uart_de0.vhd(106): object \"clk_i\" is used but not declared" {  } { { "../rtl/uart_de0.vhd" "" { Text "/home/jansen/vhdl/projects/uart/rtl/uart_de0.vhd" 106 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "278 " "Error: Peak virtual memory: 278 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 25 22:02:31 2012 " "Error: Processing ended: Sat Feb 25 22:02:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Error: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Error: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
