INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/EE2026_labs/clock/clock.srcs/sources_1/new/led_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/EE2026_labs/clock/clock.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Auora/Documents/EE2026_labs/clock/clock.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
