{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1673650819916 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1673650819916 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 13 15:00:19 2023 " "Processing started: Fri Jan 13 15:00:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1673650819916 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650819916 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650819916 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1673650820208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1673650820208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_labtwo.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_labtwo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_labTwo " "Found entity 1: tb_labTwo" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673650826738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650826738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisp.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDisp " "Found entity 1: sevenSegDisp" {  } { { "sevenSegDisp.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/sevenSegDisp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673650826739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650826739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDigit " "Found entity 1: sevenSegDigit" {  } { { "sevenSegDigit.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/sevenSegDigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673650826740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650826740 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "48 labTwo.sv(91) " "Verilog HDL Expression warning at labTwo.sv(91): truncated literal to match 48 bits" {  } { { "labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/labTwo.sv" 91 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1673650826741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labtwo.sv 1 1 " "Found 1 design units, including 1 entities, in source file labtwo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 labTwo " "Found entity 1: labTwo" {  } { { "labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/labTwo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673650826742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650826742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "minialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file minialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniALU " "Found entity 1: miniALU" {  } { { "miniALU.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/miniALU.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1673650826743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650826743 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_labTwo " "Elaborating entity \"tb_labTwo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1673650826764 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tb_labTwo.sv(19) " "Verilog HDL assignment warning at tb_labTwo.sv(19): truncated value with size 32 to match size of target (4)" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673650826776 "|tb_labTwo"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 tb_labTwo.sv(22) " "Verilog HDL assignment warning at tb_labTwo.sv(22): truncated value with size 32 to match size of target (4)" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1673650826776 "|tb_labTwo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniALU miniALU:alu " "Elaborating entity \"miniALU\" for hierarchy \"miniALU:alu\"" {  } { { "tb_labTwo.sv" "alu" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673650826795 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "result\[0\] GND " "Pin \"result\[0\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[1\] GND " "Pin \"result\[1\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[2\] GND " "Pin \"result\[2\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[3\] GND " "Pin \"result\[3\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[4\] GND " "Pin \"result\[4\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[5\] GND " "Pin \"result\[5\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[6\] GND " "Pin \"result\[6\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[7\] GND " "Pin \"result\[7\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[8\] GND " "Pin \"result\[8\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[9\] GND " "Pin \"result\[9\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[10\] GND " "Pin \"result\[10\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[11\] GND " "Pin \"result\[11\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[12\] GND " "Pin \"result\[12\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[13\] GND " "Pin \"result\[13\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[14\] GND " "Pin \"result\[14\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[15\] GND " "Pin \"result\[15\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[16\] GND " "Pin \"result\[16\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[17\] GND " "Pin \"result\[17\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[18\] GND " "Pin \"result\[18\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "result\[19\] GND " "Pin \"result\[19\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|result[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inA\[0\] GND " "Pin \"inA\[0\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inA\[1\] GND " "Pin \"inA\[1\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inA\[2\] GND " "Pin \"inA\[2\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inA\[3\] GND " "Pin \"inA\[3\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inB\[0\] GND " "Pin \"inB\[0\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inB\[1\] GND " "Pin \"inB\[1\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inB\[2\] GND " "Pin \"inB\[2\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "inB\[3\] GND " "Pin \"inB\[3\]\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|inB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "operation GND " "Pin \"operation\" is stuck at GND" {  } { { "tb_labTwo.sv" "" { Text "C:/Users/joing/OneDrive/Documents/_UCLA/2nd yr/1_fall quarter/Extracurriculars/DAV/lab2_sol2/Project2_restored/tb_labTwo.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1673650827007 "|tb_labTwo|operation"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1673650827007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1673650827164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1673650827164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1673650827190 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1673650827190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1673650827190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1673650827205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 13 15:00:27 2023 " "Processing ended: Fri Jan 13 15:00:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1673650827205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1673650827205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1673650827205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1673650827205 ""}
