#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Jul 31 23:26:29 2025
# Process ID: 402704
# Current directory: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch
# Command line: vivado
# Log file: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/vivado.log
# Journal file: /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/vivado.jou
# Running On: Aurora, OS: Linux, CPU Frequency: 3700.000 MHz, CPU Physical cores: 24, Host memory: 66618 MB
#-----------------------------------------------------------
start_gui
Sourcing tcl script '/tools/Xilinx/Vivado/2023.2/scripts/Vivado_init.tcl'
130 Beta devices matching pattern found, 0 enabled.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {/home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd}
Reading block design file </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:gmii_to_rgmii:4.1 - sys_rgmii
Adding component instance block -- user.org:user:axi_vcxo_ctrl:1.0 - axi_vcxo_ctrl
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
Adding component instance block -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding component instance block -- xilinx.com:module_ref:util_pulse_gen:1.0 - rate_gen
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_0
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_interpolation_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_and_1
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VCC_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_32
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - interp_slice
Adding component instance block -- analog.com:user:util_upack2:1.0 - tx_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
Adding component instance block -- xilinx.com:module_ref:sync_bits:1.0 - cdc_sync_active
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_0
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_0
Adding component instance block -- xilinx.com:ip:fir_compiler:7.2 - fir_decimation_1
Adding component instance block -- xilinx.com:module_ref:ad_bus_mux:1.0 - out_mux_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - decim_slice
Adding component instance block -- analog.com:user:util_cpack2:1.0 - cpack
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_or
Adding component instance block -- analog.com:user:axi_tdd:1.0 - tdd_core
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tdd_ch_slice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tdd_ch_slice_1
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - tdd_ch_slice_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_inv
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - logic_or_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_gp0_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from block design file </home/madlink306/Desktop/antsdr_e200/antsdr-fw-patch/plutosdr-fw/hdl/projects/e200/e200.srcs/sources_1/bd/system/system.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 31 23:47:22 2025...
