set_min_delay 4.0 -from port2 -rise_from clk2 -through adder1 -rise_through and1 -fall_through pin* -rise_to clk* -probe -reset_path
