
---------- Begin Simulation Statistics ----------
final_tick                                28143829375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    500                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425744                       # Number of bytes of host memory used
host_op_rate                                      513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28698.88                       # Real time elapsed on the host
host_tick_rate                                 595749                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14360318                       # Number of instructions simulated
sim_ops                                      14736615                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017097                       # Number of seconds simulated
sim_ticks                                 17097335000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.294612                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   75429                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                95125                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                861                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8080                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            100479                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9438                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11178                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1740                       # Number of indirect misses.
system.cpu.branchPred.lookups                  168392                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25408                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1284                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1028975                       # Number of instructions committed
system.cpu.committedOps                       1092174                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.361764                       # CPI: cycles per instruction
system.cpu.discardedOps                         21099                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             735501                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            163325                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            77720                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1192500                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.423412                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      654                       # number of quiesce instructions executed
system.cpu.numCycles                          2430196                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       654                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  808387     74.02%     74.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2625      0.24%     74.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::MemRead                 171049     15.66%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                110113     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1092174                       # Class of committed instruction
system.cpu.quiesceCycles                     24925540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1237696                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1160                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257977                       # Transaction distribution
system.membus.trans_dist::ReadResp             259032                       # Transaction distribution
system.membus.trans_dist::WriteReq             102449                       # Transaction distribution
system.membus.trans_dist::WriteResp            102449                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          616                       # Transaction distribution
system.membus.trans_dist::CleanEvict              530                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           703                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2991                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16770                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724769                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125682                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22776030                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362144                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000133                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011512                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362096     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362144                       # Request fanout histogram
system.membus.reqLayer6.occupancy           837737295                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13971625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              820062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2653750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13435400                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1534462775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1783250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572878                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572878                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1636252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14738                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26017662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2733049750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1778605                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          729                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2276952282                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1309390000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3833112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19165560                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2874834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3833112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29706618                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3833112                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2874834                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6707946                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3833112                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19165560                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6707946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6707946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36414564                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2874834                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6707946                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9582780                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2874834                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       988458                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3863292                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2874834                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9582780                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       988458                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13446072                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       415054                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       415054    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       415054                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    893625545                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1382788000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1880789024                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15332448                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38331120                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1934452592                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38331120                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38389609                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76720729                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1919120144                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53722057                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38331120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2011173320                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5832704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38141952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       182272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8130560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34498008                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1855226209                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    341146968                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2230871185                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1050272689                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1019607793                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2069880481                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34498008                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2905498898                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1360754761                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4300751667                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          352                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          376                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1317632                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89839                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1407471                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1317632                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1317632                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1317632                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89839                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1407471                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16532076                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5832704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6199808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258319                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        91136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    962111113                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       988458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3780706                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             966938766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2305856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15332448                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    341146968                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3833112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            362618385                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2305856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15390937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1303258081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3833112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       988458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3780706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1329557150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1007.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006382856750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468143                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             102624                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258318                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96872                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258318                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6049                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8402809480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15177435730                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32558.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58808.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       327                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240583                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89930                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258317                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  225857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    935                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.092798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.397515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.808922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          772      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          672      2.75%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          380      1.55%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          322      1.32%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          649      2.65%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          284      1.16%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          287      1.17%     13.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          366      1.50%     15.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20719     84.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     690.080214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1436.443875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           283     75.67%     75.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.27%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.27%     76.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.27%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      5.61%     82.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.27%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      3.21%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.27%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.07%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30      8.02%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.80%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.27%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      1.34%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.80%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      1.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     259.032086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.687497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.803239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            254     67.91%     67.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      5.08%     72.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.34%     74.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.27%     74.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.27%     74.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.53%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.07%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.27%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.27%     77.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.27%     77.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.34%     78.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     21.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16517184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6200192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16532012                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6199808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       966.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       362.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    966.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    362.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17097194375                       # Total gap between requests
system.mem_ctrls.avgGap                      48135.35                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16434496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5831744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58488.647499741914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 961231443.379918456078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 988458.142745638383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3769476.354063367005                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2384465.181269478519                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15332448.010172344744                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 341090819.124734878540                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3833112.002543086186                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        91136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1321915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15115053185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19013190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42047440                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29130501410                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7107150385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 275014851100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3453476450                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     66095.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58807.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71747.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41672.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47289775.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1735144.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3017631.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3372535.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12069668.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8422990.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        469430287.500000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134658436.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163668934.799998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     143810580.937513                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223328038.799997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1155388938.262498                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.577136                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11655986655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    924840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4518484720                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1308                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23820676.796636                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145479505.897987                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          654    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       235375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12565106750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15578722625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       339381                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           339381                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       339381                       # number of overall hits
system.cpu.icache.overall_hits::total          339381                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15312500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15312500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15312500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15312500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       339733                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       339733                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       339733                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       339733                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43501.420455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43501.420455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43501.420455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43501.420455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14759750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14759750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14759750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14759750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41931.107955                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41931.107955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41931.107955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41931.107955                       # average overall mshr miss latency
system.cpu.icache.replacements                    165                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       339381                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          339381                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       339733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       339733                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43501.420455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43501.420455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14759750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14759750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41931.107955                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41931.107955                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.253488                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1184276                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               165                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7177.430303                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.253488                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.840339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.840339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            679818                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           679818                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       274561                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           274561                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       274561                       # number of overall hits
system.cpu.dcache.overall_hits::total          274561                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1341                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1341                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1341                       # number of overall misses
system.cpu.dcache.overall_misses::total          1341                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    102651125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    102651125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    102651125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    102651125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       275902                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       275902                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       275902                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       275902                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004860                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004860                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004860                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004860                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76548.191648                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76548.191648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76548.191648                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76548.191648                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          616                       # number of writebacks
system.cpu.dcache.writebacks::total               616                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          308                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          308                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1033                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1033                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76029625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76029625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76029625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76029625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14546750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14546750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003744                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003744                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003744                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003744                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73600.798645                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73600.798645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73600.798645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73600.798645                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.208424                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.208424                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    981                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172082                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           703                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50477500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       172785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       172785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71802.987198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71802.987198                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          703                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49405250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49405250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14546750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14546750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70277.738265                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70277.738265                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.571856                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.571856                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     52173625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52173625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81776.841693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81776.841693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26624375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26624375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80679.924242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80679.924242                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.371519                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              306278                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               981                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            312.209990                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.371519                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          440                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1104642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1104642                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28143829375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                28143915000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    500                       # Simulator instruction rate (inst/s)
host_mem_usage                               10425744                       # Number of bytes of host memory used
host_op_rate                                      513                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 28698.97                       # Real time elapsed on the host
host_tick_rate                                 595750                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14360327                       # Number of instructions simulated
sim_ops                                      14736630                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017097                       # Number of seconds simulated
sim_ticks                                 17097420625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             79.293381                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   75431                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                95129                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                862                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              8082                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            100479                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               9438                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           11178                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1740                       # Number of indirect misses.
system.cpu.branchPred.lookups                  168398                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   25410                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1284                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1028984                       # Number of instructions committed
system.cpu.committedOps                       1092189                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.361876                       # CPI: cycles per instruction
system.cpu.discardedOps                         21106                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             735518                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            163325                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            77723                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1192593                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.423392                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      654                       # number of quiesce instructions executed
system.cpu.numCycles                          2430333                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       654                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  808395     74.02%     74.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2625      0.24%     74.26% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     74.26% # Class of committed instruction
system.cpu.op_class_0::MemRead                 171055     15.66%     89.92% # Class of committed instruction
system.cpu.op_class_0::MemWrite                110113     10.08%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1092189                       # Class of committed instruction
system.cpu.quiesceCycles                     24925540                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         1237740                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           34                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1161                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          2539                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              257977                       # Transaction distribution
system.membus.trans_dist::ReadResp             259033                       # Transaction distribution
system.membus.trans_dist::WriteReq             102449                       # Transaction distribution
system.membus.trans_dist::WriteResp            102449                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          616                       # Transaction distribution
system.membus.trans_dist::CleanEvict              531                       # Transaction distribution
system.membus.trans_dist::ReadExReq               330                       # Transaction distribution
system.membus.trans_dist::ReadExResp              331                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            352                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           704                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          869                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           57                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2672                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        11050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16773                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       707130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 724772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        22528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        22528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1536                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       104128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14738                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       125746                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22776094                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362145                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000133                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.011512                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362097     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      48      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              362145                       # Request fanout histogram
system.membus.reqLayer6.occupancy           837740545                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               4.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13971625                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              820062                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2653750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13441150                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1534462775                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              9.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1783250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       245248                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       572878                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       572878                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4970                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        11050                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        57424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        36864                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        98384                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1454080                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port        20480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1515520                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1636252                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7810                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14738                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       918504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       589824                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1573864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     23265280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       327680                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     24248320                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     26017662                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2733049750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             16.0                       # Network utilization (%)
system.acctest.local_bus.numRequests          1778605                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          729                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.08                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2276952282                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         13.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1309390000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       327680                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       507904                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma        10240                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        63488                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      3833093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma     19165464                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2874820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3833093                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29706469                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3833093                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2874820                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6707912                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      3833093                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma     19165464                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6707912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6707912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     36414382                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2874820                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6707912                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9582732                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2874820                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma       988453                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       3863273                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2874820                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9582732                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma       988453                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13446005                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       257309                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        96256                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        96256                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         8232                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       696320                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       707130                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       263144                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     22282240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22627820                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       415054                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       415054    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       415054                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    893625545                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.2                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1382788000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          8.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     33073984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8067792                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1880779604                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     15332371                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     38330928                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1934442904                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     38330928                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     38389416                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     76720344                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1919110532                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     53721788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     38330928                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2011163248                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       589824                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31719424                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5832704                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     38141952                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     17432576                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     35389440                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        18432                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7929856                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       182272                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8130560                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       544768                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5033984                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     34497835                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1855216918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    341145260                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2230860013                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1050267429                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1019602686                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2069870115                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     34497835                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   2905484347                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1360747946                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   4300730128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        22528                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1536                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        24064                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        22528                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        22528                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          352                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           24                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          376                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      1317626                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        89838                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        1407464                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      1317626                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      1317626                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      1317626                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        89838                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       1407464                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma         1000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16449536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          64704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16532140                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39424                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5832704                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         6199808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma           20                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       257024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              258320                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          616                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        91136                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              96872                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma        58488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    962106294                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma       988453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           3784430                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             966937666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2305845                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     15332371                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    341145260                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3833093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            362616569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2305845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     15390860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1303251554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      3833093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma       988453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          3784430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1329554235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      4116.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    347925.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006382856750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              468145                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             102624                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      258319                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      96872                       # Number of write requests accepted
system.mem_ctrls.readBursts                    258319                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    96872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             16095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16131                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            16156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            16099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6050                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              6066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6045                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6057                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             6054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6049                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.33                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8402809480                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1290410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15177461980                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32558.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58808.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       327                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   240584                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   89930                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                258318                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                96872                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  225857                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    9086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9025                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     359                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    836                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    935                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24451                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    929.092798                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.397515                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.808922                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          772      3.16%      3.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          672      2.75%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          380      1.55%      7.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          322      1.32%      8.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          649      2.65%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          284      1.16%     12.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          287      1.17%     13.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          366      1.50%     15.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20719     84.74%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24451                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     690.080214                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1436.443875                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           283     75.67%     75.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.27%     75.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.27%     76.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.27%     76.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           21      5.61%     82.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.27%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           12      3.21%     85.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.27%     85.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            4      1.07%     86.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           30      8.02%     94.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            3      0.80%     95.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.27%     95.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            5      1.34%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            3      0.80%     98.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            7      1.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     259.032086                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     56.687497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    420.803239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            254     67.91%     67.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            19      5.08%     72.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             5      1.34%     74.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            1      0.27%     74.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            1      0.27%     74.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.53%     75.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.07%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            1      0.27%     76.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            1      0.27%     77.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.27%     77.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      1.34%     78.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           80     21.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16517248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   15168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 6200192                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16532076                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6199808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       966.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       362.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    966.93                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    362.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.38                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   17097391250                       # Total gap between requests
system.mem_ctrls.avgGap                      48135.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma         1000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16434496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        64512                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40768                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5831744                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 58488.354584772336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 961226629.470022678375                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 988453.192482652492                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 3773200.730972833000                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2384453.239711998496                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 15332371.224270559847                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 341089110.919618606567                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3833092.806067639962                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma           20                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       257024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          616                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        91136                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma      1321915                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  15115053185                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19013190                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42073690                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  29130501410                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7107150385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 275014851100                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   3453476450                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     66095.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58807.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     71747.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     41657.12                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  47289775.02                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1735144.14                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3017631.35                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3372535.60                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         12069668.925000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8422990.800000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        469432106.250000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       134658436.500000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     163668934.799998                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     143812878.487513                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     223328038.799997                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1155393054.562498                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower         67.577039                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  11655986655                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    924840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4518570345                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1308                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     23820676.796636                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    145479505.897987                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          654    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       235375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545300375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             654                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12565192375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  15578722625                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       339393                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           339393                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       339393                       # number of overall hits
system.cpu.icache.overall_hits::total          339393                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          352                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            352                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          352                       # number of overall misses
system.cpu.icache.overall_misses::total           352                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     15312500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     15312500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     15312500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     15312500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       339745                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       339745                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       339745                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       339745                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001036                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001036                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001036                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001036                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43501.420455                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43501.420455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43501.420455                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43501.420455                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          352                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     14759750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     14759750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     14759750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     14759750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001036                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001036                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41931.107955                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41931.107955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41931.107955                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41931.107955                       # average overall mshr miss latency
system.cpu.icache.replacements                    165                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       339393                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          339393                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          352                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           352                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     15312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     15312500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       339745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       339745                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001036                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43501.420455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43501.420455                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     14759750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     14759750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001036                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41931.107955                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41931.107955                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.253502                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4348342                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               598                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7271.474916                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.253502                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.840339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.840339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          433                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          430                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.845703                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            679842                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           679842                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       274565                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           274565                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       274565                       # number of overall hits
system.cpu.dcache.overall_hits::total          274565                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1342                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1342                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1342                       # number of overall misses
system.cpu.dcache.overall_misses::total          1342                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    102711125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    102711125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    102711125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    102711125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       275907                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       275907                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       275907                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       275907                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004864                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004864                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004864                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004864                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76535.860656                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76535.860656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76535.860656                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76535.860656                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          616                       # number of writebacks
system.cpu.dcache.writebacks::total               616                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          308                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          308                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1034                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1034                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1034                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6861                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76088375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76088375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76088375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76088375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     14546750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     14546750                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003748                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003748                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003748                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003748                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73586.436170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73586.436170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73586.436170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73586.436170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2120.208424                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2120.208424                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    982                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172086                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           704                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     50537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     50537500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       172790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       172790                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71786.221591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71786.221591                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          668                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     49464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     49464000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     14546750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     14546750                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004074                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70261.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70261.363636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21776.571856                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21776.571856                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       102479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         102479                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          638                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     52173625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     52173625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       103117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       103117                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81776.841693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81776.841693                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          308                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         6193                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26624375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26624375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003200                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80679.924242                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80679.924242                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.371557                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              557461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            373.883970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.371557                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979241                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           65                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          439                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1104663                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1104663                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  28143915000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
