{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "16", "@year": "2019", "@timestamp": "2019-11-16T08:49:05.000005-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2014", "@month": "01"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": {"$": "Department of Electronics, Telecommunications and Informatics/IEETA, University of Aveiro"}, "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"city-group": "12617 Tallinn", "country": "Estonia", "@afid": "60068861", "@country": "est", "organization": {"$": "Department of Computer Engineering, Tallinn University of Technology"}, "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Rjabov", "@auid": "56018519400", "ce:indexed-name": "Rjabov A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "@type": "auth", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}], "citation-title": "Fast matrix covering in all programmable systems-on-chip", "abstracts": "The paper suggests a technique for solving the matrix/set covering problem in all programmable systems-onchip. A novel very fast hardware accelerator is proposed and implemented in the programmable logic (PL) of a Xilinx Zynq microchip. The accelerator is managed by software running in the processing system (ARM Cortex-A9) available on the same microchip and communicating with the PL through high-speed interfaces. The results of implementation, experiments, and comparisons demonstrate significant speedup comparing to software running in general-purpose PC and in the ARM.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Accelerator architectures", "@xml:lang": "eng"}, {"$": "Concurrent computing", "@xml:lang": "eng"}, {"$": "Field programmable gate arrays", "@xml:lang": "eng"}, {"$": "Parallel processing", "@xml:lang": "eng"}, {"$": "System-on-chip", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Elektron. Elektrotech.", "website": {"ce:e-address": {"$": "http://www.eejournal.ktu.lt/index.php/elt/article/download/7116/3652", "@type": "email"}}, "@country": "ltu", "translated-sourcetitle": {"$": "Elektronika ir Elektrotechnika", "@xml:lang": "eng"}, "issn": {"$": "13921215", "@type": "print"}, "volisspag": {"voliss": {"@volume": "20", "@issue": "5"}, "pagerange": {"@first": "150", "@last": "153"}}, "@type": "j", "publicationyear": {"@first": "2014"}, "publisher": {"publishername": "Kauno Technologijos Universitetas"}, "sourcetitle": "Elektronika ir Elektrotechnika", "@srcid": "19900193212", "publicationdate": {"year": "2014", "date-text": "2014"}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2014 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "26", "@year": "2014", "@month": "05"}}, "itemidlist": {"itemid": [{"$": "373123180", "@idtype": "PUI"}, {"$": "350365416", "@idtype": "CAR-ID"}, {"$": "2014044269", "@idtype": "SNCPX"}, {"$": "84901019834", "@idtype": "SCP"}, {"$": "84901019834", "@idtype": "SGR"}], "ce:doi": "10.5755/j01.eee.20.5.7116"}}, "tail": {"bibliography": {"@refcount": "11", "reference": [{"ref-fulltext": "K. H. Rosen, J. G. Michaels, J. L. Gross, J. W. Grossman, D. R. Shier, Handbook of Discrete and Combinatorial Mathematics. Boca Raton, FL: CRC Press, p. 1232, 2000.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "refd-itemidlist": {"itemid": {"$": "0003442186", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1232"}}, "ref-text": "Boca Raton, FL: CRC Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.H.", "@_fa": "true", "ce:surname": "Rosen", "ce:indexed-name": "Rosen K.H."}, {"@seq": "2", "ce:initials": "J.G.", "@_fa": "true", "ce:surname": "Michaels", "ce:indexed-name": "Michaels J.G."}, {"@seq": "3", "ce:initials": "J.L.", "@_fa": "true", "ce:surname": "Gross", "ce:indexed-name": "Gross J.L."}, {"@seq": "4", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Grossman", "ce:indexed-name": "Grossman J.W."}, {"@seq": "5", "ce:initials": "D.R.", "@_fa": "true", "ce:surname": "Shier", "ce:indexed-name": "Shier D.R."}]}, "ref-sourcetitle": "Handbook of Discrete and Combinatorial Mathematics"}}, {"ref-fulltext": "T. H. Cormen, C. E. Leiserson, R. L. Rivest, C. Stein, Introduction to Algorithms. USA: MIT Press, p. 1312, 2009.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1312"}}, "ref-text": "USA: MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stein", "ce:indexed-name": "Stein C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "A. Zakrevskij, Y. Pottosin, L. Cheremisiniva. Combinatorial Algorithms of Discrete Mathematics. Tallinn: TUT Press, p. 193, 2008.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "74349097269", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "193"}}, "ref-text": "Tallinn: TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Zakrevskij", "ce:indexed-name": "Zakrevskij A."}, {"@seq": "2", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Pottosin", "ce:indexed-name": "Pottosin Y."}, {"@seq": "3", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Cheremisiniva", "ce:indexed-name": "Cheremisiniva L."}]}, "ref-sourcetitle": "Combinatorial Algorithms of Discrete Mathematics"}}, {"ref-fulltext": "I. Skliarova, A. B. Ferrari, \"Reconfigurable hardware SAT solvers: a survey of systems\", IEEE Trans. Computers, vol. 53, no. 11, pp. 1449-1461, 2004. [Online]. Available: http://dx.doi.org/10.1109/TC.2004.102", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1109/TC.2004.102", "@type": "email"}}, "ref-title": {"ref-titletext": "Reconfigurable hardware SAT solvers: A survey of systems"}, "refd-itemidlist": {"itemid": {"$": "8744233904", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "53", "@issue": "11"}, "pagerange": {"@first": "1449", "@last": "1461"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "A.B.", "@_fa": "true", "ce:surname": "Ferrari", "ce:indexed-name": "Ferrari A.B."}]}, "ref-sourcetitle": "IEEE Trans. Computers"}}, {"ref-fulltext": "Zynq-7000 All Programmable SoC First Generation Architecture, Xilinx Inc., USA, 2012. [Online]. Available: http://www.xilinx.com/support/ documentation/data-sheets/ds188- XA-Zynq-7000-Overview.pdf", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/data_sheets/ ds188-XA-Zynq-7000-Overview.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84900995613", "@idtype": "SGR"}}, "ref-text": "Zynq-7000 All Programmable SoC First Generation Architecture, Xilinx Inc., USA"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Design and implementation of counting networks\", Computing, 2013. [Online]. Available: http://dx.doi.org/10.1007/ s00607-013-0360-y", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1007/s00607-013-0360-y", "@type": "email"}}, "ref-title": {"ref-titletext": "Design and implementation of counting networks"}, "refd-itemidlist": {"itemid": {"$": "84929321472", "@idtype": "SGR"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Computing"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Digital Hamming weight and distance analyzers for binary vectors and matrices\", Int. Journal of Innovative Computing, Information and Control, vol. 9, no. 12, pp. 4825-4849, 2013. [Online]. Available: http://www.ijicic.org/ijicic-12-12021.pdf", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://www.ijicic.org/ijicic-12-12021.pdf", "@type": "email"}}, "ref-title": {"ref-titletext": "Digital Hamming weight and distance analyzers for binary vectors and matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Int. Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, \"Fast regular circuits for network-based parallel data processing\", Advances in Electrical and Computer Engineering, vol. 13, no. 4, pp. 47-50, 2013. [Online]. Available: http://dx.doi.org/10. 4316/AECE.2013.04008", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.4316/AECE.2013.04008", "@type": "email"}}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Advances in Electrical and Computer Engineering"}}, {"ref-fulltext": "Zynq-7000 EPP ZC702 evaluation kit, Xilinx Inc., USA, 2014. [Online]. Available: http://www.xilinx.com/products/boards-andkits/EK-Z7-ZC702-G.htm", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/products/boards-andkits/EK-Z7-ZC702-G.htm", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84900995615", "@idtype": "SGR"}}, "ref-text": "Zynq-7000 EPP ZC702 evaluation kit, Xilinx Inc., USA"}}, {"ref-fulltext": "M. Sadri, C. Weis, N. When, L. Benini, \"Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ\", Proc. 10th FPGAWorld Conf., Stockholm, Sweden, 2013. [Online]. Available: http://dx.doi.org/10.1145/2513683.2513688", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.1145/2513683.2513688", "@type": "email"}}, "ref-title": {"ref-titletext": "Energy and performance exploration of accelerator coherency port using Xilinx ZYNQ"}, "refd-itemidlist": {"itemid": {"$": "84885922370", "@idtype": "SGR"}}, "ref-text": "Stockholm, Sweden", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Sadri", "ce:indexed-name": "Sadri M."}, {"@seq": "2", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Weis", "ce:indexed-name": "Weis C."}, {"@seq": "3", "ce:initials": "N.", "@_fa": "true", "ce:surname": "When", "ce:indexed-name": "When N."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Benini", "ce:indexed-name": "Benini L."}]}, "ref-sourcetitle": "Proc. 10th FPGAWorld Conf."}}, {"ref-fulltext": "D. Mihhailov, A. Sudnitson, V. Sklyarov, I. Skliarova, \"Acceleration of Recursive Data Sorting over Tree-based Structures\", Elektronika ir Elektrotechnika, no. 7, pp. 51-56, 2011. [Online]. Available: http://dx.doi.org/10.5755/j01.eee.113.7.612", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://dx.doi.org/10.5755/j01.eee.113.7.612", "@type": "email"}}, "ref-title": {"ref-titletext": "Acceleration of recursive data sorting over tree-based structures"}, "refd-itemidlist": {"itemid": {"$": "80053029141", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "7"}, "pagerange": {"@first": "51", "@last": "56"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "3", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "4", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Elektronika Ir Elektrotechnika"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "j", "eid": "2-s2.0-84901019834", "dc:description": "The paper suggests a technique for solving the matrix/set covering problem in all programmable systems-onchip. A novel very fast hardware accelerator is proposed and implemented in the programmable logic (PL) of a Xilinx Zynq microchip. The accelerator is managed by software running in the processing system (ARM Cortex-A9) available on the same microchip and communicating with the PL through high-speed interfaces. The results of implementation, experiments, and comparisons demonstrate significant speedup comparing to software running in general-purpose PC and in the ARM.", "prism:coverDate": "2014-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/84901019834", "dc:creator": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/84901019834"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=84901019834&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=84901019834&origin=inward"}], "source-id": "19900193212", "citedby-count": "10", "prism:volume": "20", "subtype": "ar", "dc:title": "Fast matrix covering in all programmable systems-on-chip", "openaccess": "1", "prism:issn": "13921215", "prism:issueIdentifier": "5", "subtypeDescription": "Article", "prism:publicationName": "Elektronika ir Elektrotechnika", "prism:pageRange": "150-153", "prism:endingPage": "153", "openaccessFlag": "true", "prism:doi": "10.5755/j01.eee.20.5.7116", "prism:startingPage": "150", "dc:identifier": "SCOPUS_ID:84901019834", "dc:publisher": "Kauno Technologijos Universitetas"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Accelerator architectures"}, {"@_fa": "true", "$": "Concurrent computing"}, {"@_fa": "true", "$": "Field programmable gate arrays"}, {"@_fa": "true", "$": "Parallel processing"}, {"@_fa": "true", "$": "System-on-chip"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"preferred-name": {"ce:given-name": "V.", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"preferred-name": {"ce:given-name": "I.", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, "@seq": "3", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Rjabov", "@auid": "56018519400", "author-url": "https://api.elsevier.com/content/author/author_id/56018519400", "ce:indexed-name": "Rjabov A."}, {"preferred-name": {"ce:given-name": "A.", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}