{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 04 21:00:36 2023 " "Info: Processing started: Sat Mar 04 21:00:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mimasuo -c mimasuo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off mimasuo -c mimasuo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Info: Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "mimasuo EP4CE10F17C8L " "Info: Selected device EP4CE10F17C8L for design \"mimasuo\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.0V " "Info: Core supply voltage is 1.0V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17I8L " "Info: Device EP4CE10F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8L " "Info: Device EP4CE6F17C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17I8L " "Info: Device EP4CE6F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8L " "Info: Device EP4CE15F17C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17I8L " "Info: Device EP4CE15F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8L " "Info: Device EP4CE22F17C8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17I8L " "Info: Device EP4CE22F17I8L is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 4624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 4626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Info: Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 4628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Info: Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 4630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Info: Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 4632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mimasuo.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'mimasuo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -rise_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -fall_to \[get_clocks \{CLK\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_100hz\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -rise_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{CLK\}\] -fall_to \[get_clocks \{FREQUENCIES:inst\|clk_1k\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Info: Automatically promoted node CLK~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "block.bdf" "" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 96 -416 -248 112 "CLK" "" } } } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 4615 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m  " "Info: Automatically promoted node oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m~0 " "Info: Destination node oled_drive:inst6\|clk_fenpin:clk_fenpin_inst\|clk_1m~0" {  } { { "clk_fenpin.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/clk_fenpin.v" 5 -1 0 } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oled_drive:inst6|clk_fenpin:clk_fenpin_inst|clk_1m~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 1307 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clk_fenpin.v" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/clk_fenpin.v" 5 -1 0 } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { oled_drive:inst6|clk_fenpin:clk_fenpin_inst|clk_1m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQUENCIES:inst\|clk_1k  " "Info: Automatically promoted node FREQUENCIES:inst\|clk_1k " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FREQUENCIES.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/FREQUENCIES.vhd" 5 -1 0 } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQUENCIES:inst|clk_1k } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 700 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FREQUENCIES:inst\|clk_100hz  " "Info: Automatically promoted node FREQUENCIES:inst\|clk_100hz " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "FREQUENCIES.vhd" "" { Text "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/FREQUENCIES.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FREQUENCIES:inst|clk_100hz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 702 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ram_rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Info: Automatically promoted node ram_rst~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "block.bdf" "" { Schematic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/block.bdf" { { 280 1200 1368 296 "ram_rst" "" } } } } { "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ram_rst~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/" 0 { } { { 0 { 0 ""} 0 4620 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "fengmingqi " "Warning: Node \"fengmingqi\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fengmingqi" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:18 " "Info: Fitter preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X11_Y12 X22_Y24 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE10F17C8L " "Warning: Timing characteristics of device EP4CE10F17C8L are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/mimasuo.fit.smsg " "Info: Generated suppressed messages file D:/学习/大三上课件与学习资料/FPGA/keshe_2/keshe_2/VHDLkeshe/VHDL课设/mimasuo.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Info: Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 04 21:01:34 2023 " "Info: Processing ended: Sat Mar 04 21:01:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Info: Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Info: Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
