<?xml version="1.0" encoding="utf-8"?>
<module id="CACHE" HW_revision="" XML_version="1" description="Cache - L1P, L1D, and L2">
	<register id="L2CFG" acronym="L2CFG" offset="0x0" width="32" description="L2 Cache Configuration Register">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="NUM_MM" width="4" begin="27" end="24" resetval="0" description="Number of Mega Modules on Chim" range="" rwaccess="R">
		</bitfield>
		<bitfield id="Reserved" width="4" begin="23" end="20" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MMID" width="4" begin="19" end="16" resetval="0" description="Mega Module ID value" range="" rwaccess="R">
		</bitfield>
		<bitfield id="Reserved" width="6" begin="15" end="10" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="IP" width="1" begin="9" end="9" resetval="0" description="Global L1P Invalidate - Should use L1PINV instead" range="" rwaccess="W">
		</bitfield>
		<bitfield id="ID" width="1" begin="8" end="8" resetval="0" description="Global L1D Invalidate - Should use L1DINV instead" range="" rwaccess="W">
		</bitfield>
		<bitfield id="Reserved" width="4" begin="7" end="4" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="L2CC" width="1" begin="3" end="3" resetval="0" description="L2 Cache Controller - Controls the Freeze Mode" range="" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="L2 Cache Normal Operation " />
			<bitenum id="FREEZE" value="1" token="FREEZE" description="L2 Cache is frozen" />
		</bitfield>
		<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L2 Mode Register" range="" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="L2 Cache turned off" />
			<bitenum id="0K" value="0" token="0K" description="L2 Cache turned off" />
			<bitenum id="32K" value="1" token="32K" description="L2 Cache Size 32K" />
			<bitenum id="64K" value="2" token="64K" description="L2 Cache Size 64K" />
			<bitenum id="128K" value="3" token="128K" description="L2 Cache Size 128K" />
			<bitenum id="256K" value="4" token="256K" description="L2 Cache Size 256K" />
		</bitfield>
	</register>
	<register id="L2WBAR" acronym="L2WBAR" offset="0x4000" width="32" description="L2 Writeback Base Address - For Block Writebacks">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L2WWC" acronym="L2WWC" offset="0x4004" width="32" description="L2 Writeback Word Count Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback Word Count Field" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L2WIBAR" acronym="L2WIBAR" offset="0x4010" width="32" description="L2 Writeback &amp; Invalidate Base Address - For Block Writebacks">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L2WIWC" acronym="L2WIWC" offset="0x4014" width="32" description="L2 Writeback &amp; Invalidate Word Count Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L2IBAR" acronym="L2IBAR" offset="0x4018" width="32" description="L2 Invalidate Base Address - For Block Writebacks">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L2IWC" acronym="L2IWC" offset="0x401C" width="32" description="L2 Invalidate Word Count Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Invalidate Word Count Field" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L2WB" acronym="L2WB" offset="0x5000" width="32" description="L2 Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
			<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
			<bitenum id="DONE" value="0" token="DONE" description="Writeback Completed" />
			<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue Writeback" />
		</bitfield>
	</register>
	<register id="L2WBINV" acronym="L2WBINV" offset="0x5004" width="32" description="L2 Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
			<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
			<bitenum id="DONE" value="0" token="DONE" description="WB &amp; INV Completed" />
			<bitenum id="NOTDONE" value="1" token="NOTDONE" description="WB &amp; INV Command Not Complete or startup condition" />
		</bitfield>
	</register>
	<register id="L2INV" acronym="L2INV" offset="0x5008" width="32" description="L2 Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
			<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
			<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
			<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
		</bitfield>
	</register>
	<register id="L1PCFG" acronym="L1PCFG" offset="0x20" width="32" description="L1P Configuration Register">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L1P Mode" range="" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="L1P Cache turned off" />
			<bitenum id="0K" value="0" token="0K" description="L1P Cache turned off" />
			<bitenum id="4K" value="1" token="4K" description="L1P Cache Size 4K" />
			<bitenum id="16K" value="3" token="16K" description="L1P Cache Size 16K" />
			<bitenum id="32K" value="4" token="32K" description="L2 Cache Size 32K" />
		</bitfield>
	</register>
	<register id="L1PCC" acronym="L1PCC" offset="0x24" width="32" description="L1P Cache Control Register">
		<bitfield id="Reserved" width="15" begin="31" end="17" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="POPER" width="1" begin="16" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze / Future Types" range="0-1" rwaccess="R">
			<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
			<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
		</bitfield>
		<bitfield id="Reserved" width="15" begin="15" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="OPER" width="1" begin="0" end="0" resetval="0" description="Cache Operation - Normal / Freeze / Future Types" range="0-1" rwaccess="RW">
			<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
			<bitenum id="FREEZE" value="1" token="FREEZE" description="Frozen/Freeze" />
		</bitfield>
	</register>
	<register id="L1PIBAR" acronym="L1PIBAR" offset="0x4020" width="32" description="L1P Invalidate Base Address - For Block Writebacks">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1P Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1PIWC" acronym="L1PIWC" offset="0x4024" width="32" description="L1P Invalidate Word Count Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1P Invalidate Word Count Field" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1PINV" acronym="L1PINV" offset="0x5028" width="32" description="L1P Global Invalidate Register - Write 1 to generate global INV -  it will remain 1 until global writeback is completed then it will become 0">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
			<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
			<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
			<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
		</bitfield>
	</register>
	<register id="L1DCFG" acronym="L1DCFG" offset="0x40" width="32" description="L1D Configuration Register">
		<bitfield id="Reserved" width="29" begin="31" end="3" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="MODE" width="3" begin="2" end="0" resetval="0" description="L1D Mode" range="" rwaccess="RW">
			<bitenum id="OFF" value="0" token="OFF" description="L1D Cache turned off" />
			<bitenum id="0K" value="0" token="0K" description="L1D Cache turned off" />
			<bitenum id="4K" value="1" token="4K" description="L1D Cache Size 4K" />
			<bitenum id="8K" value="2" token="8K" description="L1D Cache Size 8K" />
			<bitenum id="16K" value="3" token="16K" description="L1D Cache Size 16K" />
			<bitenum id="32K" value="4" token="32K" description="L1D Cache Size 32K" />
		</bitfield>
	</register>
	<register id="L1DCC" acronym="L1DCC" offset="0x44" width="32" description="L1D Cache Control Register">
		<bitfield id="Reserved" width="15" begin="31" end="17" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="POPER" width="1" begin="16" end="16" resetval="0" description="Previous Cache Operation Command - Normal / Freeze / Future Types" range="0-1" rwaccess="R">
			<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
			<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
		</bitfield>
		<bitfield id="Reserved" width="15" begin="15" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="OPER" width="1" begin="0" end="0" resetval="0" description="Cache Operation - Normal / Freeze / Future Types" range="0-1" rwaccess="RW">
			<bitenum id="NORM" value="0" token="NORM" description="Normal Cache Operation" />
			<bitenum id="FREEZE" value="1" token="FREEZE" description="Freeze Operation" />
		</bitfield>
	</register>
	<register id="L1DWIBAR" acronym="L1DWIBAR" offset="0x4030" width="32" description="L1D Writeback &amp; Invalidate Base Address - For Block Writebacks">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback &amp; Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1DWIWC" acronym="L1DWIWC" offset="0x4034" width="32" description="L1D Writeback &amp; Invalidate Word Count Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L2 Writeback &amp; Invalidate Word Count Field" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1DWBAR" acronym="L1DWBAR" offset="0x4040" width="32" description="L1D  Writeback Base Address - For Block Writebacks">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Writeback Address - Default is last used? N/A?" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1DWWC" acronym="L1DWWC" offset="0x4044" width="32" description="L1D Writeback Word Count Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Writeback Word Count Field" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1DIBAR" acronym="L1DIBAR" offset="0x4048" width="32" description="L1D Invalidate Base Address - For Block Writebacks">
		<bitfield id="ADDR" width="32" begin="31" end="0" resetval="0" description="L1D Base Invalidate Address - Default is last used? N/A?" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1DIWC" acronym="L1DIWC" offset="0x404C" width="32" description="L1D Invalidate Word Count Register">
		<bitfield id="Reserved" width="16" begin="31" end="16" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CNT" width="16" begin="15" end="0" resetval="0" description="L1D Invalidate Word Count Field" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="L1DWB" acronym="L1DWB" offset="0x5040" width="32" description="L1D Global Writeback Register - Write 1 to generate global write back - it will remain 1 until global writeback is completed then it will become 0">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback Register - Issue Writeback and Read Status of Writeback" range="" rwaccess="RW">
			<bitenum id="WB" value="1" token="WB" description="Issue Writeback" />
			<bitenum id="DONE" value="0" token="DONE" description="Writeback Completed" />
			<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue Writeback" />
		</bitfield>
	</register>
	<register id="L1DWBINV" acronym="L1DWBINV" offset="0x5044" width="32" description="L1D Global Writeback &amp; Invalidate Register - Write 1 to generate global WB &amp; INV -  it will remain 1 until global writeback is completed then it will become 0">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Writeback &amp; Invalidate Command and Status field - Issue WB &amp; INV and Read Status of WB &amp; INV" range="" rwaccess="RW">
			<bitenum id="WBINV" value="1" token="WBINV" description="Issue WB&amp;INV" />
			<bitenum id="DONE" value="0" token="DONE" description="WB &amp; INV Completed" />
			<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Issue WB &amp; INV" />
		</bitfield>
	</register>
	<register id="L1DINV" acronym="L1DINV" offset="0x5048" width="32" description="L1D Global Invalidate Register - Write 1 to generate global INV - it will remain 1 until global writeback is completed then it will become 0">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMDANDSTAT" width="1" begin="0" end="0" resetval="0" description="Invalidate Command and Status field - Issue INV and Read Status of INV" range="" rwaccess="RW">
			<bitenum id="INV" value="1" token="INV" description="Issue Invalidate Command" />
			<bitenum id="DONE" value="0" token="DONE" description="INV Command Completed" />
			<bitenum id="NOTDONE" value="1" token="NOTDONE" description="Invalidate Command Not Complete or startup condition" />
			<bitenum id="" value="0" token="" description="" />
		</bitfield>
	</register>
	<register id="MAR_256" acronym="MAR_256" offset="0x8000" width="32" description="Memory Attribute Register, MAR0 - Local SRAM, MAR1 - Internal Config, MAR2 - External Config, MAR3 - MAR255, Starting address 0x03000000, each register takes care of 0xffffff bytes">
		<bitfield id="Reserved" width="31" begin="31" end="1" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PC" width="1" begin="0" end="0" resetval="0" description="Program Cache Setting - 0 Not Cacheable, 1 Cacheable" range="" rwaccess="R">
		</bitfield>
	</register>
</module>
