<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='355' type='void llvm::ScheduleDAGMI::initQueues(ArrayRef&lt;llvm::SUnit *&gt; TopRoots, ArrayRef&lt;llvm::SUnit *&gt; BotRoots)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='765' u='c' c='_ZN4llvm13ScheduleDAGMI8scheduleEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='843' ll='870' type='void llvm::ScheduleDAGMI::initQueues(ArrayRef&lt;llvm::SUnit *&gt; TopRoots, ArrayRef&lt;llvm::SUnit *&gt; BotRoots)'/>
<use f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1376' u='c' c='_ZN4llvm17ScheduleDAGMILive10initQueuesENS_8ArrayRefIPNS_5SUnitEEES4_'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='842'>/// Identify DAG roots and setup scheduler queues.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='354'>/// Release ExitSU predecessors and setup scheduler queues.</doc>
