<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › qlogic › netxen › netxen_nic.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>netxen_nic.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2003 - 2009 NetXen, Inc.</span>
<span class="cm"> * Copyright (C) 2009 - QLogic Corporation.</span>
<span class="cm"> * All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public License</span>
<span class="cm"> * as published by the Free Software Foundation; either version 2</span>
<span class="cm"> * of the License, or (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful, but</span>
<span class="cm"> * WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place - Suite 330, Boston,</span>
<span class="cm"> * MA  02111-1307, USA.</span>
<span class="cm"> *</span>
<span class="cm"> * The full GNU General Public License is included in this distribution</span>
<span class="cm"> * in the file called &quot;COPYING&quot;.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cp">#ifndef _NETXEN_NIC_H_</span>
<span class="cp">#define _NETXEN_NIC_H_</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/ioport.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/etherdevice.h&gt;</span>
<span class="cp">#include &lt;linux/ip.h&gt;</span>
<span class="cp">#include &lt;linux/in.h&gt;</span>
<span class="cp">#include &lt;linux/tcp.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/firmware.h&gt;</span>

<span class="cp">#include &lt;linux/ethtool.h&gt;</span>
<span class="cp">#include &lt;linux/mii.h&gt;</span>
<span class="cp">#include &lt;linux/timer.h&gt;</span>

<span class="cp">#include &lt;linux/vmalloc.h&gt;</span>

<span class="cp">#include &lt;asm/io.h&gt;</span>
<span class="cp">#include &lt;asm/byteorder.h&gt;</span>

<span class="cp">#include &quot;netxen_nic_hdr.h&quot;</span>
<span class="cp">#include &quot;netxen_nic_hw.h&quot;</span>

<span class="cp">#define _NETXEN_NIC_LINUX_MAJOR 4</span>
<span class="cp">#define _NETXEN_NIC_LINUX_MINOR 0</span>
<span class="cp">#define _NETXEN_NIC_LINUX_SUBVERSION 79</span>
<span class="cp">#define NETXEN_NIC_LINUX_VERSIONID  &quot;4.0.79&quot;</span>

<span class="cp">#define NETXEN_VERSION_CODE(a, b, c)	(((a) &lt;&lt; 24) + ((b) &lt;&lt; 16) + (c))</span>
<span class="cp">#define _major(v)	(((v) &gt;&gt; 24) &amp; 0xff)</span>
<span class="cp">#define _minor(v)	(((v) &gt;&gt; 16) &amp; 0xff)</span>
<span class="cp">#define _build(v)	((v) &amp; 0xffff)</span>

<span class="cm">/* version in image has weird encoding:</span>
<span class="cm"> *  7:0  - major</span>
<span class="cm"> * 15:8  - minor</span>
<span class="cm"> * 31:16 - build (little endian)</span>
<span class="cm"> */</span>
<span class="cp">#define NETXEN_DECODE_VERSION(v) \</span>
<span class="cp">	NETXEN_VERSION_CODE(((v) &amp; 0xff), (((v) &gt;&gt; 8) &amp; 0xff), ((v) &gt;&gt; 16))</span>

<span class="cp">#define NETXEN_NUM_FLASH_SECTORS (64)</span>
<span class="cp">#define NETXEN_FLASH_SECTOR_SIZE (64 * 1024)</span>
<span class="cp">#define NETXEN_FLASH_TOTAL_SIZE  (NETXEN_NUM_FLASH_SECTORS \</span>
<span class="cp">					* NETXEN_FLASH_SECTOR_SIZE)</span>

<span class="cp">#define RCV_DESC_RINGSIZE(rds_ring)	\</span>
<span class="cp">	(sizeof(struct rcv_desc) * (rds_ring)-&gt;num_desc)</span>
<span class="cp">#define RCV_BUFF_RINGSIZE(rds_ring)	\</span>
<span class="cp">	(sizeof(struct netxen_rx_buffer) * rds_ring-&gt;num_desc)</span>
<span class="cp">#define STATUS_DESC_RINGSIZE(sds_ring)	\</span>
<span class="cp">	(sizeof(struct status_desc) * (sds_ring)-&gt;num_desc)</span>
<span class="cp">#define TX_BUFF_RINGSIZE(tx_ring)	\</span>
<span class="cp">	(sizeof(struct netxen_cmd_buffer) * tx_ring-&gt;num_desc)</span>
<span class="cp">#define TX_DESC_RINGSIZE(tx_ring)	\</span>
<span class="cp">	(sizeof(struct cmd_desc_type0) * tx_ring-&gt;num_desc)</span>

<span class="cp">#define find_diff_among(a,b,range) ((a)&lt;(b)?((b)-(a)):((b)+(range)-(a)))</span>

<span class="cp">#define NETXEN_RCV_PRODUCER_OFFSET	0</span>
<span class="cp">#define NETXEN_RCV_PEG_DB_ID		2</span>
<span class="cp">#define NETXEN_HOST_DUMMY_DMA_SIZE 1024</span>
<span class="cp">#define FLASH_SUCCESS 0</span>

<span class="cp">#define ADDR_IN_WINDOW1(off)	\</span>
<span class="cp">	((off &gt; NETXEN_CRB_PCIX_HOST2) &amp;&amp; (off &lt; NETXEN_CRB_MAX)) ? 1 : 0</span>

<span class="cp">#define ADDR_IN_RANGE(addr, low, high)	\</span>
<span class="cp">	(((addr) &lt; (high)) &amp;&amp; ((addr) &gt;= (low)))</span>

<span class="cm">/*</span>
<span class="cm"> * normalize a 64MB crb address to 32MB PCI window</span>
<span class="cm"> * To use NETXEN_CRB_NORMALIZE, window _must_ be set to 1</span>
<span class="cm"> */</span>
<span class="cp">#define NETXEN_CRB_NORMAL(reg)	\</span>
<span class="cp">	((reg) - NETXEN_CRB_PCIX_HOST2 + NETXEN_CRB_PCIX_HOST)</span>

<span class="cp">#define NETXEN_CRB_NORMALIZE(adapter, reg) \</span>
<span class="cp">	pci_base_offset(adapter, NETXEN_CRB_NORMAL(reg))</span>

<span class="cp">#define DB_NORMALIZE(adapter, off) \</span>
<span class="cp">	(adapter-&gt;ahw.db_base + (off))</span>

<span class="cp">#define NX_P2_C0		0x24</span>
<span class="cp">#define NX_P2_C1		0x25</span>
<span class="cp">#define NX_P3_A0		0x30</span>
<span class="cp">#define NX_P3_A2		0x30</span>
<span class="cp">#define NX_P3_B0		0x40</span>
<span class="cp">#define NX_P3_B1		0x41</span>
<span class="cp">#define NX_P3_B2		0x42</span>
<span class="cp">#define NX_P3P_A0		0x50</span>

<span class="cp">#define NX_IS_REVISION_P2(REVISION)     (REVISION &lt;= NX_P2_C1)</span>
<span class="cp">#define NX_IS_REVISION_P3(REVISION)     (REVISION &gt;= NX_P3_A0)</span>
<span class="cp">#define NX_IS_REVISION_P3P(REVISION)     (REVISION &gt;= NX_P3P_A0)</span>

<span class="cp">#define FIRST_PAGE_GROUP_START	0</span>
<span class="cp">#define FIRST_PAGE_GROUP_END	0x100000</span>

<span class="cp">#define SECOND_PAGE_GROUP_START	0x6000000</span>
<span class="cp">#define SECOND_PAGE_GROUP_END	0x68BC000</span>

<span class="cp">#define THIRD_PAGE_GROUP_START	0x70E4000</span>
<span class="cp">#define THIRD_PAGE_GROUP_END	0x8000000</span>

<span class="cp">#define FIRST_PAGE_GROUP_SIZE  FIRST_PAGE_GROUP_END - FIRST_PAGE_GROUP_START</span>
<span class="cp">#define SECOND_PAGE_GROUP_SIZE SECOND_PAGE_GROUP_END - SECOND_PAGE_GROUP_START</span>
<span class="cp">#define THIRD_PAGE_GROUP_SIZE  THIRD_PAGE_GROUP_END - THIRD_PAGE_GROUP_START</span>

<span class="cp">#define P2_MAX_MTU                     (8000)</span>
<span class="cp">#define P3_MAX_MTU                     (9600)</span>
<span class="cp">#define NX_ETHERMTU                    1500</span>
<span class="cp">#define NX_MAX_ETHERHDR                32 </span><span class="cm">/* This contains some padding */</span><span class="cp"></span>

<span class="cp">#define NX_P2_RX_BUF_MAX_LEN           1760</span>
<span class="cp">#define NX_P3_RX_BUF_MAX_LEN           (NX_MAX_ETHERHDR + NX_ETHERMTU)</span>
<span class="cp">#define NX_P2_RX_JUMBO_BUF_MAX_LEN     (NX_MAX_ETHERHDR + P2_MAX_MTU)</span>
<span class="cp">#define NX_P3_RX_JUMBO_BUF_MAX_LEN     (NX_MAX_ETHERHDR + P3_MAX_MTU)</span>
<span class="cp">#define NX_CT_DEFAULT_RX_BUF_LEN	2048</span>
<span class="cp">#define NX_LRO_BUFFER_EXTRA		2048</span>

<span class="cp">#define NX_RX_LRO_BUFFER_LENGTH		(8060)</span>

<span class="cm">/*</span>
<span class="cm"> * Maximum number of ring contexts</span>
<span class="cm"> */</span>
<span class="cp">#define MAX_RING_CTX 1</span>

<span class="cm">/* Opcodes to be used with the commands */</span>
<span class="cp">#define TX_ETHER_PKT	0x01</span>
<span class="cp">#define TX_TCP_PKT	0x02</span>
<span class="cp">#define TX_UDP_PKT	0x03</span>
<span class="cp">#define TX_IP_PKT	0x04</span>
<span class="cp">#define TX_TCP_LSO	0x05</span>
<span class="cp">#define TX_TCP_LSO6	0x06</span>
<span class="cp">#define TX_IPSEC	0x07</span>
<span class="cp">#define TX_IPSEC_CMD	0x0a</span>
<span class="cp">#define TX_TCPV6_PKT	0x0b</span>
<span class="cp">#define TX_UDPV6_PKT	0x0c</span>

<span class="cm">/* The following opcodes are for internal consumption. */</span>
<span class="cp">#define NETXEN_CONTROL_OP	0x10</span>
<span class="cp">#define PEGNET_REQUEST		0x11</span>

<span class="cp">#define	MAX_NUM_CARDS		4</span>

<span class="cp">#define NETXEN_MAX_FRAGS_PER_TX	14</span>
<span class="cp">#define MAX_TSO_HEADER_DESC	2</span>
<span class="cp">#define MGMT_CMD_DESC_RESV	4</span>
<span class="cp">#define TX_STOP_THRESH		((MAX_SKB_FRAGS &gt;&gt; 2) + MAX_TSO_HEADER_DESC \</span>
<span class="cp">							+ MGMT_CMD_DESC_RESV)</span>
<span class="cp">#define NX_MAX_TX_TIMEOUTS	2</span>

<span class="cm">/*</span>
<span class="cm"> * Following are the states of the Phantom. Phantom will set them and</span>
<span class="cm"> * Host will read to check if the fields are correct.</span>
<span class="cm"> */</span>
<span class="cp">#define PHAN_INITIALIZE_START		0xff00</span>
<span class="cp">#define PHAN_INITIALIZE_FAILED		0xffff</span>
<span class="cp">#define PHAN_INITIALIZE_COMPLETE	0xff01</span>

<span class="cm">/* Host writes the following to notify that it has done the init-handshake */</span>
<span class="cp">#define PHAN_INITIALIZE_ACK	0xf00f</span>

<span class="cp">#define NUM_RCV_DESC_RINGS	3</span>
<span class="cp">#define NUM_STS_DESC_RINGS	4</span>

<span class="cp">#define RCV_RING_NORMAL	0</span>
<span class="cp">#define RCV_RING_JUMBO	1</span>
<span class="cp">#define RCV_RING_LRO	2</span>

<span class="cp">#define MIN_CMD_DESCRIPTORS		64</span>
<span class="cp">#define MIN_RCV_DESCRIPTORS		64</span>
<span class="cp">#define MIN_JUMBO_DESCRIPTORS		32</span>

<span class="cp">#define MAX_CMD_DESCRIPTORS		1024</span>
<span class="cp">#define MAX_RCV_DESCRIPTORS_1G		4096</span>
<span class="cp">#define MAX_RCV_DESCRIPTORS_10G		8192</span>
<span class="cp">#define MAX_JUMBO_RCV_DESCRIPTORS_1G	512</span>
<span class="cp">#define MAX_JUMBO_RCV_DESCRIPTORS_10G	1024</span>
<span class="cp">#define MAX_LRO_RCV_DESCRIPTORS		8</span>

<span class="cp">#define DEFAULT_RCV_DESCRIPTORS_1G	2048</span>
<span class="cp">#define DEFAULT_RCV_DESCRIPTORS_10G	4096</span>

<span class="cp">#define NETXEN_CTX_SIGNATURE	0xdee0</span>
<span class="cp">#define NETXEN_CTX_SIGNATURE_V2	0x0002dee0</span>
<span class="cp">#define NETXEN_CTX_RESET	0xbad0</span>
<span class="cp">#define NETXEN_CTX_D3_RESET	0xacc0</span>
<span class="cp">#define NETXEN_RCV_PRODUCER(ringid)	(ringid)</span>

<span class="cp">#define PHAN_PEG_RCV_INITIALIZED	0xff01</span>
<span class="cp">#define PHAN_PEG_RCV_START_INITIALIZE	0xff00</span>

<span class="cp">#define get_next_index(index, length)	\</span>
<span class="cp">	(((index) + 1) &amp; ((length) - 1))</span>

<span class="cp">#define get_index_range(index,length,count)	\</span>
<span class="cp">	(((index) + (count)) &amp; ((length) - 1))</span>

<span class="cp">#define MPORT_SINGLE_FUNCTION_MODE 0x1111</span>
<span class="cp">#define MPORT_MULTI_FUNCTION_MODE 0x2222</span>

<span class="cp">#define NX_MAX_PCI_FUNC		8</span>

<span class="cm">/*</span>
<span class="cm"> * NetXen host-peg signal message structure</span>
<span class="cm"> *</span>
<span class="cm"> *	Bit 0-1		: peg_id =&gt; 0x2 for tx and 01 for rx</span>
<span class="cm"> *	Bit 2		: priv_id =&gt; must be 1</span>
<span class="cm"> *	Bit 3-17	: count =&gt; for doorbell</span>
<span class="cm"> *	Bit 18-27	: ctx_id =&gt; Context id</span>
<span class="cm"> *	Bit 28-31	: opcode</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="n">u32</span> <span class="n">netxen_ctx_msg</span><span class="p">;</span>

<span class="cp">#define netxen_set_msg_peg_id(config_word, val)	\</span>
<span class="cp">	((config_word) &amp;= ~3, (config_word) |= val &amp; 3)</span>
<span class="cp">#define netxen_set_msg_privid(config_word)	\</span>
<span class="cp">	((config_word) |= 1 &lt;&lt; 2)</span>
<span class="cp">#define netxen_set_msg_count(config_word, val)	\</span>
<span class="cp">	((config_word) &amp;= ~(0x7fff&lt;&lt;3), (config_word) |= (val &amp; 0x7fff) &lt;&lt; 3)</span>
<span class="cp">#define netxen_set_msg_ctxid(config_word, val)	\</span>
<span class="cp">	((config_word) &amp;= ~(0x3ff&lt;&lt;18), (config_word) |= (val &amp; 0x3ff) &lt;&lt; 18)</span>
<span class="cp">#define netxen_set_msg_opcode(config_word, val)	\</span>
<span class="cp">	((config_word) &amp;= ~(0xf&lt;&lt;28), (config_word) |= (val &amp; 0xf) &lt;&lt; 28)</span>

<span class="k">struct</span> <span class="n">netxen_rcv_ring</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrvd</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">netxen_sts_ring</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">addr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">size</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">msi_index</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsvd</span><span class="p">;</span>
<span class="p">}</span> <span class="p">;</span>

<span class="k">struct</span> <span class="n">netxen_ring_ctx</span> <span class="p">{</span>

	<span class="cm">/* one command ring */</span>
	<span class="n">__le64</span> <span class="n">cmd_consumer_offset</span><span class="p">;</span>
	<span class="n">__le64</span> <span class="n">cmd_ring_addr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">cmd_ring_size</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrvd</span><span class="p">;</span>

	<span class="cm">/* three receive rings */</span>
	<span class="k">struct</span> <span class="n">netxen_rcv_ring</span> <span class="n">rcv_rings</span><span class="p">[</span><span class="n">NUM_RCV_DESC_RINGS</span><span class="p">];</span>

	<span class="n">__le64</span> <span class="n">sts_ring_addr</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">sts_ring_size</span><span class="p">;</span>

	<span class="n">__le32</span> <span class="n">ctx_id</span><span class="p">;</span>

	<span class="n">__le64</span> <span class="n">rsrvd_2</span><span class="p">[</span><span class="mi">3</span><span class="p">];</span>
	<span class="n">__le32</span> <span class="n">sts_ring_count</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">rsrvd_3</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">netxen_sts_ring</span> <span class="n">sts_rings</span><span class="p">[</span><span class="n">NUM_STS_DESC_RINGS</span><span class="p">];</span>

<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">64</span><span class="p">)));</span>

<span class="cm">/*</span>
<span class="cm"> * Following data structures describe the descriptors that will be used.</span>
<span class="cm"> * Added fileds of tcpHdrSize and ipHdrSize, The driver needs to do it only when</span>
<span class="cm"> * we are doing LSO (above the 1500 size packet) only.</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * The size of reference handle been changed to 16 bits to pass the MSS fields</span>
<span class="cm"> * for the LSO packet</span>
<span class="cm"> */</span>

<span class="cp">#define FLAGS_CHECKSUM_ENABLED	0x01</span>
<span class="cp">#define FLAGS_LSO_ENABLED	0x02</span>
<span class="cp">#define FLAGS_IPSEC_SA_ADD	0x04</span>
<span class="cp">#define FLAGS_IPSEC_SA_DELETE	0x08</span>
<span class="cp">#define FLAGS_VLAN_TAGGED	0x10</span>
<span class="cp">#define FLAGS_VLAN_OOB		0x40</span>

<span class="cp">#define netxen_set_tx_vlan_tci(cmd_desc, v)	\</span>
<span class="cp">	(cmd_desc)-&gt;vlan_TCI = cpu_to_le16(v);</span>

<span class="cp">#define netxen_set_cmd_desc_port(cmd_desc, var)	\</span>
<span class="cp">	((cmd_desc)-&gt;port_ctxid |= ((var) &amp; 0x0F))</span>
<span class="cp">#define netxen_set_cmd_desc_ctxid(cmd_desc, var)	\</span>
<span class="cp">	((cmd_desc)-&gt;port_ctxid |= ((var) &lt;&lt; 4 &amp; 0xF0))</span>

<span class="cp">#define netxen_set_tx_port(_desc, _port) \</span>
<span class="cp">	(_desc)-&gt;port_ctxid = ((_port) &amp; 0xf) | (((_port) &lt;&lt; 4) &amp; 0xf0)</span>

<span class="cp">#define netxen_set_tx_flags_opcode(_desc, _flags, _opcode) \</span>
<span class="cp">	(_desc)-&gt;flags_opcode = \</span>
<span class="cp">	cpu_to_le16(((_flags) &amp; 0x7f) | (((_opcode) &amp; 0x3f) &lt;&lt; 7))</span>

<span class="cp">#define netxen_set_tx_frags_len(_desc, _frags, _len) \</span>
<span class="cp">	(_desc)-&gt;nfrags__length = \</span>
<span class="cp">	cpu_to_le32(((_frags) &amp; 0xff) | (((_len) &amp; 0xffffff) &lt;&lt; 8))</span>

<span class="k">struct</span> <span class="n">cmd_desc_type0</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">tcp_hdr_offset</span><span class="p">;</span>	<span class="cm">/* For LSO only */</span>
	<span class="n">u8</span> <span class="n">ip_hdr_offset</span><span class="p">;</span>	<span class="cm">/* For LSO only */</span>
	<span class="n">__le16</span> <span class="n">flags_opcode</span><span class="p">;</span>	<span class="cm">/* 15:13 unused, 12:7 opcode, 6:0 flags */</span>
	<span class="n">__le32</span> <span class="n">nfrags__length</span><span class="p">;</span>	<span class="cm">/* 31:8 total len, 7:0 frag count */</span>

	<span class="n">__le64</span> <span class="n">addr_buffer2</span><span class="p">;</span>

	<span class="n">__le16</span> <span class="n">reference_handle</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">mss</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">port_ctxid</span><span class="p">;</span>		<span class="cm">/* 7:4 ctxid 3:0 port */</span>
	<span class="n">u8</span> <span class="n">total_hdr_length</span><span class="p">;</span>	<span class="cm">/* LSO only : MAC+IP+TCP Hdr size */</span>
	<span class="n">__le16</span> <span class="n">conn_id</span><span class="p">;</span>		<span class="cm">/* IPSec offoad only */</span>

	<span class="n">__le64</span> <span class="n">addr_buffer3</span><span class="p">;</span>
	<span class="n">__le64</span> <span class="n">addr_buffer1</span><span class="p">;</span>

	<span class="n">__le16</span> <span class="n">buffer_length</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

	<span class="n">__le64</span> <span class="n">addr_buffer4</span><span class="p">;</span>

	<span class="n">__le32</span> <span class="n">reserved2</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">vlan_TCI</span><span class="p">;</span>

<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">64</span><span class="p">)));</span>

<span class="cm">/* Note: sizeof(rcv_desc) should always be a mutliple of 2 */</span>
<span class="k">struct</span> <span class="n">rcv_desc</span> <span class="p">{</span>
	<span class="n">__le16</span> <span class="n">reference_handle</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">reserved</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">buffer_length</span><span class="p">;</span>	<span class="cm">/* allocated buffer length (usually 2K) */</span>
	<span class="n">__le64</span> <span class="n">addr_buffer</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* opcode field in status_desc */</span>
<span class="cp">#define NETXEN_NIC_SYN_OFFLOAD  0x03</span>
<span class="cp">#define NETXEN_NIC_RXPKT_DESC  0x04</span>
<span class="cp">#define NETXEN_OLD_RXPKT_DESC  0x3f</span>
<span class="cp">#define NETXEN_NIC_RESPONSE_DESC 0x05</span>
<span class="cp">#define NETXEN_NIC_LRO_DESC  	0x12</span>

<span class="cm">/* for status field in status_desc */</span>
<span class="cp">#define STATUS_NEED_CKSUM	(1)</span>
<span class="cp">#define STATUS_CKSUM_OK		(2)</span>

<span class="cm">/* owner bits of status_desc */</span>
<span class="cp">#define STATUS_OWNER_HOST	(0x1ULL &lt;&lt; 56)</span>
<span class="cp">#define STATUS_OWNER_PHANTOM	(0x2ULL &lt;&lt; 56)</span>

<span class="cm">/* Status descriptor:</span>
<span class="cm">   0-3 port, 4-7 status, 8-11 type, 12-27 total_length</span>
<span class="cm">   28-43 reference_handle, 44-47 protocol, 48-52 pkt_offset</span>
<span class="cm">   53-55 desc_cnt, 56-57 owner, 58-63 opcode</span>
<span class="cm"> */</span>
<span class="cp">#define netxen_get_sts_port(sts_data)	\</span>
<span class="cp">	((sts_data) &amp; 0x0F)</span>
<span class="cp">#define netxen_get_sts_status(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 4) &amp; 0x0F)</span>
<span class="cp">#define netxen_get_sts_type(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 8) &amp; 0x0F)</span>
<span class="cp">#define netxen_get_sts_totallength(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 12) &amp; 0xFFFF)</span>
<span class="cp">#define netxen_get_sts_refhandle(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 28) &amp; 0xFFFF)</span>
<span class="cp">#define netxen_get_sts_prot(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 44) &amp; 0x0F)</span>
<span class="cp">#define netxen_get_sts_pkt_offset(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 48) &amp; 0x1F)</span>
<span class="cp">#define netxen_get_sts_desc_cnt(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 53) &amp; 0x7)</span>
<span class="cp">#define netxen_get_sts_opcode(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 58) &amp; 0x03F)</span>

<span class="cp">#define netxen_get_lro_sts_refhandle(sts_data) 	\</span>
<span class="cp">	((sts_data) &amp; 0x0FFFF)</span>
<span class="cp">#define netxen_get_lro_sts_length(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 16) &amp; 0x0FFFF)</span>
<span class="cp">#define netxen_get_lro_sts_l2_hdr_offset(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 32) &amp; 0x0FF)</span>
<span class="cp">#define netxen_get_lro_sts_l4_hdr_offset(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 40) &amp; 0x0FF)</span>
<span class="cp">#define netxen_get_lro_sts_timestamp(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 48) &amp; 0x1)</span>
<span class="cp">#define netxen_get_lro_sts_type(sts_data)	\</span>
<span class="cp">	(((sts_data) &gt;&gt; 49) &amp; 0x7)</span>
<span class="cp">#define netxen_get_lro_sts_push_flag(sts_data)		\</span>
<span class="cp">	(((sts_data) &gt;&gt; 52) &amp; 0x1)</span>
<span class="cp">#define netxen_get_lro_sts_seq_number(sts_data)		\</span>
<span class="cp">	((sts_data) &amp; 0x0FFFFFFFF)</span>
<span class="cp">#define netxen_get_lro_sts_mss(sts_data1)		\</span>
<span class="cp">	((sts_data1 &gt;&gt; 32) &amp; 0x0FFFF)</span>


<span class="k">struct</span> <span class="n">status_desc</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">status_desc_data</span><span class="p">[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">}</span> <span class="n">__attribute__</span> <span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="mi">16</span><span class="p">)));</span>

<span class="cm">/* UNIFIED ROMIMAGE *************************/</span>
<span class="cp">#define NX_UNI_DIR_SECT_PRODUCT_TBL	0x0</span>
<span class="cp">#define NX_UNI_DIR_SECT_BOOTLD		0x6</span>
<span class="cp">#define NX_UNI_DIR_SECT_FW		0x7</span>

<span class="cm">/*Offsets */</span>
<span class="cp">#define NX_UNI_CHIP_REV_OFF		10</span>
<span class="cp">#define NX_UNI_FLAGS_OFF		11</span>
<span class="cp">#define NX_UNI_BIOS_VERSION_OFF 	12</span>
<span class="cp">#define NX_UNI_BOOTLD_IDX_OFF		27</span>
<span class="cp">#define NX_UNI_FIRMWARE_IDX_OFF 	29</span>

<span class="k">struct</span> <span class="n">uni_table_desc</span><span class="p">{</span>
	<span class="kt">uint32_t</span>	<span class="n">findex</span><span class="p">;</span>
	<span class="kt">uint32_t</span>	<span class="n">num_entries</span><span class="p">;</span>
	<span class="kt">uint32_t</span>	<span class="n">entry_size</span><span class="p">;</span>
	<span class="kt">uint32_t</span>	<span class="n">reserved</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">uni_data_desc</span><span class="p">{</span>
	<span class="kt">uint32_t</span>	<span class="n">findex</span><span class="p">;</span>
	<span class="kt">uint32_t</span>	<span class="n">size</span><span class="p">;</span>
	<span class="kt">uint32_t</span>	<span class="n">reserved</span><span class="p">[</span><span class="mi">5</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* UNIFIED ROMIMAGE *************************/</span>

<span class="cm">/* The version of the main data structure */</span>
<span class="cp">#define	NETXEN_BDINFO_VERSION 1</span>

<span class="cm">/* Magic number to let user know flash is programmed */</span>
<span class="cp">#define	NETXEN_BDINFO_MAGIC 0x12345678</span>

<span class="cm">/* Max number of Gig ports on a Phantom board */</span>
<span class="cp">#define NETXEN_MAX_PORTS 4</span>

<span class="cp">#define NETXEN_BRDTYPE_P1_BD		0x0000</span>
<span class="cp">#define NETXEN_BRDTYPE_P1_SB		0x0001</span>
<span class="cp">#define NETXEN_BRDTYPE_P1_SMAX		0x0002</span>
<span class="cp">#define NETXEN_BRDTYPE_P1_SOCK		0x0003</span>

<span class="cp">#define NETXEN_BRDTYPE_P2_SOCK_31	0x0008</span>
<span class="cp">#define NETXEN_BRDTYPE_P2_SOCK_35	0x0009</span>
<span class="cp">#define NETXEN_BRDTYPE_P2_SB35_4G	0x000a</span>
<span class="cp">#define NETXEN_BRDTYPE_P2_SB31_10G	0x000b</span>
<span class="cp">#define NETXEN_BRDTYPE_P2_SB31_2G	0x000c</span>

<span class="cp">#define NETXEN_BRDTYPE_P2_SB31_10G_IMEZ		0x000d</span>
<span class="cp">#define NETXEN_BRDTYPE_P2_SB31_10G_HMEZ		0x000e</span>
<span class="cp">#define NETXEN_BRDTYPE_P2_SB31_10G_CX4		0x000f</span>

<span class="cp">#define NETXEN_BRDTYPE_P3_REF_QG	0x0021</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_HMEZ		0x0022</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10G_CX4_LP	0x0023</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_4_GB		0x0024</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_IMEZ		0x0025</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10G_SFP_PLUS	0x0026</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10000_BASE_T	0x0027</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_XG_LOM	0x0028</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_4_GB_MM	0x0029</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10G_SFP_CT	0x002a</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10G_SFP_QT	0x002b</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10G_CX4	0x0031</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10G_XFP	0x0032</span>
<span class="cp">#define NETXEN_BRDTYPE_P3_10G_TP	0x0080</span>

<span class="cm">/* Flash memory map */</span>
<span class="cp">#define NETXEN_CRBINIT_START	0	</span><span class="cm">/* crbinit section */</span><span class="cp"></span>
<span class="cp">#define NETXEN_BRDCFG_START	0x4000	</span><span class="cm">/* board config */</span><span class="cp"></span>
<span class="cp">#define NETXEN_INITCODE_START	0x6000	</span><span class="cm">/* pegtune code */</span><span class="cp"></span>
<span class="cp">#define NETXEN_BOOTLD_START	0x10000	</span><span class="cm">/* bootld */</span><span class="cp"></span>
<span class="cp">#define NETXEN_IMAGE_START	0x43000	</span><span class="cm">/* compressed image */</span><span class="cp"></span>
<span class="cp">#define NETXEN_SECONDARY_START	0x200000	</span><span class="cm">/* backup images */</span><span class="cp"></span>
<span class="cp">#define NETXEN_PXE_START	0x3E0000	</span><span class="cm">/* PXE boot rom */</span><span class="cp"></span>
<span class="cp">#define NETXEN_USER_START	0x3E8000	</span><span class="cm">/* Firmare info */</span><span class="cp"></span>
<span class="cp">#define NETXEN_FIXED_START	0x3F0000	</span><span class="cm">/* backup of crbinit */</span><span class="cp"></span>
<span class="cp">#define NETXEN_USER_START_OLD	NETXEN_PXE_START </span><span class="cm">/* very old flash */</span><span class="cp"></span>

<span class="cp">#define NX_OLD_MAC_ADDR_OFFSET	(NETXEN_USER_START)</span>
<span class="cp">#define NX_FW_VERSION_OFFSET	(NETXEN_USER_START+0x408)</span>
<span class="cp">#define NX_FW_SIZE_OFFSET	(NETXEN_USER_START+0x40c)</span>
<span class="cp">#define NX_FW_MAC_ADDR_OFFSET	(NETXEN_USER_START+0x418)</span>
<span class="cp">#define NX_FW_SERIAL_NUM_OFFSET	(NETXEN_USER_START+0x81c)</span>
<span class="cp">#define NX_BIOS_VERSION_OFFSET	(NETXEN_USER_START+0x83c)</span>

<span class="cp">#define NX_HDR_VERSION_OFFSET	(NETXEN_BRDCFG_START)</span>
<span class="cp">#define NX_BRDTYPE_OFFSET	(NETXEN_BRDCFG_START+0x8)</span>
<span class="cp">#define NX_FW_MAGIC_OFFSET	(NETXEN_BRDCFG_START+0x128)</span>

<span class="cp">#define NX_FW_MIN_SIZE		(0x3fffff)</span>
<span class="cp">#define NX_P2_MN_ROMIMAGE	0</span>
<span class="cp">#define NX_P3_CT_ROMIMAGE	1</span>
<span class="cp">#define NX_P3_MN_ROMIMAGE	2</span>
<span class="cp">#define NX_UNIFIED_ROMIMAGE	3</span>
<span class="cp">#define NX_FLASH_ROMIMAGE	4</span>
<span class="cp">#define NX_UNKNOWN_ROMIMAGE	0xff</span>

<span class="cp">#define NX_P2_MN_ROMIMAGE_NAME		&quot;nxromimg.bin&quot;</span>
<span class="cp">#define NX_P3_CT_ROMIMAGE_NAME		&quot;nx3fwct.bin&quot;</span>
<span class="cp">#define NX_P3_MN_ROMIMAGE_NAME		&quot;nx3fwmn.bin&quot;</span>
<span class="cp">#define NX_UNIFIED_ROMIMAGE_NAME	&quot;phanfw.bin&quot;</span>
<span class="cp">#define NX_FLASH_ROMIMAGE_NAME		&quot;flash&quot;</span>

<span class="k">extern</span> <span class="kt">char</span> <span class="n">netxen_nic_driver_name</span><span class="p">[];</span>

<span class="cm">/* Number of status descriptors to handle per interrupt */</span>
<span class="cp">#define MAX_STATUS_HANDLE	(64)</span>

<span class="cm">/*</span>
<span class="cm"> * netxen_skb_frag{} is to contain mapping info for each SG list. This</span>
<span class="cm"> * has to be freed when DMA is complete. This is part of netxen_tx_buffer{}.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">netxen_skb_frag</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">dma</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">length</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">netxen_recv_crb</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">crb_rcv_producer</span><span class="p">[</span><span class="n">NUM_RCV_DESC_RINGS</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">crb_sts_consumer</span><span class="p">[</span><span class="n">NUM_STS_DESC_RINGS</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">sw_int_mask</span><span class="p">[</span><span class="n">NUM_STS_DESC_RINGS</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/*    Following defines are for the state of the buffers    */</span>
<span class="cp">#define	NETXEN_BUFFER_FREE	0</span>
<span class="cp">#define	NETXEN_BUFFER_BUSY	1</span>

<span class="cm">/*</span>
<span class="cm"> * There will be one netxen_buffer per skb packet.    These will be</span>
<span class="cm"> * used to save the dma info for pci_unmap_page()</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">netxen_cmd_buffer</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">netxen_skb_frag</span> <span class="n">frag_array</span><span class="p">[</span><span class="n">MAX_SKB_FRAGS</span> <span class="o">+</span> <span class="mi">1</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">frag_count</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* In rx_buffer, we do not need multiple fragments as is a single buffer */</span>
<span class="k">struct</span> <span class="n">netxen_rx_buffer</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">dma</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">ref_handle</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">state</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Board types */</span>
<span class="cp">#define	NETXEN_NIC_GBE	0x01</span>
<span class="cp">#define	NETXEN_NIC_XGBE	0x02</span>

<span class="cm">/*</span>
<span class="cm"> * One hardware_context{} per adapter</span>
<span class="cm"> * contains interrupt info as well shared hardware info.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">netxen_hardware_context</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci_base0</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci_base1</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">pci_base2</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">db_base</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ocm_win_crb</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">db_len</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pci_len0</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">ocm_win</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">crb_win</span><span class="p">;</span>

	<span class="n">rwlock_t</span> <span class="n">crb_lock</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">mem_lock</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">cut_through</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">revision_id</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pci_func</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">linkup</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">port_type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">board_type</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define MINIMUM_ETHERNET_FRAME_SIZE	64	</span><span class="cm">/* With FCS */</span><span class="cp"></span>
<span class="cp">#define ETHERNET_FCS_SIZE		4</span>

<span class="k">struct</span> <span class="n">netxen_adapter_stats</span> <span class="p">{</span>
	<span class="n">u64</span>  <span class="n">xmitcalled</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">xmitfinished</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">rxdropped</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">txdropped</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">csummed</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">rx_pkts</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">lro_pkts</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">rxbytes</span><span class="p">;</span>
	<span class="n">u64</span>  <span class="n">txbytes</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Rcv Descriptor Context. One such per Rcv Descriptor. There may</span>
<span class="cm"> * be one Rcv Descriptor for normal packets, one for jumbo and may be others.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">nx_host_rds_ring</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">producer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_desc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">dma_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">skb_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">crb_rcv_producer</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">rcv_desc</span> <span class="o">*</span><span class="n">desc_head</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">netxen_rx_buffer</span> <span class="o">*</span><span class="n">rx_buf_arr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">free_list</span><span class="p">;</span>
	<span class="n">spinlock_t</span> <span class="n">lock</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">phys_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nx_host_sds_ring</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">consumer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_desc</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">crb_sts_consumer</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">crb_intr_mask</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">status_desc</span> <span class="o">*</span><span class="n">desc_head</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">napi_struct</span> <span class="n">napi</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">free_list</span><span class="p">[</span><span class="n">NUM_RCV_DESC_RINGS</span><span class="p">];</span>

	<span class="kt">int</span> <span class="n">irq</span><span class="p">;</span>

	<span class="n">dma_addr_t</span> <span class="n">phys_addr</span><span class="p">;</span>
	<span class="kt">char</span> <span class="n">name</span><span class="p">[</span><span class="n">IFNAMSIZ</span><span class="o">+</span><span class="mi">4</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">nx_host_tx_ring</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">producer</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="o">*</span><span class="n">hw_consumer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">sw_consumer</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">crb_cmd_producer</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">crb_cmd_consumer</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_desc</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">netdev_queue</span> <span class="o">*</span><span class="n">txq</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">netxen_cmd_buffer</span> <span class="o">*</span><span class="n">cmd_buf_arr</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">cmd_desc_type0</span> <span class="o">*</span><span class="n">desc_head</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">phys_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Receive context. There is one such structure per instance of the</span>
<span class="cm"> * receive processing. Any state information that is relevant to</span>
<span class="cm"> * the receive, and is must be in this structure. The global data may be</span>
<span class="cm"> * present elsewhere.</span>
<span class="cm"> */</span>
<span class="k">struct</span> <span class="n">netxen_recv_context</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">context_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">virt_port</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">nx_host_rds_ring</span> <span class="o">*</span><span class="n">rds_rings</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nx_host_sds_ring</span> <span class="o">*</span><span class="n">sds_rings</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">netxen_ring_ctx</span> <span class="o">*</span><span class="n">hwctx</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">phys_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">_cdrp_cmd</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arg1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arg2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">arg3</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">netxen_cmd_args</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">_cdrp_cmd</span> <span class="n">req</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">_cdrp_cmd</span> <span class="n">rsp</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* New HW context creation */</span>

<span class="cp">#define NX_OS_CRB_RETRY_COUNT	4000</span>
<span class="cp">#define NX_CDRP_SIGNATURE_MAKE(pcifn, version) \</span>
<span class="cp">	(((pcifn) &amp; 0xff) | (((version) &amp; 0xff) &lt;&lt; 8) | (0xcafe &lt;&lt; 16))</span>

<span class="cp">#define NX_CDRP_CLEAR		0x00000000</span>
<span class="cp">#define NX_CDRP_CMD_BIT		0x80000000</span>

<span class="cm">/*</span>
<span class="cm"> * All responses must have the NX_CDRP_CMD_BIT cleared</span>
<span class="cm"> * in the crb NX_CDRP_CRB_OFFSET.</span>
<span class="cm"> */</span>
<span class="cp">#define NX_CDRP_FORM_RSP(rsp)	(rsp)</span>
<span class="cp">#define NX_CDRP_IS_RSP(rsp)	(((rsp) &amp; NX_CDRP_CMD_BIT) == 0)</span>

<span class="cp">#define NX_CDRP_RSP_OK		0x00000001</span>
<span class="cp">#define NX_CDRP_RSP_FAIL	0x00000002</span>
<span class="cp">#define NX_CDRP_RSP_TIMEOUT	0x00000003</span>

<span class="cm">/*</span>
<span class="cm"> * All commands must have the NX_CDRP_CMD_BIT set in</span>
<span class="cm"> * the crb NX_CDRP_CRB_OFFSET.</span>
<span class="cm"> */</span>
<span class="cp">#define NX_CDRP_FORM_CMD(cmd)	(NX_CDRP_CMD_BIT | (cmd))</span>
<span class="cp">#define NX_CDRP_IS_CMD(cmd)	(((cmd) &amp; NX_CDRP_CMD_BIT) != 0)</span>

<span class="cp">#define NX_CDRP_CMD_SUBMIT_CAPABILITIES     0x00000001</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_RDS_PER_CTX    0x00000002</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_SDS_PER_CTX    0x00000003</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_RULES_PER_CTX  0x00000004</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_RX_CTX         0x00000005</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_TX_CTX         0x00000006</span>
<span class="cp">#define NX_CDRP_CMD_CREATE_RX_CTX           0x00000007</span>
<span class="cp">#define NX_CDRP_CMD_DESTROY_RX_CTX          0x00000008</span>
<span class="cp">#define NX_CDRP_CMD_CREATE_TX_CTX           0x00000009</span>
<span class="cp">#define NX_CDRP_CMD_DESTROY_TX_CTX          0x0000000a</span>
<span class="cp">#define NX_CDRP_CMD_SETUP_STATISTICS        0x0000000e</span>
<span class="cp">#define NX_CDRP_CMD_GET_STATISTICS          0x0000000f</span>
<span class="cp">#define NX_CDRP_CMD_DELETE_STATISTICS       0x00000010</span>
<span class="cp">#define NX_CDRP_CMD_SET_MTU                 0x00000012</span>
<span class="cp">#define NX_CDRP_CMD_READ_PHY			0x00000013</span>
<span class="cp">#define NX_CDRP_CMD_WRITE_PHY			0x00000014</span>
<span class="cp">#define NX_CDRP_CMD_READ_HW_REG			0x00000015</span>
<span class="cp">#define NX_CDRP_CMD_GET_FLOW_CTL		0x00000016</span>
<span class="cp">#define NX_CDRP_CMD_SET_FLOW_CTL		0x00000017</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_MTU		0x00000018</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_LRO		0x00000019</span>
<span class="cp">#define NX_CDRP_CMD_CONFIGURE_TOE		0x0000001a</span>
<span class="cp">#define NX_CDRP_CMD_FUNC_ATTRIB			0x0000001b</span>
<span class="cp">#define NX_CDRP_CMD_READ_PEXQ_PARAMETERS	0x0000001c</span>
<span class="cp">#define NX_CDRP_CMD_GET_LIC_CAPABILITIES	0x0000001d</span>
<span class="cp">#define NX_CDRP_CMD_READ_MAX_LRO_PER_BOARD	0x0000001e</span>
<span class="cp">#define NX_CDRP_CMD_CONFIG_GBE_PORT		0x0000001f</span>
<span class="cp">#define NX_CDRP_CMD_MAX				0x00000020</span>

<span class="cp">#define NX_RCODE_SUCCESS		0</span>
<span class="cp">#define NX_RCODE_NO_HOST_MEM		1</span>
<span class="cp">#define NX_RCODE_NO_HOST_RESOURCE	2</span>
<span class="cp">#define NX_RCODE_NO_CARD_CRB		3</span>
<span class="cp">#define NX_RCODE_NO_CARD_MEM		4</span>
<span class="cp">#define NX_RCODE_NO_CARD_RESOURCE	5</span>
<span class="cp">#define NX_RCODE_INVALID_ARGS		6</span>
<span class="cp">#define NX_RCODE_INVALID_ACTION		7</span>
<span class="cp">#define NX_RCODE_INVALID_STATE		8</span>
<span class="cp">#define NX_RCODE_NOT_SUPPORTED		9</span>
<span class="cp">#define NX_RCODE_NOT_PERMITTED		10</span>
<span class="cp">#define NX_RCODE_NOT_READY		11</span>
<span class="cp">#define NX_RCODE_DOES_NOT_EXIST		12</span>
<span class="cp">#define NX_RCODE_ALREADY_EXISTS		13</span>
<span class="cp">#define NX_RCODE_BAD_SIGNATURE		14</span>
<span class="cp">#define NX_RCODE_CMD_NOT_IMPL		15</span>
<span class="cp">#define NX_RCODE_CMD_INVALID		16</span>
<span class="cp">#define NX_RCODE_TIMEOUT		17</span>
<span class="cp">#define NX_RCODE_CMD_FAILED		18</span>
<span class="cp">#define NX_RCODE_MAX_EXCEEDED		19</span>
<span class="cp">#define NX_RCODE_MAX			20</span>

<span class="cp">#define NX_DESTROY_CTX_RESET		0</span>
<span class="cp">#define NX_DESTROY_CTX_D3_RESET		1</span>
<span class="cp">#define NX_DESTROY_CTX_MAX		2</span>

<span class="cm">/*</span>
<span class="cm"> * Capabilities</span>
<span class="cm"> */</span>
<span class="cp">#define NX_CAP_BIT(class, bit)		(1 &lt;&lt; bit)</span>
<span class="cp">#define NX_CAP0_LEGACY_CONTEXT		NX_CAP_BIT(0, 0)</span>
<span class="cp">#define NX_CAP0_MULTI_CONTEXT		NX_CAP_BIT(0, 1)</span>
<span class="cp">#define NX_CAP0_LEGACY_MN		NX_CAP_BIT(0, 2)</span>
<span class="cp">#define NX_CAP0_LEGACY_MS		NX_CAP_BIT(0, 3)</span>
<span class="cp">#define NX_CAP0_CUT_THROUGH		NX_CAP_BIT(0, 4)</span>
<span class="cp">#define NX_CAP0_LRO			NX_CAP_BIT(0, 5)</span>
<span class="cp">#define NX_CAP0_LSO			NX_CAP_BIT(0, 6)</span>
<span class="cp">#define NX_CAP0_JUMBO_CONTIGUOUS	NX_CAP_BIT(0, 7)</span>
<span class="cp">#define NX_CAP0_LRO_CONTIGUOUS		NX_CAP_BIT(0, 8)</span>
<span class="cp">#define NX_CAP0_HW_LRO			NX_CAP_BIT(0, 10)</span>
<span class="cp">#define NX_CAP0_HW_LRO_MSS		NX_CAP_BIT(0, 21)</span>

<span class="cm">/*</span>
<span class="cm"> * Context state</span>
<span class="cm"> */</span>
<span class="cp">#define NX_HOST_CTX_STATE_FREED		0</span>
<span class="cp">#define NX_HOST_CTX_STATE_ALLOCATED	1</span>
<span class="cp">#define NX_HOST_CTX_STATE_ACTIVE	2</span>
<span class="cp">#define NX_HOST_CTX_STATE_DISABLED	3</span>
<span class="cp">#define NX_HOST_CTX_STATE_QUIESCED	4</span>
<span class="cp">#define NX_HOST_CTX_STATE_MAX		5</span>

<span class="cm">/*</span>
<span class="cm"> * Rx context</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">host_phys_addr</span><span class="p">;</span>	<span class="cm">/* Ring base addr */</span>
	<span class="n">__le32</span> <span class="n">ring_size</span><span class="p">;</span>		<span class="cm">/* Ring entries */</span>
	<span class="n">__le16</span> <span class="n">msi_index</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsvd</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
<span class="p">}</span> <span class="n">nx_hostrq_sds_ring_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">host_phys_addr</span><span class="p">;</span>	<span class="cm">/* Ring base addr */</span>
	<span class="n">__le64</span> <span class="n">buff_size</span><span class="p">;</span>		<span class="cm">/* Packet buffer size */</span>
	<span class="n">__le32</span> <span class="n">ring_size</span><span class="p">;</span>		<span class="cm">/* Ring entries */</span>
	<span class="n">__le32</span> <span class="n">ring_kind</span><span class="p">;</span>		<span class="cm">/* Class of ring */</span>
<span class="p">}</span> <span class="n">nx_hostrq_rds_ring_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">host_rsp_dma_addr</span><span class="p">;</span>	<span class="cm">/* Response dma&#39;d here */</span>
	<span class="n">__le32</span> <span class="n">capabilities</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>	<span class="cm">/* Flag bit vector */</span>
	<span class="n">__le32</span> <span class="n">host_int_crb_mode</span><span class="p">;</span>	<span class="cm">/* Interrupt crb usage */</span>
	<span class="n">__le32</span> <span class="n">host_rds_crb_mode</span><span class="p">;</span>	<span class="cm">/* RDS crb usage */</span>
	<span class="cm">/* These ring offsets are relative to data[0] below */</span>
	<span class="n">__le32</span> <span class="n">rds_ring_offset</span><span class="p">;</span>	<span class="cm">/* Offset to RDS config */</span>
	<span class="n">__le32</span> <span class="n">sds_ring_offset</span><span class="p">;</span>	<span class="cm">/* Offset to SDS config */</span>
	<span class="n">__le16</span> <span class="n">num_rds_rings</span><span class="p">;</span>	<span class="cm">/* Count of RDS rings */</span>
	<span class="n">__le16</span> <span class="n">num_sds_rings</span><span class="p">;</span>	<span class="cm">/* Count of SDS rings */</span>
	<span class="n">__le16</span> <span class="n">rsvd1</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
	<span class="n">__le16</span> <span class="n">rsvd2</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
	<span class="n">u8</span>  <span class="n">reserved</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span> 	<span class="cm">/* reserve space for future expansion*/</span>
	<span class="cm">/* MUST BE 64-bit aligned.</span>
<span class="cm">	   The following is packed:</span>
<span class="cm">	   - N hostrq_rds_rings</span>
<span class="cm">	   - N hostrq_sds_rings */</span>
	<span class="kt">char</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span> <span class="n">nx_hostrq_rx_ctx_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">host_producer_crb</span><span class="p">;</span>	<span class="cm">/* Crb to use */</span>
	<span class="n">__le32</span> <span class="n">rsvd1</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
<span class="p">}</span> <span class="n">nx_cardrsp_rds_ring_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">host_consumer_crb</span><span class="p">;</span>	<span class="cm">/* Crb to use */</span>
	<span class="n">__le32</span> <span class="n">interrupt_crb</span><span class="p">;</span>	<span class="cm">/* Crb to use */</span>
<span class="p">}</span> <span class="n">nx_cardrsp_sds_ring_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="cm">/* These ring offsets are relative to data[0] below */</span>
	<span class="n">__le32</span> <span class="n">rds_ring_offset</span><span class="p">;</span>	<span class="cm">/* Offset to RDS config */</span>
	<span class="n">__le32</span> <span class="n">sds_ring_offset</span><span class="p">;</span>	<span class="cm">/* Offset to SDS config */</span>
	<span class="n">__le32</span> <span class="n">host_ctx_state</span><span class="p">;</span>	<span class="cm">/* Starting State */</span>
	<span class="n">__le32</span> <span class="n">num_fn_per_port</span><span class="p">;</span>	<span class="cm">/* How many PCI fn share the port */</span>
	<span class="n">__le16</span> <span class="n">num_rds_rings</span><span class="p">;</span>	<span class="cm">/* Count of RDS rings */</span>
	<span class="n">__le16</span> <span class="n">num_sds_rings</span><span class="p">;</span>	<span class="cm">/* Count of SDS rings */</span>
	<span class="n">__le16</span> <span class="n">context_id</span><span class="p">;</span>		<span class="cm">/* Handle for context */</span>
	<span class="n">u8</span>  <span class="n">phys_port</span><span class="p">;</span>		<span class="cm">/* Physical id of port */</span>
	<span class="n">u8</span>  <span class="n">virt_port</span><span class="p">;</span>		<span class="cm">/* Virtual/Logical id of port */</span>
	<span class="n">u8</span>  <span class="n">reserved</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>	<span class="cm">/* save space for future expansion */</span>
	<span class="cm">/*  MUST BE 64-bit aligned.</span>
<span class="cm">	   The following is packed:</span>
<span class="cm">	   - N cardrsp_rds_rings</span>
<span class="cm">	   - N cardrs_sds_rings */</span>
	<span class="kt">char</span> <span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">}</span> <span class="n">nx_cardrsp_rx_ctx_t</span><span class="p">;</span>

<span class="cp">#define SIZEOF_HOSTRQ_RX(HOSTRQ_RX, rds_rings, sds_rings)	\</span>
<span class="cp">	(sizeof(HOSTRQ_RX) + 					\</span>
<span class="cp">	(rds_rings)*(sizeof(nx_hostrq_rds_ring_t)) +		\</span>
<span class="cp">	(sds_rings)*(sizeof(nx_hostrq_sds_ring_t)))</span>

<span class="cp">#define SIZEOF_CARDRSP_RX(CARDRSP_RX, rds_rings, sds_rings) 	\</span>
<span class="cp">	(sizeof(CARDRSP_RX) + 					\</span>
<span class="cp">	(rds_rings)*(sizeof(nx_cardrsp_rds_ring_t)) + 		\</span>
<span class="cp">	(sds_rings)*(sizeof(nx_cardrsp_sds_ring_t)))</span>

<span class="cm">/*</span>
<span class="cm"> * Tx context</span>
<span class="cm"> */</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">host_phys_addr</span><span class="p">;</span>	<span class="cm">/* Ring base addr */</span>
	<span class="n">__le32</span> <span class="n">ring_size</span><span class="p">;</span>		<span class="cm">/* Ring entries */</span>
	<span class="n">__le32</span> <span class="n">rsvd</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
<span class="p">}</span> <span class="n">nx_hostrq_cds_ring_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">host_rsp_dma_addr</span><span class="p">;</span>	<span class="cm">/* Response dma&#39;d here */</span>
	<span class="n">__le64</span> <span class="n">cmd_cons_dma_addr</span><span class="p">;</span>	<span class="cm">/*  */</span>
	<span class="n">__le64</span> <span class="n">dummy_dma_addr</span><span class="p">;</span>	<span class="cm">/*  */</span>
	<span class="n">__le32</span> <span class="n">capabilities</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>	<span class="cm">/* Flag bit vector */</span>
	<span class="n">__le32</span> <span class="n">host_int_crb_mode</span><span class="p">;</span>	<span class="cm">/* Interrupt crb usage */</span>
	<span class="n">__le32</span> <span class="n">rsvd1</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
	<span class="n">__le16</span> <span class="n">rsvd2</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
	<span class="n">__le16</span> <span class="n">interrupt_ctl</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">msi_index</span><span class="p">;</span>
	<span class="n">__le16</span> <span class="n">rsvd3</span><span class="p">;</span>		<span class="cm">/* Padding */</span>
	<span class="n">nx_hostrq_cds_ring_t</span> <span class="n">cds_ring</span><span class="p">;</span>	<span class="cm">/* Desc of cds ring */</span>
	<span class="n">u8</span>  <span class="n">reserved</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>	<span class="cm">/* future expansion */</span>
<span class="p">}</span> <span class="n">nx_hostrq_tx_ctx_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">host_producer_crb</span><span class="p">;</span>	<span class="cm">/* Crb to use */</span>
	<span class="n">__le32</span> <span class="n">interrupt_crb</span><span class="p">;</span>	<span class="cm">/* Crb to use */</span>
<span class="p">}</span> <span class="n">nx_cardrsp_cds_ring_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">host_ctx_state</span><span class="p">;</span>	<span class="cm">/* Starting state */</span>
	<span class="n">__le16</span> <span class="n">context_id</span><span class="p">;</span>		<span class="cm">/* Handle for context */</span>
	<span class="n">u8</span>  <span class="n">phys_port</span><span class="p">;</span>		<span class="cm">/* Physical id of port */</span>
	<span class="n">u8</span>  <span class="n">virt_port</span><span class="p">;</span>		<span class="cm">/* Virtual/Logical id of port */</span>
	<span class="n">nx_cardrsp_cds_ring_t</span> <span class="n">cds_ring</span><span class="p">;</span>	<span class="cm">/* Card cds settings */</span>
	<span class="n">u8</span>  <span class="n">reserved</span><span class="p">[</span><span class="mi">128</span><span class="p">];</span>	<span class="cm">/* future expansion */</span>
<span class="p">}</span> <span class="n">nx_cardrsp_tx_ctx_t</span><span class="p">;</span>

<span class="cp">#define SIZEOF_HOSTRQ_TX(HOSTRQ_TX)	(sizeof(HOSTRQ_TX))</span>
<span class="cp">#define SIZEOF_CARDRSP_TX(CARDRSP_TX)	(sizeof(CARDRSP_TX))</span>

<span class="cm">/* CRB */</span>

<span class="cp">#define NX_HOST_RDS_CRB_MODE_UNIQUE	0</span>
<span class="cp">#define NX_HOST_RDS_CRB_MODE_SHARED	1</span>
<span class="cp">#define NX_HOST_RDS_CRB_MODE_CUSTOM	2</span>
<span class="cp">#define NX_HOST_RDS_CRB_MODE_MAX	3</span>

<span class="cp">#define NX_HOST_INT_CRB_MODE_UNIQUE	0</span>
<span class="cp">#define NX_HOST_INT_CRB_MODE_SHARED	1</span>
<span class="cp">#define NX_HOST_INT_CRB_MODE_NORX	2</span>
<span class="cp">#define NX_HOST_INT_CRB_MODE_NOTX	3</span>
<span class="cp">#define NX_HOST_INT_CRB_MODE_NORXTX	4</span>


<span class="cm">/* MAC */</span>

<span class="cp">#define MC_COUNT_P2	16</span>
<span class="cp">#define MC_COUNT_P3	38</span>

<span class="cp">#define NETXEN_MAC_NOOP	0</span>
<span class="cp">#define NETXEN_MAC_ADD	1</span>
<span class="cp">#define NETXEN_MAC_DEL	2</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="n">nx_mac_list_s</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="kt">uint8_t</span> <span class="n">mac_addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="o">+</span><span class="mi">2</span><span class="p">];</span>
<span class="p">}</span> <span class="n">nx_mac_list_t</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">nx_vlan_ip_list</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">list</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">ip_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * Interrupt coalescing defaults. The defaults are for 1500 MTU. It is</span>
<span class="cm"> * adjusted based on configured MTU.</span>
<span class="cm"> */</span>
<span class="cp">#define NETXEN_DEFAULT_INTR_COALESCE_RX_TIME_US	3</span>
<span class="cp">#define NETXEN_DEFAULT_INTR_COALESCE_RX_PACKETS	256</span>
<span class="cp">#define NETXEN_DEFAULT_INTR_COALESCE_TX_PACKETS	64</span>
<span class="cp">#define NETXEN_DEFAULT_INTR_COALESCE_TX_TIME_US	4</span>

<span class="cp">#define NETXEN_NIC_INTR_DEFAULT			0x04</span>

<span class="k">typedef</span> <span class="k">union</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="kt">uint16_t</span>	<span class="n">rx_packets</span><span class="p">;</span>
		<span class="kt">uint16_t</span>	<span class="n">rx_time_us</span><span class="p">;</span>
		<span class="kt">uint16_t</span>	<span class="n">tx_packets</span><span class="p">;</span>
		<span class="kt">uint16_t</span>	<span class="n">tx_time_us</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">data</span><span class="p">;</span>
	<span class="kt">uint64_t</span>		<span class="n">word</span><span class="p">;</span>
<span class="p">}</span> <span class="n">nx_nic_intr_coalesce_data_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="kt">uint16_t</span>			<span class="n">stats_time_us</span><span class="p">;</span>
	<span class="kt">uint16_t</span>			<span class="n">rate_sample_time</span><span class="p">;</span>
	<span class="kt">uint16_t</span>			<span class="n">flags</span><span class="p">;</span>
	<span class="kt">uint16_t</span>			<span class="n">rsvd_1</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">low_threshold</span><span class="p">;</span>
	<span class="kt">uint32_t</span>			<span class="n">high_threshold</span><span class="p">;</span>
	<span class="n">nx_nic_intr_coalesce_data_t</span>	<span class="n">normal</span><span class="p">;</span>
	<span class="n">nx_nic_intr_coalesce_data_t</span>	<span class="n">low</span><span class="p">;</span>
	<span class="n">nx_nic_intr_coalesce_data_t</span>	<span class="n">high</span><span class="p">;</span>
	<span class="n">nx_nic_intr_coalesce_data_t</span>	<span class="n">irq</span><span class="p">;</span>
<span class="p">}</span> <span class="n">nx_nic_intr_coalesce_t</span><span class="p">;</span>

<span class="cp">#define NX_HOST_REQUEST		0x13</span>
<span class="cp">#define NX_NIC_REQUEST		0x14</span>

<span class="cp">#define NX_MAC_EVENT		0x1</span>

<span class="cp">#define NX_IP_UP		2</span>
<span class="cp">#define NX_IP_DOWN		3</span>

<span class="cm">/*</span>
<span class="cm"> * Driver --&gt; Firmware</span>
<span class="cm"> */</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_START				0</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_RSS			1</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_RSS_TBL		2</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_INTR_COALESCE		3</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_LED			4</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_PROMISCUOUS		5</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_L2_MAC			6</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_LRO_REQUEST			7</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_GET_SNMP_STATS		8</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_PROXY_START_REQUEST		9</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_PROXY_STOP_REQUEST		10</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_PROXY_SET_MTU			11</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_PROXY_SET_VPORT_MISS_MODE	12</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_GET_FINGER_PRINT_REQUEST	13</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_INSTALL_LICENSE_REQUEST	14</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_GET_LICENSE_CAPABILITY_REQUEST	15</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_GET_NET_STATS			16</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_PROXY_UPDATE_P2V		17</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_IPADDR			18</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_LOOPBACK		19</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_PROXY_STOP_DONE		20</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_GET_LINKEVENT			21</span>
<span class="cp">#define NX_NIC_C2C_OPCODE				22</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_BRIDGING               23</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_CONFIG_HW_LRO			24</span>
<span class="cp">#define NX_NIC_H2C_OPCODE_LAST				25</span>

<span class="cm">/*</span>
<span class="cm"> * Firmware --&gt; Driver</span>
<span class="cm"> */</span>

<span class="cp">#define NX_NIC_C2H_OPCODE_START				128</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_CONFIG_RSS_RESPONSE		129</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_CONFIG_RSS_TBL_RESPONSE	130</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_CONFIG_MAC_RESPONSE		131</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_CONFIG_PROMISCUOUS_RESPONSE	132</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_CONFIG_L2_MAC_RESPONSE	133</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_LRO_DELETE_RESPONSE		134</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_LRO_ADD_FAILURE_RESPONSE	135</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_GET_SNMP_STATS		136</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_GET_FINGER_PRINT_REPLY	137</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_INSTALL_LICENSE_REPLY		138</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_GET_LICENSE_CAPABILITIES_REPLY 139</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_GET_NET_STATS_RESPONSE	140</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_GET_LINKEVENT_RESPONSE	141</span>
<span class="cp">#define NX_NIC_C2H_OPCODE_LAST				142</span>

<span class="cp">#define VPORT_MISS_MODE_DROP		0 </span><span class="cm">/* drop all unmatched */</span><span class="cp"></span>
<span class="cp">#define VPORT_MISS_MODE_ACCEPT_ALL	1 </span><span class="cm">/* accept all packets */</span><span class="cp"></span>
<span class="cp">#define VPORT_MISS_MODE_ACCEPT_MULTI	2 </span><span class="cm">/* accept unmatched multicast */</span><span class="cp"></span>

<span class="cp">#define NX_NIC_LRO_REQUEST_FIRST		0</span>
<span class="cp">#define NX_NIC_LRO_REQUEST_ADD_FLOW		1</span>
<span class="cp">#define NX_NIC_LRO_REQUEST_DELETE_FLOW		2</span>
<span class="cp">#define NX_NIC_LRO_REQUEST_TIMER		3</span>
<span class="cp">#define NX_NIC_LRO_REQUEST_CLEANUP		4</span>
<span class="cp">#define NX_NIC_LRO_REQUEST_ADD_FLOW_SCHEDULED	5</span>
<span class="cp">#define NX_TOE_LRO_REQUEST_ADD_FLOW		6</span>
<span class="cp">#define NX_TOE_LRO_REQUEST_ADD_FLOW_RESPONSE	7</span>
<span class="cp">#define NX_TOE_LRO_REQUEST_DELETE_FLOW		8</span>
<span class="cp">#define NX_TOE_LRO_REQUEST_DELETE_FLOW_RESPONSE	9</span>
<span class="cp">#define NX_TOE_LRO_REQUEST_TIMER		10</span>
<span class="cp">#define NX_NIC_LRO_REQUEST_LAST			11</span>

<span class="cp">#define NX_FW_CAPABILITY_LINK_NOTIFICATION	(1 &lt;&lt; 5)</span>
<span class="cp">#define NX_FW_CAPABILITY_SWITCHING		(1 &lt;&lt; 6)</span>
<span class="cp">#define NX_FW_CAPABILITY_PEXQ			(1 &lt;&lt; 7)</span>
<span class="cp">#define NX_FW_CAPABILITY_BDG			(1 &lt;&lt; 8)</span>
<span class="cp">#define NX_FW_CAPABILITY_FVLANTX		(1 &lt;&lt; 9)</span>
<span class="cp">#define NX_FW_CAPABILITY_HW_LRO			(1 &lt;&lt; 10)</span>
<span class="cp">#define NX_FW_CAPABILITY_GBE_LINK_CFG		(1 &lt;&lt; 11)</span>
<span class="cp">#define NX_FW_CAPABILITY_MORE_CAPS		(1 &lt;&lt; 31)</span>
<span class="cp">#define NX_FW_CAPABILITY_2_LRO_MAX_TCP_SEG	(1 &lt;&lt; 2)</span>

<span class="cm">/* module types */</span>
<span class="cp">#define LINKEVENT_MODULE_NOT_PRESENT			1</span>
<span class="cp">#define LINKEVENT_MODULE_OPTICAL_UNKNOWN		2</span>
<span class="cp">#define LINKEVENT_MODULE_OPTICAL_SRLR			3</span>
<span class="cp">#define LINKEVENT_MODULE_OPTICAL_LRM			4</span>
<span class="cp">#define LINKEVENT_MODULE_OPTICAL_SFP_1G			5</span>
<span class="cp">#define LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLE	6</span>
<span class="cp">#define LINKEVENT_MODULE_TWINAX_UNSUPPORTED_CABLELEN	7</span>
<span class="cp">#define LINKEVENT_MODULE_TWINAX				8</span>

<span class="cp">#define LINKSPEED_10GBPS	10000</span>
<span class="cp">#define LINKSPEED_1GBPS		1000</span>
<span class="cp">#define LINKSPEED_100MBPS	100</span>
<span class="cp">#define LINKSPEED_10MBPS	10</span>

<span class="cp">#define LINKSPEED_ENCODED_10MBPS	0</span>
<span class="cp">#define LINKSPEED_ENCODED_100MBPS	1</span>
<span class="cp">#define LINKSPEED_ENCODED_1GBPS		2</span>

<span class="cp">#define LINKEVENT_AUTONEG_DISABLED	0</span>
<span class="cp">#define LINKEVENT_AUTONEG_ENABLED	1</span>

<span class="cp">#define LINKEVENT_HALF_DUPLEX		0</span>
<span class="cp">#define LINKEVENT_FULL_DUPLEX		1</span>

<span class="cp">#define LINKEVENT_LINKSPEED_MBPS	0</span>
<span class="cp">#define LINKEVENT_LINKSPEED_ENCODED	1</span>

<span class="cp">#define AUTO_FW_RESET_ENABLED	0xEF10AF12</span>
<span class="cp">#define AUTO_FW_RESET_DISABLED	0xDCBAAF12</span>

<span class="cm">/* firmware response header:</span>
<span class="cm"> *	63:58 - message type</span>
<span class="cm"> *	57:56 - owner</span>
<span class="cm"> *	55:53 - desc count</span>
<span class="cm"> *	52:48 - reserved</span>
<span class="cm"> *	47:40 - completion id</span>
<span class="cm"> *	39:32 - opcode</span>
<span class="cm"> *	31:16 - error code</span>
<span class="cm"> *	15:00 - reserved</span>
<span class="cm"> */</span>
<span class="cp">#define netxen_get_nic_msgtype(msg_hdr)	\</span>
<span class="cp">	((msg_hdr &gt;&gt; 58) &amp; 0x3F)</span>
<span class="cp">#define netxen_get_nic_msg_compid(msg_hdr)	\</span>
<span class="cp">	((msg_hdr &gt;&gt; 40) &amp; 0xFF)</span>
<span class="cp">#define netxen_get_nic_msg_opcode(msg_hdr)	\</span>
<span class="cp">	((msg_hdr &gt;&gt; 32) &amp; 0xFF)</span>
<span class="cp">#define netxen_get_nic_msg_errcode(msg_hdr)	\</span>
<span class="cp">	((msg_hdr &gt;&gt; 16) &amp; 0xFFFF)</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u64</span> <span class="n">hdr</span><span class="p">;</span>
			<span class="n">u64</span> <span class="n">body</span><span class="p">[</span><span class="mi">7</span><span class="p">];</span>
		<span class="p">};</span>
		<span class="n">u64</span> <span class="n">words</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="p">};</span>
<span class="p">}</span> <span class="n">nx_fw_msg_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">__le64</span> <span class="n">qhdr</span><span class="p">;</span>
	<span class="n">__le64</span> <span class="n">req_hdr</span><span class="p">;</span>
	<span class="n">__le64</span> <span class="n">words</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">}</span> <span class="n">nx_nic_req_t</span><span class="p">;</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">op</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tag</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mac_addr</span><span class="p">[</span><span class="mi">6</span><span class="p">];</span>
<span class="p">}</span> <span class="n">nx_mac_req_t</span><span class="p">;</span>

<span class="cp">#define MAX_PENDING_DESC_BLOCK_SIZE	64</span>

<span class="cp">#define NETXEN_NIC_MSI_ENABLED		0x02</span>
<span class="cp">#define NETXEN_NIC_MSIX_ENABLED		0x04</span>
<span class="cp">#define NETXEN_NIC_LRO_ENABLED		0x08</span>
<span class="cp">#define NETXEN_NIC_LRO_DISABLED		0x00</span>
<span class="cp">#define NETXEN_NIC_BRIDGE_ENABLED       0X10</span>
<span class="cp">#define NETXEN_NIC_DIAG_ENABLED		0x20</span>
<span class="cp">#define NETXEN_FW_RESET_OWNER           0x40</span>
<span class="cp">#define NETXEN_FW_MSS_CAP	        0x80</span>
<span class="cp">#define NETXEN_IS_MSI_FAMILY(adapter) \</span>
<span class="cp">	((adapter)-&gt;flags &amp; (NETXEN_NIC_MSI_ENABLED | NETXEN_NIC_MSIX_ENABLED))</span>

<span class="cp">#define MSIX_ENTRIES_PER_ADAPTER	NUM_STS_DESC_RINGS</span>
<span class="cp">#define NETXEN_MSIX_TBL_SPACE		8192</span>
<span class="cp">#define NETXEN_PCI_REG_MSIX_TBL		0x44</span>

<span class="cp">#define NETXEN_DB_MAPSIZE_BYTES    	0x1000</span>

<span class="cp">#define NETXEN_NETDEV_WEIGHT 128</span>
<span class="cp">#define NETXEN_ADAPTER_UP_MAGIC 777</span>
<span class="cp">#define NETXEN_NIC_PEG_TUNE 0</span>

<span class="cp">#define __NX_FW_ATTACHED		0</span>
<span class="cp">#define __NX_DEV_UP			1</span>
<span class="cp">#define __NX_RESETTING			2</span>

<span class="cm">/* Mini Coredump FW supported version */</span>
<span class="cp">#define NX_MD_SUPPORT_MAJOR		4</span>
<span class="cp">#define NX_MD_SUPPORT_MINOR		0</span>
<span class="cp">#define NX_MD_SUPPORT_SUBVERSION	579</span>

<span class="cp">#define LSW(x)  ((uint16_t)(x))</span>
<span class="cp">#define LSD(x)  ((uint32_t)((uint64_t)(x)))</span>
<span class="cp">#define MSD(x)  ((uint32_t)((((uint64_t)(x)) &gt;&gt; 16) &gt;&gt; 16))</span>

<span class="cm">/* Mini Coredump mask level */</span>
<span class="cp">#define	NX_DUMP_MASK_MIN	0x03</span>
<span class="cp">#define	NX_DUMP_MASK_DEF	0x1f</span>
<span class="cp">#define	NX_DUMP_MASK_MAX	0xff</span>

<span class="cm">/* Mini Coredump CDRP commands */</span>
<span class="cp">#define NX_CDRP_CMD_TEMP_SIZE           0x0000002f</span>
<span class="cp">#define NX_CDRP_CMD_GET_TEMP_HDR        0x00000030</span>


<span class="cp">#define NX_DUMP_STATE_ARRAY_LEN		16</span>
<span class="cp">#define NX_DUMP_CAP_SIZE_ARRAY_LEN	8</span>

<span class="cm">/* Mini Coredump sysfs entries flags*/</span>
<span class="cp">#define NX_FORCE_FW_DUMP_KEY		0xdeadfeed</span>
<span class="cp">#define NX_ENABLE_FW_DUMP               0xaddfeed</span>
<span class="cp">#define NX_DISABLE_FW_DUMP              0xbadfeed</span>
<span class="cp">#define NX_FORCE_FW_RESET               0xdeaddead</span>


<span class="cm">/* Fw dump levels */</span>
<span class="k">static</span> <span class="k">const</span> <span class="n">u32</span> <span class="n">FW_DUMP_LEVELS</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span> <span class="mh">0x3</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">,</span> <span class="mh">0xf</span><span class="p">,</span> <span class="mh">0x1f</span><span class="p">,</span> <span class="mh">0x3f</span><span class="p">,</span> <span class="mh">0x7f</span><span class="p">,</span> <span class="mh">0xff</span> <span class="p">};</span>

<span class="cm">/* Flash read/write address */</span>
<span class="cp">#define NX_FW_DUMP_REG1         0x00130060</span>
<span class="cp">#define NX_FW_DUMP_REG2         0x001e0000</span>
<span class="cp">#define NX_FLASH_SEM2_LK        0x0013C010</span>
<span class="cp">#define NX_FLASH_SEM2_ULK       0x0013C014</span>
<span class="cp">#define NX_FLASH_LOCK_ID        0x001B2100</span>
<span class="cp">#define FLASH_ROM_WINDOW        0x42110030</span>
<span class="cp">#define FLASH_ROM_DATA          0x42150000</span>

<span class="cm">/* Mini Coredump register read/write routine */</span>
<span class="cp">#define NX_RD_DUMP_REG(addr, bar0, data) do {                   \</span>
<span class="cp">	writel((addr &amp; 0xFFFF0000), (void __iomem *) (bar0 +            \</span>
<span class="cp">		NX_FW_DUMP_REG1));                                      \</span>
<span class="cp">	readl((void __iomem *) (bar0 + NX_FW_DUMP_REG1));               \</span>
<span class="cp">	*data = readl((void __iomem *) (bar0 + NX_FW_DUMP_REG2 +        \</span>
<span class="cp">		LSW(addr)));                                            \</span>
<span class="cp">} while (0)</span>

<span class="cp">#define NX_WR_DUMP_REG(addr, bar0, data) do {                   \</span>
<span class="cp">	writel((addr &amp; 0xFFFF0000), (void __iomem *) (bar0 +            \</span>
<span class="cp">		NX_FW_DUMP_REG1));                                      \</span>
<span class="cp">	readl((void __iomem *) (bar0 + NX_FW_DUMP_REG1));                \</span>
<span class="cp">	writel(data, (void __iomem *) (bar0 + NX_FW_DUMP_REG2 + LSW(addr)));\</span>
<span class="cp">	readl((void __iomem *) (bar0 + NX_FW_DUMP_REG2 + LSW(addr)));  \</span>
<span class="cp">} while (0)</span>


<span class="cm">/*</span>
<span class="cm">Entry Type Defines</span>
<span class="cm">*/</span>

<span class="cp">#define RDNOP	0</span>
<span class="cp">#define RDCRB	1</span>
<span class="cp">#define RDMUX	2</span>
<span class="cp">#define QUEUE	3</span>
<span class="cp">#define BOARD	4</span>
<span class="cp">#define RDSRE	5</span>
<span class="cp">#define RDOCM	6</span>
<span class="cp">#define PREGS	7</span>
<span class="cp">#define L1DTG	8</span>
<span class="cp">#define L1ITG	9</span>
<span class="cp">#define CACHE	10</span>

<span class="cp">#define L1DAT	11</span>
<span class="cp">#define L1INS	12</span>
<span class="cp">#define RDSTK	13</span>
<span class="cp">#define RDCON	14</span>

<span class="cp">#define L2DTG	21</span>
<span class="cp">#define L2ITG	22</span>
<span class="cp">#define L2DAT	23</span>
<span class="cp">#define L2INS	24</span>
<span class="cp">#define RDOC3	25</span>

<span class="cp">#define MEMBK	32</span>

<span class="cp">#define RDROM	71</span>
<span class="cp">#define RDMEM	72</span>
<span class="cp">#define RDMN	73</span>

<span class="cp">#define INFOR	81</span>
<span class="cp">#define CNTRL	98</span>

<span class="cp">#define TLHDR	99</span>
<span class="cp">#define RDEND	255</span>

<span class="cp">#define PRIMQ	103</span>
<span class="cp">#define SQG2Q	104</span>
<span class="cp">#define SQG3Q	105</span>

<span class="cm">/*</span>
<span class="cm">* Opcodes for Control Entries.</span>
<span class="cm">* These Flags are bit fields.</span>
<span class="cm">*/</span>
<span class="cp">#define NX_DUMP_WCRB		0x01</span>
<span class="cp">#define NX_DUMP_RWCRB		0x02</span>
<span class="cp">#define NX_DUMP_ANDCRB		0x04</span>
<span class="cp">#define NX_DUMP_ORCRB		0x08</span>
<span class="cp">#define NX_DUMP_POLLCRB		0x10</span>
<span class="cp">#define NX_DUMP_RD_SAVE		0x20</span>
<span class="cp">#define NX_DUMP_WRT_SAVED	0x40</span>
<span class="cp">#define NX_DUMP_MOD_SAVE_ST	0x80</span>

<span class="cm">/* Driver Flags */</span>
<span class="cp">#define NX_DUMP_SKIP		0x80	</span><span class="cm">/*  driver skipped this entry  */</span><span class="cp"></span>
<span class="cp">#define NX_DUMP_SIZE_ERR 0x40	</span><span class="cm">/*entry size vs capture size mismatch*/</span><span class="cp"></span>

<span class="cp">#define NX_PCI_READ_32(ADDR)			readl((ADDR))</span>
<span class="cp">#define NX_PCI_WRITE_32(DATA, ADDR)	writel(DATA, (ADDR))</span>



<span class="k">struct</span> <span class="n">netxen_minidump</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">pos</span><span class="p">;</span>			<span class="cm">/* position in the dump buffer */</span>
	<span class="n">u8</span>  <span class="n">fw_supports_md</span><span class="p">;</span>		<span class="cm">/* FW supports Mini cordump */</span>
	<span class="n">u8</span>  <span class="n">has_valid_dump</span><span class="p">;</span>		<span class="cm">/* indicates valid dump */</span>
	<span class="n">u8</span>  <span class="n">md_capture_mask</span><span class="p">;</span>		<span class="cm">/* driver capture mask */</span>
	<span class="n">u8</span>  <span class="n">md_enabled</span><span class="p">;</span>			<span class="cm">/* Turn Mini Coredump on/off */</span>
	<span class="n">u32</span> <span class="n">md_dump_size</span><span class="p">;</span>		<span class="cm">/* Total FW Mini Coredump size */</span>
	<span class="n">u32</span> <span class="n">md_capture_size</span><span class="p">;</span>		<span class="cm">/* FW dump capture size */</span>
	<span class="n">u32</span> <span class="n">md_template_size</span><span class="p">;</span>		<span class="cm">/* FW template size */</span>
	<span class="n">u32</span> <span class="n">md_template_ver</span><span class="p">;</span>		<span class="cm">/* FW template version */</span>
	<span class="n">u64</span> <span class="n">md_timestamp</span><span class="p">;</span>		<span class="cm">/* FW Mini dump timestamp */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">md_template</span><span class="p">;</span>		<span class="cm">/* FW template will be stored */</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">md_capture_buff</span><span class="p">;</span>		<span class="cm">/* FW dump will be stored */</span>
<span class="p">};</span>



<span class="k">struct</span> <span class="n">netxen_minidump_template_hdr</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">entry_type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">first_entry_offset</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">size_of_template</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">capture_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">num_of_entries</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">version</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">driver_timestamp</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">checksum</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">driver_capture_mask</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">driver_info_word2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">driver_info_word3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">driver_info_word4</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">saved_state_array</span><span class="p">[</span><span class="n">NX_DUMP_STATE_ARRAY_LEN</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">capture_size_array</span><span class="p">[</span><span class="n">NX_DUMP_CAP_SIZE_ARRAY_LEN</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">rsvd</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Common Entry Header:  Common to All Entry Types */</span>
<span class="cm">/*</span>
<span class="cm"> * Driver Code is for driver to write some info about the entry.</span>
<span class="cm"> * Currently not used.</span>
<span class="cm"> */</span>

<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">entry_type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_capture_size</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">entry_capture_mask</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">entry_code</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">driver_code</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">driver_flags</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">entry_ctrl_word</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>


<span class="cm">/* Generic Entry Including Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data00</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data01</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data02</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data03</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data04</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data05</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data06</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">entry_data07</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Read ROM Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry_rdrom</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">h</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">select_addr_reg</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_0</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">addr_stride</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">addr_cnt</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">data_size</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_1</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">op_count</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_2</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">read_addr_reg</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_3</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">write_mask</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_4</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">read_mask</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_5</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">read_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">read_data_size</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/* Read CRB and Control Entry Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry_crb</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">h</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">addr_stride</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">state_index_a</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">poll_timeout</span><span class="p">;</span>
			<span class="p">};</span>
		<span class="n">u32</span> <span class="n">addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">data_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">op_count</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">opcode</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">state_index_v</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">shl</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">shr</span><span class="p">;</span>
			<span class="p">};</span>
		<span class="n">u32</span> <span class="n">control_value</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">value_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value_3</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Read Memory and MN Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry_rdmem</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">h</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">select_addr_reg</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_0</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">addr_stride</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">addr_cnt</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">data_size</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_1</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">op_count</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_2</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">read_addr_reg</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_3</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">cntrl_addr_reg</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_4</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">wr_byte0</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">wr_byte1</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">poll_mask</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">poll_cnt</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">rsvd_5</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">read_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">read_data_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Read Cache L1 and L2 Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry_cache</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">h</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tag_reg_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">tag_value_stride</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">init_tag_value</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">select_addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">data_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">op_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">control_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">write_value</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">poll_mask</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">poll_wait</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">control_value</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">read_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">read_addr_stride</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">read_addr_cnt</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">rsvd_1</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">read_addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="cm">/* Read OCM Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry_rdocm</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">h</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd_0</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">rsvd_1</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">select_addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">data_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">op_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd_3</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">read_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">read_addr_stride</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">read_addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="cm">/* Read MUX Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry_mux</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">h</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">select_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u32</span> <span class="n">rsvd_0</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">select_addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">data_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">op_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">select_value</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">select_value_stride</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">read_addr</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd_1</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Read Queue Header */</span>
<span class="k">struct</span> <span class="n">netxen_minidump_entry_queue</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_common_entry_hdr</span> <span class="n">h</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">select_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u16</span> <span class="n">queue_id_stride</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">rsvd_0</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">select_addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
	<span class="n">u32</span> <span class="n">data_size</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">op_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd_1</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsvd_2</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">read_addr</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">u8</span> <span class="n">read_addr_stride</span><span class="p">;</span>
			<span class="n">u8</span> <span class="n">read_addr_cnt</span><span class="p">;</span>
			<span class="n">u16</span> <span class="n">rsvd_3</span><span class="p">;</span>
		<span class="p">};</span>
		<span class="n">u32</span> <span class="n">read_addr_cntrl</span><span class="p">;</span>
	<span class="p">};</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">netxen_dummy_dma</span> <span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">addr</span><span class="p">;</span>
	<span class="n">dma_addr_t</span> <span class="n">phys_addr</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">netxen_hardware_context</span> <span class="n">ahw</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">mac_list</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">list_head</span> <span class="n">vlan_ip_list</span><span class="p">;</span>

	<span class="n">spinlock_t</span> <span class="n">tx_clean_lock</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">num_txd</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_rxd</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_jumbo_rxd</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">num_lro_rxd</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">max_rds_rings</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_sds_rings</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">driver_mismatch</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">msix_supported</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">__pad</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pci_using_dac</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">portnum</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">physical_port</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">mc_enabled</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_mc_count</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">rss_supported</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">link_changed</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fw_wait_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fw_fail_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">tx_timeo_cnt</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">need_fw_reset</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">has_link_events</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">fw_type</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">tx_context_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">mtu</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">is_up</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">link_speed</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">link_duplex</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">link_autoneg</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">module_type</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">capabilities</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">irq</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">int_vec_bit</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">heartbit</span><span class="p">;</span>

	<span class="n">u8</span> <span class="n">mac_addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">netxen_adapter_stats</span> <span class="n">stats</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">netxen_recv_context</span> <span class="n">recv_ctx</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">nx_host_tx_ring</span> <span class="o">*</span><span class="n">tx_ring</span><span class="p">;</span>

	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">macaddr_set</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_mtu</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">set_promisc</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_multi</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_read</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">phy_write</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">init_port</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">stop_port</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">);</span>

	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">crb_read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">ulong</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">crb_write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">ulong</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">pci_mem_read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">pci_mem_write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>

	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">pci_set_window</span><span class="p">)(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">);</span>

	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">io_read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">io_write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">tgt_mask_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">pci_int_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">tgt_status_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">crb_int_state_reg</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span>	<span class="o">*</span><span class="n">isr_int_vec</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">msix_entry</span> <span class="n">msix_entries</span><span class="p">[</span><span class="n">MSIX_ENTRIES_PER_ADAPTER</span><span class="p">];</span>

	<span class="k">struct</span> <span class="n">netxen_dummy_dma</span> <span class="n">dummy_dma</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">delayed_work</span> <span class="n">fw_work</span><span class="p">;</span>

	<span class="k">struct</span> <span class="n">work_struct</span>  <span class="n">tx_timeout_task</span><span class="p">;</span>

	<span class="n">nx_nic_intr_coalesce_t</span> <span class="n">coal</span><span class="p">;</span>

	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">state</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">file_prd_off</span><span class="p">;</span>	<span class="cm">/*File fw product offset*/</span>
	<span class="n">u32</span> <span class="n">fw_version</span><span class="p">;</span>
	<span class="k">const</span> <span class="k">struct</span> <span class="n">firmware</span> <span class="o">*</span><span class="n">fw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">netxen_minidump</span> <span class="n">mdump</span><span class="p">;</span>   <span class="cm">/* mdump ptr */</span>
	<span class="kt">int</span> <span class="n">fw_mdump_rdy</span><span class="p">;</span>	<span class="cm">/* for mdump ready */</span>
<span class="p">};</span>

<span class="kt">int</span> <span class="n">nx_fw_cmd_query_phy</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="n">val</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nx_fw_cmd_set_phy</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">val</span><span class="p">);</span>

<span class="cp">#define NXRD32(adapter, off) \</span>
<span class="cp">	(adapter-&gt;crb_read(adapter, off))</span>
<span class="cp">#define NXWR32(adapter, off, val) \</span>
<span class="cp">	(adapter-&gt;crb_write(adapter, off, val))</span>
<span class="cp">#define NXRDIO(adapter, addr) \</span>
<span class="cp">	(adapter-&gt;io_read(adapter, addr))</span>
<span class="cp">#define NXWRIO(adapter, addr, val) \</span>
<span class="cp">	(adapter-&gt;io_write(adapter, addr, val))</span>

<span class="kt">int</span> <span class="n">netxen_pcie_sem_lock</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_pcie_sem_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>

<span class="cp">#define netxen_rom_lock(a)	\</span>
<span class="cp">	netxen_pcie_sem_lock((a), 2, NETXEN_ROM_LOCK_ID)</span>
<span class="cp">#define netxen_rom_unlock(a)	\</span>
<span class="cp">	netxen_pcie_sem_unlock((a), 2)</span>
<span class="cp">#define netxen_phy_lock(a)	\</span>
<span class="cp">	netxen_pcie_sem_lock((a), 3, NETXEN_PHY_LOCK_ID)</span>
<span class="cp">#define netxen_phy_unlock(a)	\</span>
<span class="cp">	netxen_pcie_sem_unlock((a), 3)</span>
<span class="cp">#define netxen_api_lock(a)	\</span>
<span class="cp">	netxen_pcie_sem_lock((a), 5, 0)</span>
<span class="cp">#define netxen_api_unlock(a)	\</span>
<span class="cp">	netxen_pcie_sem_unlock((a), 5)</span>
<span class="cp">#define netxen_sw_lock(a)	\</span>
<span class="cp">	netxen_pcie_sem_lock((a), 6, 0)</span>
<span class="cp">#define netxen_sw_unlock(a)	\</span>
<span class="cp">	netxen_pcie_sem_unlock((a), 6)</span>
<span class="cp">#define crb_win_lock(a)	\</span>
<span class="cp">	netxen_pcie_sem_lock((a), 7, NETXEN_CRB_WIN_LOCK_ID)</span>
<span class="cp">#define crb_win_unlock(a)	\</span>
<span class="cp">	netxen_pcie_sem_unlock((a), 7)</span>

<span class="kt">int</span> <span class="n">netxen_nic_get_board_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_nic_wol_supported</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="cm">/* Functions from netxen_nic_init.c */</span>
<span class="kt">int</span> <span class="n">netxen_init_dummy_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_free_dummy_dma</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">netxen_check_flash_fw_compatibility</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_phantom_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">pegtune_val</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_load_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_need_fw_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_request_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_release_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_pinit_from_rom</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">netxen_rom_fast_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">int</span> <span class="o">*</span><span class="n">valp</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_rom_fast_read_words</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span>
				<span class="n">u8</span> <span class="o">*</span><span class="n">bytes</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_rom_fast_write_words</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span>
				<span class="n">u8</span> <span class="o">*</span><span class="n">bytes</span><span class="p">,</span> <span class="kt">size_t</span> <span class="n">size</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_flash_unlock</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_backup_crbinit</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_flash_erase_secondary</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_flash_erase_primary</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_halt_pegs</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">netxen_rom_se</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">netxen_alloc_sw_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_free_sw_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">netxen_setup_hwops</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">netxen_get_ioaddr</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">netxen_alloc_hw_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_free_hw_resources</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">netxen_release_rx_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_release_tx_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">netxen_init_firmware</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_nic_clear_stats</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_watchdog_task</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_post_rx_buffers</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u32</span> <span class="n">ringid</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">nx_host_rds_ring</span> <span class="o">*</span><span class="n">rds_ring</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_process_cmd_ring</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_process_rcv_ring</span><span class="p">(</span><span class="k">struct</span> <span class="n">nx_host_sds_ring</span> <span class="o">*</span><span class="n">sds_ring</span><span class="p">,</span> <span class="kt">int</span> <span class="n">max</span><span class="p">);</span>

<span class="kt">void</span> <span class="n">netxen_p3_free_mac_list</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_config_intr_coalesce</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_config_rss</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_config_ipaddr</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">__be32</span> <span class="n">ip</span><span class="p">,</span> <span class="kt">int</span> <span class="n">cmd</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_linkevent_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_advert_link_change</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">linkup</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_pci_camqm_read_2M</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_pci_camqm_write_2M</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">,</span> <span class="n">u64</span><span class="p">,</span> <span class="n">u64</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">nx_fw_cmd_set_gbe_port</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">speed</span><span class="p">,</span> <span class="n">u32</span> <span class="n">duplex</span><span class="p">,</span> <span class="n">u32</span> <span class="n">autoneg</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">nx_fw_cmd_set_mtu</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">mtu</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_nic_change_mtu</span><span class="p">(</span><span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">new_mtu</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_config_hw_lro</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_config_bridged_mode</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">enable</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_send_lro_cleanup</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_setup_minidump</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_dump_fw</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">netxen_nic_update_cmd_producer</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span>
		<span class="k">struct</span> <span class="n">nx_host_tx_ring</span> <span class="o">*</span><span class="n">tx_ring</span><span class="p">);</span>

<span class="cm">/* Functions from netxen_nic_main.c */</span>
<span class="kt">int</span> <span class="n">netxen_nic_reset_context</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="p">);</span>

<span class="kt">int</span> <span class="n">nx_dev_request_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>

<span class="cm">/*</span>
<span class="cm"> * NetXen Board information</span>
<span class="cm"> */</span>

<span class="cp">#define NETXEN_MAX_SHORT_NAME 32</span>
<span class="k">struct</span> <span class="n">netxen_brdinfo</span> <span class="p">{</span>
	<span class="kt">int</span> <span class="n">brdtype</span><span class="p">;</span>	<span class="cm">/* type of board */</span>
	<span class="kt">long</span> <span class="n">ports</span><span class="p">;</span>		<span class="cm">/* max no of physical ports */</span>
	<span class="kt">char</span> <span class="n">short_name</span><span class="p">[</span><span class="n">NETXEN_MAX_SHORT_NAME</span><span class="p">];</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">netxen_dimm_cfg</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">presence</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">mem_type</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">dimm_type</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">netxen_brdinfo</span> <span class="n">netxen_boards</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P2_SB31_10G_CX4</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="s">&quot;XGb CX4&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P2_SB31_10G_HMEZ</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="s">&quot;XGb HMEZ&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P2_SB31_10G_IMEZ</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;XGb IMEZ&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P2_SB31_10G</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="s">&quot;XGb XFP&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P2_SB35_4G</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="s">&quot;Quad Gb&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P2_SB31_2G</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Dual Gb&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_REF_QG</span><span class="p">,</span>  <span class="mi">4</span><span class="p">,</span> <span class="s">&quot;Reference Quad Gig &quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_HMEZ</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Dual XGb HMEZ&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_10G_CX4_LP</span><span class="p">,</span>   <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Dual XGb CX4 LP&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_4_GB</span><span class="p">,</span>    <span class="mi">4</span><span class="p">,</span> <span class="s">&quot;Quad Gig LP&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_IMEZ</span><span class="p">,</span>    <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Dual XGb IMEZ&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_10G_SFP_PLUS</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Dual XGb SFP+ LP&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_10000_BASE_T</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="s">&quot;XGB 10G BaseT LP&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_XG_LOM</span><span class="p">,</span>  <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Dual XGb LOM&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_4_GB_MM</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="s">&quot;NX3031 Gigabit Ethernet&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_10G_SFP_CT</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;NX3031 10 Gigabit Ethernet&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_10G_SFP_QT</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Quanta Dual XGb SFP+&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_10G_CX4</span><span class="p">,</span> <span class="mi">2</span><span class="p">,</span> <span class="s">&quot;Reference Dual CX4 Option&quot;</span><span class="p">},</span>
	<span class="p">{</span><span class="n">NETXEN_BRDTYPE_P3_10G_XFP</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Reference Single XFP Option&quot;</span><span class="p">}</span>
<span class="p">};</span>

<span class="cp">#define NUM_SUPPORTED_BOARDS ARRAY_SIZE(netxen_boards)</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">get_brd_name_by_type</span><span class="p">(</span><span class="n">u32</span> <span class="n">type</span><span class="p">,</span> <span class="kt">char</span> <span class="o">*</span><span class="n">name</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">found</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">NUM_SUPPORTED_BOARDS</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">netxen_boards</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">brdtype</span> <span class="o">==</span> <span class="n">type</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">strcpy</span><span class="p">(</span><span class="n">name</span><span class="p">,</span> <span class="n">netxen_boards</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">short_name</span><span class="p">);</span>
			<span class="n">found</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">found</span><span class="p">)</span>
		<span class="n">name</span> <span class="o">=</span> <span class="s">&quot;Unknown&quot;</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">netxen_tx_avail</span><span class="p">(</span><span class="k">struct</span> <span class="n">nx_host_tx_ring</span> <span class="o">*</span><span class="n">tx_ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">smp_mb</span><span class="p">();</span>
	<span class="k">return</span> <span class="n">find_diff_among</span><span class="p">(</span><span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">producer</span><span class="p">,</span>
			<span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">sw_consumer</span><span class="p">,</span> <span class="n">tx_ring</span><span class="o">-&gt;</span><span class="n">num_desc</span><span class="p">);</span>

<span class="p">}</span>

<span class="kt">int</span> <span class="n">netxen_get_flash_mac_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">mac</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">netxen_p3_get_mac_addr</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="n">u64</span> <span class="o">*</span><span class="n">mac</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">netxen_change_ringparam</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">int</span> <span class="n">netxen_rom_fast_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">netxen_adapter</span> <span class="o">*</span><span class="n">adapter</span><span class="p">,</span> <span class="kt">int</span> <span class="n">addr</span><span class="p">,</span>
				<span class="kt">int</span> <span class="o">*</span><span class="n">valp</span><span class="p">);</span>

<span class="k">extern</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">ethtool_ops</span> <span class="n">netxen_nic_ethtool_ops</span><span class="p">;</span>

<span class="cp">#endif				</span><span class="cm">/* __NETXEN_NIC_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
