### Logic Simulation
 - [Verilator](https://www.veripool.org/wiki/verilator) (Wilson Snyder), under [GNU Lesser General Public License v3.0](https://github.com/verilator/verilator/blob/master/LICENSE)
   - A fast free Verilog/SystemVerilog simulator.
 - [EpicSim](https://github.com/x-epic/EpicSim) (X-EPIC), under [GNU Lesser General Public License v2.1](https://github.com/x-epic/EpicSim/blob/master/LICENSE)
   - A Verilog compiler.
 - [CVC](http://www.tachyon-da.com/what-is-cvc/) (Tachyon DA), under [Modified Artistic Open Source Software License](tachyon-da.com/licensing-faq/)
   - CVC is a full IEEE 1364 2005 compliant Verilog Hardware Description Language (HDL) simulator that compilesVerilog to native X86_64 machine instructions which are executed as a simple native Linux binary.
   - Mirror of OSS CVC https://github.com/cambridgehackers/open-src-cvc
 - [GHDL](https://github.com/ghdl/ghdl), under [GNU General Public License v2.0](https://github.com/ghdl/ghdl/blob/master/COPYING.md)
   - The open-source analyzer, compiler, simulator and (experimental) synthesizer for VHDL.
 - [FreeHDL](http://freehdl.seul.org/)
   - A free, open source, GPL'ed VHDL simulator for Linux.
 - [TkGate](https://github.com/bnoordhuis/tkgate), under [GNU General Public License v2.0](https://github.com/bnoordhuis/tkgate/blob/master/COPYING)
   - A digital circuit editor and simulator with a Tcl/Tk-based interface.
 - Icarus Verilog in [标准格式](../../flow/standard/)

### Wave Viewer
- [GTKWave](https://github.com/gtkwave/gtkwave), under [GNU General Public License v2.0](https://github.com/gtkwave/gtkwave/blob/master/LICENSE)
