// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_3a92_hsc_0_hscale_polyphase (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        FiltCoeff_0_address0,
        FiltCoeff_0_ce0,
        FiltCoeff_0_q0,
        FiltCoeff_1_address0,
        FiltCoeff_1_ce0,
        FiltCoeff_1_q0,
        FiltCoeff_2_address0,
        FiltCoeff_2_ce0,
        FiltCoeff_2_q0,
        FiltCoeff_3_address0,
        FiltCoeff_3_ce0,
        FiltCoeff_3_q0,
        FiltCoeff_4_address0,
        FiltCoeff_4_ce0,
        FiltCoeff_4_q0,
        FiltCoeff_5_address0,
        FiltCoeff_5_ce0,
        FiltCoeff_5_q0,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        PhasesH_0_read,
        p_read2425,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
output  [5:0] FiltCoeff_0_address0;
output   FiltCoeff_0_ce0;
input  [15:0] FiltCoeff_0_q0;
output  [5:0] FiltCoeff_1_address0;
output   FiltCoeff_1_ce0;
input  [15:0] FiltCoeff_1_q0;
output  [5:0] FiltCoeff_2_address0;
output   FiltCoeff_2_ce0;
input  [15:0] FiltCoeff_2_q0;
output  [5:0] FiltCoeff_3_address0;
output   FiltCoeff_3_ce0;
input  [15:0] FiltCoeff_3_q0;
output  [5:0] FiltCoeff_4_address0;
output   FiltCoeff_4_ce0;
input  [15:0] FiltCoeff_4_q0;
output  [5:0] FiltCoeff_5_address0;
output   FiltCoeff_5_ce0;
input  [15:0] FiltCoeff_5_q0;
input  [7:0] p_read3;
input  [7:0] p_read4;
input  [7:0] p_read5;
input  [7:0] p_read6;
input  [7:0] p_read7;
input  [7:0] p_read8;
input  [7:0] p_read9;
input  [7:0] p_read10;
input  [7:0] p_read11;
input  [7:0] p_read12;
input  [7:0] p_read13;
input  [7:0] p_read14;
input  [7:0] p_read15;
input  [7:0] p_read16;
input  [7:0] p_read17;
input  [7:0] p_read18;
input  [7:0] p_read19;
input  [7:0] p_read20;
input  [7:0] p_read21;
input  [7:0] p_read22;
input  [7:0] p_read23;
input  [5:0] PhasesH_0_read;
input  [1:0] p_read2425;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg FiltCoeff_0_ce0;
reg FiltCoeff_1_ce0;
reg FiltCoeff_2_ce0;
reg FiltCoeff_3_ce0;
reg FiltCoeff_4_ce0;
reg FiltCoeff_5_ce0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] idxprom8_fu_336_p1;
reg   [63:0] idxprom8_reg_1046;
wire    ap_block_pp0_stage0_11001;
reg   [63:0] idxprom8_reg_1046_pp0_iter1_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter2_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter3_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter4_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter5_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter6_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter7_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter8_reg;
reg   [63:0] idxprom8_reg_1046_pp0_iter9_reg;
wire   [7:0] lhs_fu_341_p7;
reg   [7:0] lhs_reg_1060;
wire   [7:0] lhs_2_fu_357_p7;
reg   [7:0] lhs_2_reg_1065;
reg   [7:0] lhs_2_reg_1065_pp0_iter1_reg;
reg   [7:0] lhs_2_reg_1065_pp0_iter2_reg;
wire   [7:0] lhs_3_fu_373_p7;
reg   [7:0] lhs_3_reg_1070;
reg   [7:0] lhs_3_reg_1070_pp0_iter1_reg;
reg   [7:0] lhs_3_reg_1070_pp0_iter2_reg;
reg   [7:0] lhs_3_reg_1070_pp0_iter3_reg;
reg   [7:0] lhs_3_reg_1070_pp0_iter4_reg;
wire   [7:0] lhs_4_fu_389_p7;
reg   [7:0] lhs_4_reg_1075;
reg   [7:0] lhs_4_reg_1075_pp0_iter1_reg;
reg   [7:0] lhs_4_reg_1075_pp0_iter2_reg;
reg   [7:0] lhs_4_reg_1075_pp0_iter3_reg;
reg   [7:0] lhs_4_reg_1075_pp0_iter4_reg;
reg   [7:0] lhs_4_reg_1075_pp0_iter5_reg;
reg   [7:0] lhs_4_reg_1075_pp0_iter6_reg;
wire   [7:0] lhs_5_fu_405_p6;
reg   [7:0] lhs_5_reg_1080;
reg   [7:0] lhs_5_reg_1080_pp0_iter1_reg;
reg   [7:0] lhs_5_reg_1080_pp0_iter2_reg;
reg   [7:0] lhs_5_reg_1080_pp0_iter3_reg;
reg   [7:0] lhs_5_reg_1080_pp0_iter4_reg;
reg   [7:0] lhs_5_reg_1080_pp0_iter5_reg;
reg   [7:0] lhs_5_reg_1080_pp0_iter6_reg;
reg   [7:0] lhs_5_reg_1080_pp0_iter7_reg;
reg   [7:0] lhs_5_reg_1080_pp0_iter8_reg;
wire   [7:0] lhs_6_fu_419_p5;
reg   [7:0] lhs_6_reg_1085;
reg   [7:0] lhs_6_reg_1085_pp0_iter1_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter2_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter3_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter4_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter5_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter6_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter7_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter8_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter9_reg;
reg   [7:0] lhs_6_reg_1085_pp0_iter10_reg;
wire   [7:0] tmp_6_fu_431_p7;
reg   [7:0] tmp_6_reg_1090;
wire   [7:0] tmp_7_fu_447_p7;
reg   [7:0] tmp_7_reg_1095;
reg   [7:0] tmp_7_reg_1095_pp0_iter1_reg;
reg   [7:0] tmp_7_reg_1095_pp0_iter2_reg;
wire   [7:0] tmp_8_fu_463_p7;
reg   [7:0] tmp_8_reg_1100;
reg   [7:0] tmp_8_reg_1100_pp0_iter1_reg;
reg   [7:0] tmp_8_reg_1100_pp0_iter2_reg;
reg   [7:0] tmp_8_reg_1100_pp0_iter3_reg;
reg   [7:0] tmp_8_reg_1100_pp0_iter4_reg;
wire   [7:0] tmp_9_fu_479_p7;
reg   [7:0] tmp_9_reg_1105;
reg   [7:0] tmp_9_reg_1105_pp0_iter1_reg;
reg   [7:0] tmp_9_reg_1105_pp0_iter2_reg;
reg   [7:0] tmp_9_reg_1105_pp0_iter3_reg;
reg   [7:0] tmp_9_reg_1105_pp0_iter4_reg;
reg   [7:0] tmp_9_reg_1105_pp0_iter5_reg;
reg   [7:0] tmp_9_reg_1105_pp0_iter6_reg;
wire   [7:0] tmp_1_fu_495_p6;
reg   [7:0] tmp_1_reg_1110;
reg   [7:0] tmp_1_reg_1110_pp0_iter1_reg;
reg   [7:0] tmp_1_reg_1110_pp0_iter2_reg;
reg   [7:0] tmp_1_reg_1110_pp0_iter3_reg;
reg   [7:0] tmp_1_reg_1110_pp0_iter4_reg;
reg   [7:0] tmp_1_reg_1110_pp0_iter5_reg;
reg   [7:0] tmp_1_reg_1110_pp0_iter6_reg;
reg   [7:0] tmp_1_reg_1110_pp0_iter7_reg;
reg   [7:0] tmp_1_reg_1110_pp0_iter8_reg;
wire   [7:0] tmp_s_fu_509_p5;
reg   [7:0] tmp_s_reg_1115;
reg   [7:0] tmp_s_reg_1115_pp0_iter1_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter2_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter3_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter4_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter5_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter6_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter7_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter8_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter9_reg;
reg   [7:0] tmp_s_reg_1115_pp0_iter10_reg;
wire   [7:0] tmp_2_fu_521_p7;
reg   [7:0] tmp_2_reg_1120;
wire   [7:0] tmp_3_fu_537_p7;
reg   [7:0] tmp_3_reg_1125;
reg   [7:0] tmp_3_reg_1125_pp0_iter1_reg;
reg   [7:0] tmp_3_reg_1125_pp0_iter2_reg;
wire   [7:0] tmp_4_fu_553_p7;
reg   [7:0] tmp_4_reg_1130;
reg   [7:0] tmp_4_reg_1130_pp0_iter1_reg;
reg   [7:0] tmp_4_reg_1130_pp0_iter2_reg;
reg   [7:0] tmp_4_reg_1130_pp0_iter3_reg;
reg   [7:0] tmp_4_reg_1130_pp0_iter4_reg;
wire   [7:0] tmp_5_fu_569_p7;
reg   [7:0] tmp_5_reg_1135;
reg   [7:0] tmp_5_reg_1135_pp0_iter1_reg;
reg   [7:0] tmp_5_reg_1135_pp0_iter2_reg;
reg   [7:0] tmp_5_reg_1135_pp0_iter3_reg;
reg   [7:0] tmp_5_reg_1135_pp0_iter4_reg;
reg   [7:0] tmp_5_reg_1135_pp0_iter5_reg;
reg   [7:0] tmp_5_reg_1135_pp0_iter6_reg;
wire   [7:0] tmp_10_fu_585_p6;
reg   [7:0] tmp_10_reg_1140;
reg   [7:0] tmp_10_reg_1140_pp0_iter1_reg;
reg   [7:0] tmp_10_reg_1140_pp0_iter2_reg;
reg   [7:0] tmp_10_reg_1140_pp0_iter3_reg;
reg   [7:0] tmp_10_reg_1140_pp0_iter4_reg;
reg   [7:0] tmp_10_reg_1140_pp0_iter5_reg;
reg   [7:0] tmp_10_reg_1140_pp0_iter6_reg;
reg   [7:0] tmp_10_reg_1140_pp0_iter7_reg;
reg   [7:0] tmp_10_reg_1140_pp0_iter8_reg;
wire   [7:0] tmp_11_fu_599_p5;
reg   [7:0] tmp_11_reg_1145;
reg   [7:0] tmp_11_reg_1145_pp0_iter1_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter2_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter3_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter4_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter5_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter6_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter7_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter8_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter9_reg;
reg   [7:0] tmp_11_reg_1145_pp0_iter10_reg;
wire  signed [23:0] sext_ln1540_fu_614_p1;
wire  signed [23:0] sext_ln1540_1_fu_627_p1;
wire  signed [23:0] grp_fu_902_p3;
reg  signed [23:0] sum_18_reg_1204;
wire  signed [23:0] grp_fu_910_p3;
reg  signed [23:0] sum_23_reg_1209;
wire  signed [23:0] grp_fu_918_p3;
reg  signed [23:0] sum_28_reg_1214;
wire  signed [23:0] sext_ln1540_2_fu_640_p1;
wire  signed [24:0] grp_fu_926_p3;
reg  signed [24:0] sum_19_reg_1261;
wire  signed [24:0] grp_fu_934_p3;
reg  signed [24:0] sum_24_reg_1266;
wire  signed [24:0] grp_fu_942_p3;
reg  signed [24:0] sum_29_reg_1271;
wire  signed [23:0] sext_ln1540_3_fu_662_p1;
wire  signed [25:0] grp_fu_950_p3;
reg  signed [25:0] sum_20_reg_1318;
wire  signed [25:0] grp_fu_958_p3;
reg  signed [25:0] sum_25_reg_1323;
wire  signed [25:0] grp_fu_966_p3;
reg  signed [25:0] sum_30_reg_1328;
wire  signed [23:0] sext_ln1540_4_fu_684_p1;
wire  signed [25:0] grp_fu_974_p3;
reg  signed [25:0] sum_21_reg_1360;
wire  signed [25:0] grp_fu_981_p3;
reg  signed [25:0] sum_26_reg_1365;
wire  signed [25:0] grp_fu_988_p3;
reg  signed [25:0] sum_31_reg_1370;
wire  signed [23:0] sext_ln1540_5_fu_697_p1;
wire  signed [26:0] grp_fu_995_p3;
reg  signed [26:0] sum_22_reg_1412;
wire  signed [26:0] grp_fu_1003_p3;
reg  signed [26:0] sum_27_reg_1417;
wire  signed [26:0] grp_fu_1011_p3;
reg  signed [26:0] sum_32_reg_1422;
wire  signed [26:0] grp_fu_1019_p3;
reg  signed [26:0] sum_reg_1427;
reg   [0:0] tmp_reg_1432;
wire   [0:0] icmp_ln968_fu_732_p2;
reg   [0:0] icmp_ln968_reg_1438;
wire  signed [26:0] grp_fu_1028_p3;
reg  signed [26:0] sum_11_reg_1443;
reg   [0:0] tmp_13_reg_1448;
wire   [0:0] icmp_ln968_1_fu_754_p2;
reg   [0:0] icmp_ln968_1_reg_1454;
wire  signed [26:0] grp_fu_1037_p3;
reg  signed [26:0] sum_17_reg_1459;
reg   [0:0] tmp_15_reg_1464;
wire   [0:0] icmp_ln968_2_fu_776_p2;
reg   [0:0] icmp_ln968_2_reg_1470;
wire    ap_block_pp0_stage0;
wire   [2:0] p_read2425_cast_fu_326_p1;
wire   [2:0] idx_fu_330_p2;
wire   [6:0] tmp_12_fu_723_p4;
wire   [6:0] tmp_14_fu_745_p4;
wire   [6:0] tmp_16_fu_767_p4;
wire   [0:0] xor_ln260_fu_791_p2;
wire   [0:0] or_ln260_fu_804_p2;
wire   [7:0] select_ln260_3_fu_796_p3;
wire   [7:0] trunc_ln4_fu_782_p4;
wire   [0:0] xor_ln260_1_fu_825_p2;
wire   [0:0] or_ln260_1_fu_838_p2;
wire   [7:0] select_ln260_4_fu_830_p3;
wire   [7:0] trunc_ln260_1_fu_816_p4;
wire   [0:0] xor_ln260_2_fu_859_p2;
wire   [0:0] or_ln260_2_fu_872_p2;
wire   [7:0] select_ln260_5_fu_864_p3;
wire   [7:0] trunc_ln260_2_fu_850_p4;
wire   [7:0] select_ln260_fu_808_p3;
wire   [7:0] select_ln260_1_fu_842_p3;
wire   [7:0] select_ln260_2_fu_876_p3;
wire   [7:0] grp_fu_902_p0;
wire  signed [15:0] grp_fu_902_p1;
wire   [11:0] grp_fu_902_p2;
wire   [7:0] grp_fu_910_p0;
wire  signed [15:0] grp_fu_910_p1;
wire   [11:0] grp_fu_910_p2;
wire   [7:0] grp_fu_918_p0;
wire  signed [15:0] grp_fu_918_p1;
wire   [11:0] grp_fu_918_p2;
wire   [7:0] grp_fu_926_p0;
wire  signed [15:0] grp_fu_926_p1;
wire   [7:0] grp_fu_934_p0;
wire  signed [15:0] grp_fu_934_p1;
wire   [7:0] grp_fu_942_p0;
wire  signed [15:0] grp_fu_942_p1;
wire   [7:0] grp_fu_950_p0;
wire  signed [15:0] grp_fu_950_p1;
wire   [7:0] grp_fu_958_p0;
wire  signed [15:0] grp_fu_958_p1;
wire   [7:0] grp_fu_966_p0;
wire  signed [15:0] grp_fu_966_p1;
wire   [7:0] grp_fu_974_p0;
wire  signed [15:0] grp_fu_974_p1;
wire   [7:0] grp_fu_981_p0;
wire  signed [15:0] grp_fu_981_p1;
wire   [7:0] grp_fu_988_p0;
wire  signed [15:0] grp_fu_988_p1;
wire   [7:0] grp_fu_995_p0;
wire  signed [15:0] grp_fu_995_p1;
wire   [7:0] grp_fu_1003_p0;
wire  signed [15:0] grp_fu_1003_p1;
wire   [7:0] grp_fu_1011_p0;
wire  signed [15:0] grp_fu_1011_p1;
wire   [7:0] grp_fu_1019_p0;
wire  signed [15:0] grp_fu_1019_p1;
wire   [7:0] grp_fu_1028_p0;
wire  signed [15:0] grp_fu_1028_p1;
wire   [7:0] grp_fu_1037_p0;
wire  signed [15:0] grp_fu_1037_p1;
reg    grp_fu_902_ce;
reg    grp_fu_910_ce;
reg    grp_fu_918_ce;
reg    grp_fu_926_ce;
reg    grp_fu_934_ce;
reg    grp_fu_942_ce;
reg    grp_fu_950_ce;
reg    grp_fu_958_ce;
reg    grp_fu_966_ce;
reg    grp_fu_974_ce;
reg    grp_fu_981_ce;
reg    grp_fu_988_ce;
reg    grp_fu_995_ce;
reg    grp_fu_1003_ce;
reg    grp_fu_1011_ce;
reg    grp_fu_1019_ce;
reg    grp_fu_1028_ce;
reg    grp_fu_1037_ce;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to14;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [23:0] grp_fu_1003_p00;
wire   [23:0] grp_fu_1011_p00;
wire   [23:0] grp_fu_1019_p00;
wire   [23:0] grp_fu_1028_p00;
wire   [23:0] grp_fu_1037_p00;
wire   [23:0] grp_fu_902_p00;
wire   [23:0] grp_fu_910_p00;
wire   [23:0] grp_fu_918_p00;
wire   [23:0] grp_fu_926_p00;
wire   [23:0] grp_fu_934_p00;
wire   [23:0] grp_fu_942_p00;
wire   [23:0] grp_fu_950_p00;
wire   [23:0] grp_fu_958_p00;
wire   [23:0] grp_fu_966_p00;
wire   [23:0] grp_fu_974_p00;
wire   [23:0] grp_fu_981_p00;
wire   [23:0] grp_fu_988_p00;
wire   [23:0] grp_fu_995_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
end

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U96(
    .din0(8'd0),
    .din1(p_read3),
    .din2(p_read6),
    .din3(p_read9),
    .din4(p_read12),
    .din5(idx_fu_330_p2),
    .dout(lhs_fu_341_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U97(
    .din0(8'd0),
    .din1(p_read6),
    .din2(p_read9),
    .din3(p_read12),
    .din4(p_read15),
    .din5(idx_fu_330_p2),
    .dout(lhs_2_fu_357_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U98(
    .din0(8'd0),
    .din1(p_read9),
    .din2(p_read12),
    .din3(p_read15),
    .din4(p_read18),
    .din5(idx_fu_330_p2),
    .dout(lhs_3_fu_373_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U99(
    .din0(8'd0),
    .din1(p_read12),
    .din2(p_read15),
    .din3(p_read18),
    .din4(p_read21),
    .din5(idx_fu_330_p2),
    .dout(lhs_4_fu_389_p7)
);

bd_3a92_hsc_0_mux_43_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_43_8_1_1_U100(
    .din0(8'd0),
    .din1(p_read15),
    .din2(p_read18),
    .din3(p_read21),
    .din4(idx_fu_330_p2),
    .dout(lhs_5_fu_405_p6)
);

bd_3a92_hsc_0_mux_33_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_33_8_1_1_U101(
    .din0(8'd0),
    .din1(p_read18),
    .din2(p_read21),
    .din3(idx_fu_330_p2),
    .dout(lhs_6_fu_419_p5)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U102(
    .din0(8'd0),
    .din1(p_read4),
    .din2(p_read7),
    .din3(p_read10),
    .din4(p_read13),
    .din5(idx_fu_330_p2),
    .dout(tmp_6_fu_431_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U103(
    .din0(8'd0),
    .din1(p_read7),
    .din2(p_read10),
    .din3(p_read13),
    .din4(p_read16),
    .din5(idx_fu_330_p2),
    .dout(tmp_7_fu_447_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U104(
    .din0(8'd0),
    .din1(p_read10),
    .din2(p_read13),
    .din3(p_read16),
    .din4(p_read19),
    .din5(idx_fu_330_p2),
    .dout(tmp_8_fu_463_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U105(
    .din0(8'd0),
    .din1(p_read13),
    .din2(p_read16),
    .din3(p_read19),
    .din4(p_read22),
    .din5(idx_fu_330_p2),
    .dout(tmp_9_fu_479_p7)
);

bd_3a92_hsc_0_mux_43_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_43_8_1_1_U106(
    .din0(8'd0),
    .din1(p_read16),
    .din2(p_read19),
    .din3(p_read22),
    .din4(idx_fu_330_p2),
    .dout(tmp_1_fu_495_p6)
);

bd_3a92_hsc_0_mux_33_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_33_8_1_1_U107(
    .din0(8'd0),
    .din1(p_read19),
    .din2(p_read22),
    .din3(idx_fu_330_p2),
    .dout(tmp_s_fu_509_p5)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U108(
    .din0(8'd0),
    .din1(p_read5),
    .din2(p_read8),
    .din3(p_read11),
    .din4(p_read14),
    .din5(idx_fu_330_p2),
    .dout(tmp_2_fu_521_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U109(
    .din0(8'd0),
    .din1(p_read8),
    .din2(p_read11),
    .din3(p_read14),
    .din4(p_read17),
    .din5(idx_fu_330_p2),
    .dout(tmp_3_fu_537_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U110(
    .din0(8'd0),
    .din1(p_read11),
    .din2(p_read14),
    .din3(p_read17),
    .din4(p_read20),
    .din5(idx_fu_330_p2),
    .dout(tmp_4_fu_553_p7)
);

bd_3a92_hsc_0_mux_53_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 8 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_53_8_1_1_U111(
    .din0(8'd0),
    .din1(p_read14),
    .din2(p_read17),
    .din3(p_read20),
    .din4(p_read23),
    .din5(idx_fu_330_p2),
    .dout(tmp_5_fu_569_p7)
);

bd_3a92_hsc_0_mux_43_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 8 ),
    .din4_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_43_8_1_1_U112(
    .din0(8'd0),
    .din1(p_read17),
    .din2(p_read20),
    .din3(p_read23),
    .din4(idx_fu_330_p2),
    .dout(tmp_10_fu_585_p6)
);

bd_3a92_hsc_0_mux_33_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .din3_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mux_33_8_1_1_U113(
    .din0(8'd0),
    .din1(p_read20),
    .din2(p_read23),
    .din3(idx_fu_330_p2),
    .dout(tmp_11_fu_599_p5)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_12ns_24_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_902_p0),
    .din1(grp_fu_902_p1),
    .din2(grp_fu_902_p2),
    .ce(grp_fu_902_ce),
    .dout(grp_fu_902_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_12ns_24_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_910_p0),
    .din1(grp_fu_910_p1),
    .din2(grp_fu_910_p2),
    .ce(grp_fu_910_ce),
    .dout(grp_fu_910_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_12ns_24_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
mac_muladd_8ns_16s_12ns_24_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_918_p0),
    .din1(grp_fu_918_p1),
    .din2(grp_fu_918_p2),
    .ce(grp_fu_918_ce),
    .dout(grp_fu_918_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_926_p0),
    .din1(grp_fu_926_p1),
    .din2(sum_18_reg_1204),
    .ce(grp_fu_926_ce),
    .dout(grp_fu_926_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_934_p0),
    .din1(grp_fu_934_p1),
    .din2(sum_23_reg_1209),
    .ce(grp_fu_934_ce),
    .dout(grp_fu_934_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_24s_25_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 25 ))
mac_muladd_8ns_16s_24s_25_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_942_p0),
    .din1(grp_fu_942_p1),
    .din2(sum_28_reg_1214),
    .ce(grp_fu_942_ce),
    .dout(grp_fu_942_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_950_p0),
    .din1(grp_fu_950_p1),
    .din2(sum_19_reg_1261),
    .ce(grp_fu_950_ce),
    .dout(grp_fu_950_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U121(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_958_p0),
    .din1(grp_fu_958_p1),
    .din2(sum_24_reg_1266),
    .ce(grp_fu_958_ce),
    .dout(grp_fu_958_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_25s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_25s_26_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_966_p0),
    .din1(grp_fu_966_p1),
    .din2(sum_29_reg_1271),
    .ce(grp_fu_966_ce),
    .dout(grp_fu_966_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U123(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_974_p0),
    .din1(grp_fu_974_p1),
    .din2(sum_20_reg_1318),
    .ce(grp_fu_974_ce),
    .dout(grp_fu_974_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U124(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_981_p0),
    .din1(grp_fu_981_p1),
    .din2(sum_25_reg_1323),
    .ce(grp_fu_981_ce),
    .dout(grp_fu_981_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_26_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_muladd_8ns_16s_26s_26_4_1_U125(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_988_p0),
    .din1(grp_fu_988_p1),
    .din2(sum_30_reg_1328),
    .ce(grp_fu_988_ce),
    .dout(grp_fu_988_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U126(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_995_p0),
    .din1(grp_fu_995_p1),
    .din2(sum_21_reg_1360),
    .ce(grp_fu_995_ce),
    .dout(grp_fu_995_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U127(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1003_p0),
    .din1(grp_fu_1003_p1),
    .din2(sum_26_reg_1365),
    .ce(grp_fu_1003_ce),
    .dout(grp_fu_1003_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_26s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_26s_27_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1011_p0),
    .din1(grp_fu_1011_p1),
    .din2(sum_31_reg_1370),
    .ce(grp_fu_1011_ce),
    .dout(grp_fu_1011_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1019_p0),
    .din1(grp_fu_1019_p1),
    .din2(sum_22_reg_1412),
    .ce(grp_fu_1019_ce),
    .dout(grp_fu_1019_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1028_p0),
    .din1(grp_fu_1028_p1),
    .din2(sum_27_reg_1417),
    .ce(grp_fu_1028_ce),
    .dout(grp_fu_1028_p3)
);

bd_3a92_hsc_0_mac_muladd_8ns_16s_27s_27_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 27 ),
    .dout_WIDTH( 27 ))
mac_muladd_8ns_16s_27s_27_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1037_p0),
    .din1(grp_fu_1037_p1),
    .din2(sum_32_reg_1422),
    .ce(grp_fu_1037_ce),
    .dout(grp_fu_1037_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        icmp_ln968_1_reg_1454 <= icmp_ln968_1_fu_754_p2;
        icmp_ln968_2_reg_1470 <= icmp_ln968_2_fu_776_p2;
        icmp_ln968_reg_1438 <= icmp_ln968_fu_732_p2;
        idxprom8_reg_1046_pp0_iter2_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter1_reg[5 : 0];
        idxprom8_reg_1046_pp0_iter3_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter2_reg[5 : 0];
        idxprom8_reg_1046_pp0_iter4_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter3_reg[5 : 0];
        idxprom8_reg_1046_pp0_iter5_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter4_reg[5 : 0];
        idxprom8_reg_1046_pp0_iter6_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter5_reg[5 : 0];
        idxprom8_reg_1046_pp0_iter7_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter6_reg[5 : 0];
        idxprom8_reg_1046_pp0_iter8_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter7_reg[5 : 0];
        idxprom8_reg_1046_pp0_iter9_reg[5 : 0] <= idxprom8_reg_1046_pp0_iter8_reg[5 : 0];
        lhs_2_reg_1065_pp0_iter2_reg <= lhs_2_reg_1065_pp0_iter1_reg;
        lhs_3_reg_1070_pp0_iter2_reg <= lhs_3_reg_1070_pp0_iter1_reg;
        lhs_3_reg_1070_pp0_iter3_reg <= lhs_3_reg_1070_pp0_iter2_reg;
        lhs_3_reg_1070_pp0_iter4_reg <= lhs_3_reg_1070_pp0_iter3_reg;
        lhs_4_reg_1075_pp0_iter2_reg <= lhs_4_reg_1075_pp0_iter1_reg;
        lhs_4_reg_1075_pp0_iter3_reg <= lhs_4_reg_1075_pp0_iter2_reg;
        lhs_4_reg_1075_pp0_iter4_reg <= lhs_4_reg_1075_pp0_iter3_reg;
        lhs_4_reg_1075_pp0_iter5_reg <= lhs_4_reg_1075_pp0_iter4_reg;
        lhs_4_reg_1075_pp0_iter6_reg <= lhs_4_reg_1075_pp0_iter5_reg;
        lhs_5_reg_1080_pp0_iter2_reg <= lhs_5_reg_1080_pp0_iter1_reg;
        lhs_5_reg_1080_pp0_iter3_reg <= lhs_5_reg_1080_pp0_iter2_reg;
        lhs_5_reg_1080_pp0_iter4_reg <= lhs_5_reg_1080_pp0_iter3_reg;
        lhs_5_reg_1080_pp0_iter5_reg <= lhs_5_reg_1080_pp0_iter4_reg;
        lhs_5_reg_1080_pp0_iter6_reg <= lhs_5_reg_1080_pp0_iter5_reg;
        lhs_5_reg_1080_pp0_iter7_reg <= lhs_5_reg_1080_pp0_iter6_reg;
        lhs_5_reg_1080_pp0_iter8_reg <= lhs_5_reg_1080_pp0_iter7_reg;
        lhs_6_reg_1085_pp0_iter10_reg <= lhs_6_reg_1085_pp0_iter9_reg;
        lhs_6_reg_1085_pp0_iter2_reg <= lhs_6_reg_1085_pp0_iter1_reg;
        lhs_6_reg_1085_pp0_iter3_reg <= lhs_6_reg_1085_pp0_iter2_reg;
        lhs_6_reg_1085_pp0_iter4_reg <= lhs_6_reg_1085_pp0_iter3_reg;
        lhs_6_reg_1085_pp0_iter5_reg <= lhs_6_reg_1085_pp0_iter4_reg;
        lhs_6_reg_1085_pp0_iter6_reg <= lhs_6_reg_1085_pp0_iter5_reg;
        lhs_6_reg_1085_pp0_iter7_reg <= lhs_6_reg_1085_pp0_iter6_reg;
        lhs_6_reg_1085_pp0_iter8_reg <= lhs_6_reg_1085_pp0_iter7_reg;
        lhs_6_reg_1085_pp0_iter9_reg <= lhs_6_reg_1085_pp0_iter8_reg;
        tmp_10_reg_1140_pp0_iter2_reg <= tmp_10_reg_1140_pp0_iter1_reg;
        tmp_10_reg_1140_pp0_iter3_reg <= tmp_10_reg_1140_pp0_iter2_reg;
        tmp_10_reg_1140_pp0_iter4_reg <= tmp_10_reg_1140_pp0_iter3_reg;
        tmp_10_reg_1140_pp0_iter5_reg <= tmp_10_reg_1140_pp0_iter4_reg;
        tmp_10_reg_1140_pp0_iter6_reg <= tmp_10_reg_1140_pp0_iter5_reg;
        tmp_10_reg_1140_pp0_iter7_reg <= tmp_10_reg_1140_pp0_iter6_reg;
        tmp_10_reg_1140_pp0_iter8_reg <= tmp_10_reg_1140_pp0_iter7_reg;
        tmp_11_reg_1145_pp0_iter10_reg <= tmp_11_reg_1145_pp0_iter9_reg;
        tmp_11_reg_1145_pp0_iter2_reg <= tmp_11_reg_1145_pp0_iter1_reg;
        tmp_11_reg_1145_pp0_iter3_reg <= tmp_11_reg_1145_pp0_iter2_reg;
        tmp_11_reg_1145_pp0_iter4_reg <= tmp_11_reg_1145_pp0_iter3_reg;
        tmp_11_reg_1145_pp0_iter5_reg <= tmp_11_reg_1145_pp0_iter4_reg;
        tmp_11_reg_1145_pp0_iter6_reg <= tmp_11_reg_1145_pp0_iter5_reg;
        tmp_11_reg_1145_pp0_iter7_reg <= tmp_11_reg_1145_pp0_iter6_reg;
        tmp_11_reg_1145_pp0_iter8_reg <= tmp_11_reg_1145_pp0_iter7_reg;
        tmp_11_reg_1145_pp0_iter9_reg <= tmp_11_reg_1145_pp0_iter8_reg;
        tmp_13_reg_1448 <= grp_fu_1028_p3[32'd26];
        tmp_15_reg_1464 <= grp_fu_1037_p3[32'd26];
        tmp_1_reg_1110_pp0_iter2_reg <= tmp_1_reg_1110_pp0_iter1_reg;
        tmp_1_reg_1110_pp0_iter3_reg <= tmp_1_reg_1110_pp0_iter2_reg;
        tmp_1_reg_1110_pp0_iter4_reg <= tmp_1_reg_1110_pp0_iter3_reg;
        tmp_1_reg_1110_pp0_iter5_reg <= tmp_1_reg_1110_pp0_iter4_reg;
        tmp_1_reg_1110_pp0_iter6_reg <= tmp_1_reg_1110_pp0_iter5_reg;
        tmp_1_reg_1110_pp0_iter7_reg <= tmp_1_reg_1110_pp0_iter6_reg;
        tmp_1_reg_1110_pp0_iter8_reg <= tmp_1_reg_1110_pp0_iter7_reg;
        tmp_3_reg_1125_pp0_iter2_reg <= tmp_3_reg_1125_pp0_iter1_reg;
        tmp_4_reg_1130_pp0_iter2_reg <= tmp_4_reg_1130_pp0_iter1_reg;
        tmp_4_reg_1130_pp0_iter3_reg <= tmp_4_reg_1130_pp0_iter2_reg;
        tmp_4_reg_1130_pp0_iter4_reg <= tmp_4_reg_1130_pp0_iter3_reg;
        tmp_5_reg_1135_pp0_iter2_reg <= tmp_5_reg_1135_pp0_iter1_reg;
        tmp_5_reg_1135_pp0_iter3_reg <= tmp_5_reg_1135_pp0_iter2_reg;
        tmp_5_reg_1135_pp0_iter4_reg <= tmp_5_reg_1135_pp0_iter3_reg;
        tmp_5_reg_1135_pp0_iter5_reg <= tmp_5_reg_1135_pp0_iter4_reg;
        tmp_5_reg_1135_pp0_iter6_reg <= tmp_5_reg_1135_pp0_iter5_reg;
        tmp_7_reg_1095_pp0_iter2_reg <= tmp_7_reg_1095_pp0_iter1_reg;
        tmp_8_reg_1100_pp0_iter2_reg <= tmp_8_reg_1100_pp0_iter1_reg;
        tmp_8_reg_1100_pp0_iter3_reg <= tmp_8_reg_1100_pp0_iter2_reg;
        tmp_8_reg_1100_pp0_iter4_reg <= tmp_8_reg_1100_pp0_iter3_reg;
        tmp_9_reg_1105_pp0_iter2_reg <= tmp_9_reg_1105_pp0_iter1_reg;
        tmp_9_reg_1105_pp0_iter3_reg <= tmp_9_reg_1105_pp0_iter2_reg;
        tmp_9_reg_1105_pp0_iter4_reg <= tmp_9_reg_1105_pp0_iter3_reg;
        tmp_9_reg_1105_pp0_iter5_reg <= tmp_9_reg_1105_pp0_iter4_reg;
        tmp_9_reg_1105_pp0_iter6_reg <= tmp_9_reg_1105_pp0_iter5_reg;
        tmp_reg_1432 <= grp_fu_1019_p3[32'd26];
        tmp_s_reg_1115_pp0_iter10_reg <= tmp_s_reg_1115_pp0_iter9_reg;
        tmp_s_reg_1115_pp0_iter2_reg <= tmp_s_reg_1115_pp0_iter1_reg;
        tmp_s_reg_1115_pp0_iter3_reg <= tmp_s_reg_1115_pp0_iter2_reg;
        tmp_s_reg_1115_pp0_iter4_reg <= tmp_s_reg_1115_pp0_iter3_reg;
        tmp_s_reg_1115_pp0_iter5_reg <= tmp_s_reg_1115_pp0_iter4_reg;
        tmp_s_reg_1115_pp0_iter6_reg <= tmp_s_reg_1115_pp0_iter5_reg;
        tmp_s_reg_1115_pp0_iter7_reg <= tmp_s_reg_1115_pp0_iter6_reg;
        tmp_s_reg_1115_pp0_iter8_reg <= tmp_s_reg_1115_pp0_iter7_reg;
        tmp_s_reg_1115_pp0_iter9_reg <= tmp_s_reg_1115_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        idxprom8_reg_1046[5 : 0] <= idxprom8_fu_336_p1[5 : 0];
        idxprom8_reg_1046_pp0_iter1_reg[5 : 0] <= idxprom8_reg_1046[5 : 0];
        lhs_2_reg_1065 <= lhs_2_fu_357_p7;
        lhs_2_reg_1065_pp0_iter1_reg <= lhs_2_reg_1065;
        lhs_3_reg_1070 <= lhs_3_fu_373_p7;
        lhs_3_reg_1070_pp0_iter1_reg <= lhs_3_reg_1070;
        lhs_4_reg_1075 <= lhs_4_fu_389_p7;
        lhs_4_reg_1075_pp0_iter1_reg <= lhs_4_reg_1075;
        lhs_5_reg_1080 <= lhs_5_fu_405_p6;
        lhs_5_reg_1080_pp0_iter1_reg <= lhs_5_reg_1080;
        lhs_6_reg_1085 <= lhs_6_fu_419_p5;
        lhs_6_reg_1085_pp0_iter1_reg <= lhs_6_reg_1085;
        lhs_reg_1060 <= lhs_fu_341_p7;
        tmp_10_reg_1140 <= tmp_10_fu_585_p6;
        tmp_10_reg_1140_pp0_iter1_reg <= tmp_10_reg_1140;
        tmp_11_reg_1145 <= tmp_11_fu_599_p5;
        tmp_11_reg_1145_pp0_iter1_reg <= tmp_11_reg_1145;
        tmp_1_reg_1110 <= tmp_1_fu_495_p6;
        tmp_1_reg_1110_pp0_iter1_reg <= tmp_1_reg_1110;
        tmp_2_reg_1120 <= tmp_2_fu_521_p7;
        tmp_3_reg_1125 <= tmp_3_fu_537_p7;
        tmp_3_reg_1125_pp0_iter1_reg <= tmp_3_reg_1125;
        tmp_4_reg_1130 <= tmp_4_fu_553_p7;
        tmp_4_reg_1130_pp0_iter1_reg <= tmp_4_reg_1130;
        tmp_5_reg_1135 <= tmp_5_fu_569_p7;
        tmp_5_reg_1135_pp0_iter1_reg <= tmp_5_reg_1135;
        tmp_6_reg_1090 <= tmp_6_fu_431_p7;
        tmp_7_reg_1095 <= tmp_7_fu_447_p7;
        tmp_7_reg_1095_pp0_iter1_reg <= tmp_7_reg_1095;
        tmp_8_reg_1100 <= tmp_8_fu_463_p7;
        tmp_8_reg_1100_pp0_iter1_reg <= tmp_8_reg_1100;
        tmp_9_reg_1105 <= tmp_9_fu_479_p7;
        tmp_9_reg_1105_pp0_iter1_reg <= tmp_9_reg_1105;
        tmp_s_reg_1115 <= tmp_s_fu_509_p5;
        tmp_s_reg_1115_pp0_iter1_reg <= tmp_s_reg_1115;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter14 == 1'b1) & (1'b1 == ap_ce))) begin
        sum_11_reg_1443 <= grp_fu_1028_p3;
        sum_17_reg_1459 <= grp_fu_1037_p3;
        sum_reg_1427 <= grp_fu_1019_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce))) begin
        sum_18_reg_1204 <= grp_fu_902_p3;
        sum_23_reg_1209 <= grp_fu_910_p3;
        sum_28_reg_1214 <= grp_fu_918_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce))) begin
        sum_19_reg_1261 <= grp_fu_926_p3;
        sum_24_reg_1266 <= grp_fu_934_p3;
        sum_29_reg_1271 <= grp_fu_942_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_ce))) begin
        sum_20_reg_1318 <= grp_fu_950_p3;
        sum_25_reg_1323 <= grp_fu_958_p3;
        sum_30_reg_1328 <= grp_fu_966_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_ce))) begin
        sum_21_reg_1360 <= grp_fu_974_p3;
        sum_26_reg_1365 <= grp_fu_981_p3;
        sum_31_reg_1370 <= grp_fu_988_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter12 == 1'b1) & (1'b1 == ap_ce))) begin
        sum_22_reg_1412 <= grp_fu_995_p3;
        sum_27_reg_1417 <= grp_fu_1003_p3;
        sum_32_reg_1422 <= grp_fu_1011_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        FiltCoeff_0_ce0 = 1'b1;
    end else begin
        FiltCoeff_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_ce))) begin
        FiltCoeff_1_ce0 = 1'b1;
    end else begin
        FiltCoeff_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_ce))) begin
        FiltCoeff_2_ce0 = 1'b1;
    end else begin
        FiltCoeff_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_ce))) begin
        FiltCoeff_3_ce0 = 1'b1;
    end else begin
        FiltCoeff_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter8 == 1'b1) & (1'b1 == ap_ce))) begin
        FiltCoeff_4_ce0 = 1'b1;
    end else begin
        FiltCoeff_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b1 == ap_ce))) begin
        FiltCoeff_5_ce0 = 1'b1;
    end else begin
        FiltCoeff_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter15 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to14 = 1'b1;
    end else begin
        ap_idle_pp0_0to14 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_idle_pp0_0to14 == 1'b1) & (ap_start == 1'b0))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1003_ce = 1'b1;
    end else begin
        grp_fu_1003_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1011_ce = 1'b1;
    end else begin
        grp_fu_1011_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1019_ce = 1'b1;
    end else begin
        grp_fu_1019_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1028_ce = 1'b1;
    end else begin
        grp_fu_1028_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1037_ce = 1'b1;
    end else begin
        grp_fu_1037_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_902_ce = 1'b1;
    end else begin
        grp_fu_902_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_910_ce = 1'b1;
    end else begin
        grp_fu_910_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_918_ce = 1'b1;
    end else begin
        grp_fu_918_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_926_ce = 1'b1;
    end else begin
        grp_fu_926_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_934_ce = 1'b1;
    end else begin
        grp_fu_934_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_942_ce = 1'b1;
    end else begin
        grp_fu_942_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_950_ce = 1'b1;
    end else begin
        grp_fu_950_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_958_ce = 1'b1;
    end else begin
        grp_fu_958_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_966_ce = 1'b1;
    end else begin
        grp_fu_966_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_974_ce = 1'b1;
    end else begin
        grp_fu_974_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_981_ce = 1'b1;
    end else begin
        grp_fu_981_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_988_ce = 1'b1;
    end else begin
        grp_fu_988_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_995_ce = 1'b1;
    end else begin
        grp_fu_995_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign FiltCoeff_0_address0 = idxprom8_fu_336_p1;

assign FiltCoeff_1_address0 = idxprom8_reg_1046_pp0_iter1_reg;

assign FiltCoeff_2_address0 = idxprom8_reg_1046_pp0_iter3_reg;

assign FiltCoeff_3_address0 = idxprom8_reg_1046_pp0_iter5_reg;

assign FiltCoeff_4_address0 = idxprom8_reg_1046_pp0_iter7_reg;

assign FiltCoeff_5_address0 = idxprom8_reg_1046_pp0_iter9_reg;

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = select_ln260_fu_808_p3;

assign ap_return_1 = select_ln260_1_fu_842_p3;

assign ap_return_2 = select_ln260_2_fu_876_p3;

assign grp_fu_1003_p0 = grp_fu_1003_p00;

assign grp_fu_1003_p00 = tmp_1_reg_1110_pp0_iter8_reg;

assign grp_fu_1003_p1 = sext_ln1540_4_fu_684_p1;

assign grp_fu_1011_p0 = grp_fu_1011_p00;

assign grp_fu_1011_p00 = tmp_10_reg_1140_pp0_iter8_reg;

assign grp_fu_1011_p1 = sext_ln1540_4_fu_684_p1;

assign grp_fu_1019_p0 = grp_fu_1019_p00;

assign grp_fu_1019_p00 = lhs_6_reg_1085_pp0_iter10_reg;

assign grp_fu_1019_p1 = sext_ln1540_5_fu_697_p1;

assign grp_fu_1028_p0 = grp_fu_1028_p00;

assign grp_fu_1028_p00 = tmp_s_reg_1115_pp0_iter10_reg;

assign grp_fu_1028_p1 = sext_ln1540_5_fu_697_p1;

assign grp_fu_1037_p0 = grp_fu_1037_p00;

assign grp_fu_1037_p00 = tmp_11_reg_1145_pp0_iter10_reg;

assign grp_fu_1037_p1 = sext_ln1540_5_fu_697_p1;

assign grp_fu_902_p0 = grp_fu_902_p00;

assign grp_fu_902_p00 = lhs_reg_1060;

assign grp_fu_902_p1 = sext_ln1540_fu_614_p1;

assign grp_fu_902_p2 = 24'd2048;

assign grp_fu_910_p0 = grp_fu_910_p00;

assign grp_fu_910_p00 = tmp_6_reg_1090;

assign grp_fu_910_p1 = sext_ln1540_fu_614_p1;

assign grp_fu_910_p2 = 24'd2048;

assign grp_fu_918_p0 = grp_fu_918_p00;

assign grp_fu_918_p00 = tmp_2_reg_1120;

assign grp_fu_918_p1 = sext_ln1540_fu_614_p1;

assign grp_fu_918_p2 = 24'd2048;

assign grp_fu_926_p0 = grp_fu_926_p00;

assign grp_fu_926_p00 = lhs_2_reg_1065_pp0_iter2_reg;

assign grp_fu_926_p1 = sext_ln1540_1_fu_627_p1;

assign grp_fu_934_p0 = grp_fu_934_p00;

assign grp_fu_934_p00 = tmp_7_reg_1095_pp0_iter2_reg;

assign grp_fu_934_p1 = sext_ln1540_1_fu_627_p1;

assign grp_fu_942_p0 = grp_fu_942_p00;

assign grp_fu_942_p00 = tmp_3_reg_1125_pp0_iter2_reg;

assign grp_fu_942_p1 = sext_ln1540_1_fu_627_p1;

assign grp_fu_950_p0 = grp_fu_950_p00;

assign grp_fu_950_p00 = lhs_3_reg_1070_pp0_iter4_reg;

assign grp_fu_950_p1 = sext_ln1540_2_fu_640_p1;

assign grp_fu_958_p0 = grp_fu_958_p00;

assign grp_fu_958_p00 = tmp_8_reg_1100_pp0_iter4_reg;

assign grp_fu_958_p1 = sext_ln1540_2_fu_640_p1;

assign grp_fu_966_p0 = grp_fu_966_p00;

assign grp_fu_966_p00 = tmp_4_reg_1130_pp0_iter4_reg;

assign grp_fu_966_p1 = sext_ln1540_2_fu_640_p1;

assign grp_fu_974_p0 = grp_fu_974_p00;

assign grp_fu_974_p00 = lhs_4_reg_1075_pp0_iter6_reg;

assign grp_fu_974_p1 = sext_ln1540_3_fu_662_p1;

assign grp_fu_981_p0 = grp_fu_981_p00;

assign grp_fu_981_p00 = tmp_9_reg_1105_pp0_iter6_reg;

assign grp_fu_981_p1 = sext_ln1540_3_fu_662_p1;

assign grp_fu_988_p0 = grp_fu_988_p00;

assign grp_fu_988_p00 = tmp_5_reg_1135_pp0_iter6_reg;

assign grp_fu_988_p1 = sext_ln1540_3_fu_662_p1;

assign grp_fu_995_p0 = grp_fu_995_p00;

assign grp_fu_995_p00 = lhs_5_reg_1080_pp0_iter8_reg;

assign grp_fu_995_p1 = sext_ln1540_4_fu_684_p1;

assign icmp_ln968_1_fu_754_p2 = (($signed(tmp_14_fu_745_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln968_2_fu_776_p2 = (($signed(tmp_16_fu_767_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign icmp_ln968_fu_732_p2 = (($signed(tmp_12_fu_723_p4) > $signed(7'd0)) ? 1'b1 : 1'b0);

assign idx_fu_330_p2 = (p_read2425_cast_fu_326_p1 + 3'd1);

assign idxprom8_fu_336_p1 = PhasesH_0_read;

assign or_ln260_1_fu_838_p2 = (tmp_13_reg_1448 | icmp_ln968_1_reg_1454);

assign or_ln260_2_fu_872_p2 = (tmp_15_reg_1464 | icmp_ln968_2_reg_1470);

assign or_ln260_fu_804_p2 = (tmp_reg_1432 | icmp_ln968_reg_1438);

assign p_read2425_cast_fu_326_p1 = p_read2425;

assign select_ln260_1_fu_842_p3 = ((or_ln260_1_fu_838_p2[0:0] == 1'b1) ? select_ln260_4_fu_830_p3 : trunc_ln260_1_fu_816_p4);

assign select_ln260_2_fu_876_p3 = ((or_ln260_2_fu_872_p2[0:0] == 1'b1) ? select_ln260_5_fu_864_p3 : trunc_ln260_2_fu_850_p4);

assign select_ln260_3_fu_796_p3 = ((xor_ln260_fu_791_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln260_4_fu_830_p3 = ((xor_ln260_1_fu_825_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln260_5_fu_864_p3 = ((xor_ln260_2_fu_859_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln260_fu_808_p3 = ((or_ln260_fu_804_p2[0:0] == 1'b1) ? select_ln260_3_fu_796_p3 : trunc_ln4_fu_782_p4);

assign sext_ln1540_1_fu_627_p1 = $signed(FiltCoeff_1_q0);

assign sext_ln1540_2_fu_640_p1 = $signed(FiltCoeff_2_q0);

assign sext_ln1540_3_fu_662_p1 = $signed(FiltCoeff_3_q0);

assign sext_ln1540_4_fu_684_p1 = $signed(FiltCoeff_4_q0);

assign sext_ln1540_5_fu_697_p1 = $signed(FiltCoeff_5_q0);

assign sext_ln1540_fu_614_p1 = $signed(FiltCoeff_0_q0);

assign tmp_12_fu_723_p4 = {{grp_fu_1019_p3[26:20]}};

assign tmp_14_fu_745_p4 = {{grp_fu_1028_p3[26:20]}};

assign tmp_16_fu_767_p4 = {{grp_fu_1037_p3[26:20]}};

assign trunc_ln260_1_fu_816_p4 = {{sum_11_reg_1443[19:12]}};

assign trunc_ln260_2_fu_850_p4 = {{sum_17_reg_1459[19:12]}};

assign trunc_ln4_fu_782_p4 = {{sum_reg_1427[19:12]}};

assign xor_ln260_1_fu_825_p2 = (tmp_13_reg_1448 ^ 1'd1);

assign xor_ln260_2_fu_859_p2 = (tmp_15_reg_1464 ^ 1'd1);

assign xor_ln260_fu_791_p2 = (tmp_reg_1432 ^ 1'd1);

always @ (posedge ap_clk) begin
    idxprom8_reg_1046[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter1_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter2_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter3_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter4_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter5_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter6_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter7_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter8_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
    idxprom8_reg_1046_pp0_iter9_reg[63:6] <= 58'b0000000000000000000000000000000000000000000000000000000000;
end

endmodule //bd_3a92_hsc_0_hscale_polyphase
