

================================================================
== Vivado HLS Report for 'sigmoid'
================================================================
* Date:           Fri Aug 19 15:53:19 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ii_1
* Solution:       example_par_4
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.946 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      136|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        1|      -|        0|        0|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        2|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        1|      0|        2|      136|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |sigmoid_table10_U  |sigmoid_sigmoid_txdS  |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                      |        1|  0|   0|    0|  1024|   10|     1|        10240|
    +-------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |add_ln336_1_fu_157_p2      |     +    |      0|  0|  13|          10|          13|
    |index_fu_151_p2            |     +    |      0|  0|  14|          10|          14|
    |ret_V_fu_125_p2            |     +    |      0|  0|  14|           1|          14|
    |ap_block_pp0_stage0_11001  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln338_fu_193_p2       |   icmp   |      0|  0|   9|           3|           1|
    |icmp_ln851_fu_119_p2       |   icmp   |      0|  0|  11|           7|           1|
    |p_Result_s_fu_101_p2       |   icmp   |      0|  0|  20|          24|           5|
    |select_ln337_fu_171_p3     |  select  |      0|  0|  13|           1|           1|
    |select_ln338_fu_199_p3     |  select  |      0|  0|  10|           1|           2|
    |select_ln850_fu_139_p3     |  select  |      0|  0|  14|           1|          14|
    |select_ln851_fu_131_p3     |  select  |      0|  0|  14|           1|          14|
    |ap_enable_pp0              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 136|          61|          82|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_rst       |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_start     |  in |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_done      | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_idle      | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_ready     | out |    1| ap_ctrl_hs |    sigmoid   | return value |
|ap_return    | out |    7| ap_ctrl_hs |    sigmoid   | return value |
|data_V_read  |  in |   14|   ap_none  |  data_V_read |    scalar    |
+-------------+-----+-----+------------+--------------+--------------+

