<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver: dwc_otg_hcd_ddma.c Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li id="current"><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="files.html"><span>File&nbsp;List</span></a></li>
    <li><a href="globals.html"><span>Globals</span></a></li>
  </ul></div>
<h1>dwc_otg_hcd_ddma.c</h1><a href="dwc__otg__hcd__ddma_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*==========================================================================</span>
<a name="l00002"></a>00002 <span class="comment"> * $File: //dwh/usb_iip/dev/software/otg/linux/drivers/dwc_otg_hcd_ddma.c $</span>
<a name="l00003"></a>00003 <span class="comment"> * $Revision: #2 $</span>
<a name="l00004"></a>00004 <span class="comment"> * $Date: 2009/04/21 $</span>
<a name="l00005"></a>00005 <span class="comment"> * $Change: 1237473 $</span>
<a name="l00006"></a>00006 <span class="comment"> *</span>
<a name="l00007"></a>00007 <span class="comment"> * Synopsys HS OTG Linux Software Driver and documentation (hereinafter,</span>
<a name="l00008"></a>00008 <span class="comment"> * "Software") is an Unsupported proprietary work of Synopsys, Inc. unless</span>
<a name="l00009"></a>00009 <span class="comment"> * otherwise expressly agreed to in writing between Synopsys and you.</span>
<a name="l00010"></a>00010 <span class="comment"> *</span>
<a name="l00011"></a>00011 <span class="comment"> * The Software IS NOT an item of Licensed Software or Licensed Product under</span>
<a name="l00012"></a>00012 <span class="comment"> * any End User Software License Agreement or Agreement for Licensed Product</span>
<a name="l00013"></a>00013 <span class="comment"> * with Synopsys or any supplement thereto. You are permitted to use and</span>
<a name="l00014"></a>00014 <span class="comment"> * redistribute this Software in source and binary forms, with or without</span>
<a name="l00015"></a>00015 <span class="comment"> * modification, provided that redistributions of source code must retain this</span>
<a name="l00016"></a>00016 <span class="comment"> * notice. You may not view, use, disclose, copy or distribute this file or</span>
<a name="l00017"></a>00017 <span class="comment"> * any information contained herein except pursuant to this license grant from</span>
<a name="l00018"></a>00018 <span class="comment"> * Synopsys. If you do not agree with this notice, including the disclaimer</span>
<a name="l00019"></a>00019 <span class="comment"> * below, then you are not authorized to use the Software.</span>
<a name="l00020"></a>00020 <span class="comment"> *</span>
<a name="l00021"></a>00021 <span class="comment"> * THIS SOFTWARE IS BEING DISTRIBUTED BY SYNOPSYS SOLELY ON AN "AS IS" BASIS</span>
<a name="l00022"></a>00022 <span class="comment"> * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span>
<a name="l00023"></a>00023 <span class="comment"> * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span>
<a name="l00024"></a>00024 <span class="comment"> * ARE HEREBY DISCLAIMED. IN NO EVENT SHALL SYNOPSYS BE LIABLE FOR ANY DIRECT,</span>
<a name="l00025"></a>00025 <span class="comment"> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</span>
<a name="l00026"></a>00026 <span class="comment"> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</span>
<a name="l00027"></a>00027 <span class="comment"> * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER</span>
<a name="l00028"></a>00028 <span class="comment"> * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT</span>
<a name="l00029"></a>00029 <span class="comment"> * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY</span>
<a name="l00030"></a>00030 <span class="comment"> * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH</span>
<a name="l00031"></a>00031 <span class="comment"> * DAMAGE.</span>
<a name="l00032"></a>00032 <span class="comment"> * ========================================================================== */</span>
<a name="l00033"></a>00033 <span class="preprocessor">#ifndef DWC_DEVICE_ONLY</span>
<a name="l00034"></a>00034 <span class="preprocessor"></span>
<a name="l00039"></a>00039 <span class="preprocessor">#include "<a class="code" href="dwc__otg__hcd_8h.html">dwc_otg_hcd.h</a>"</span>
<a name="l00040"></a>00040 <span class="preprocessor">#include "<a class="code" href="dwc__otg__regs_8h.html">dwc_otg_regs.h</a>"</span>
<a name="l00041"></a>00041                 
<a name="l00042"></a>00042                 
<a name="l00043"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#cc7af33964cf891f1448376c2a57b309">00043</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint8_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#cc7af33964cf891f1448376c2a57b309">frame_list_idx</a>(uint16_t frame)
<a name="l00044"></a>00044 {
<a name="l00045"></a>00045         <span class="keywordflow">return</span> (frame &amp; (<a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a> - 1));
<a name="l00046"></a>00046 }
<a name="l00047"></a>00047 
<a name="l00048"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#c4d25855998839163827c8062bd6fb8b">00048</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint16_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#c4d25855998839163827c8062bd6fb8b">desclist_idx_inc</a>(uint16_t idx, uint16_t inc, uint8_t <a class="code" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a>)
<a name="l00049"></a>00049 {
<a name="l00050"></a>00050         <span class="keywordflow">return</span> (idx + inc) &amp; 
<a name="l00051"></a>00051                 (((speed == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) ? <a class="code" href="dwc__otg__regs_8h.html#b190810b3017403bd58b6346aad4e4ed">MAX_DMA_DESC_NUM_HS_ISOC</a> : <a class="code" href="dwc__otg__regs_8h.html#7f241a3ed7bd5c0d4f1a496c77cbc225">MAX_DMA_DESC_NUM_GENERIC</a>) - 1);
<a name="l00052"></a>00052 }
<a name="l00053"></a>00053 
<a name="l00054"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#13186d2e949bb38420a7a19a4530a5ad">00054</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint16_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#13186d2e949bb38420a7a19a4530a5ad">desclist_idx_dec</a>(uint16_t idx, uint16_t inc, uint8_t <a class="code" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a>)
<a name="l00055"></a>00055 {
<a name="l00056"></a>00056         <span class="keywordflow">return</span> (idx - inc) &amp; 
<a name="l00057"></a>00057                 (((speed == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) ? <a class="code" href="dwc__otg__regs_8h.html#b190810b3017403bd58b6346aad4e4ed">MAX_DMA_DESC_NUM_HS_ISOC</a> : <a class="code" href="dwc__otg__regs_8h.html#7f241a3ed7bd5c0d4f1a496c77cbc225">MAX_DMA_DESC_NUM_GENERIC</a>) - 1);
<a name="l00058"></a>00058 }
<a name="l00059"></a>00059 
<a name="l00060"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">00060</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint16_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(<a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00061"></a>00061 {
<a name="l00062"></a>00062         <span class="keywordflow">return</span> (((<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_ISOCHRONOUS) &amp;&amp; (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a> == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>)) 
<a name="l00063"></a>00063                                                         ?
<a name="l00064"></a>00064                                                         <a class="code" href="dwc__otg__regs_8h.html#b190810b3017403bd58b6346aad4e4ed">MAX_DMA_DESC_NUM_HS_ISOC</a>
<a name="l00065"></a>00065                                                         :
<a name="l00066"></a>00066                                                         <a class="code" href="dwc__otg__regs_8h.html#7f241a3ed7bd5c0d4f1a496c77cbc225">MAX_DMA_DESC_NUM_GENERIC</a>);
<a name="l00067"></a>00067 }
<a name="l00068"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#357d9fe0cd782a9c88e79f47c3b58384">00068</a> <span class="keyword">static</span> <span class="keyword">inline</span> uint16_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#357d9fe0cd782a9c88e79f47c3b58384">frame_incr_val</a>(<a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00069"></a>00069 {
<a name="l00070"></a>00070         <span class="keywordflow">return</span> ((<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a> == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) 
<a name="l00071"></a>00071                                                 ? ((<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a> + 8 - 1) / 8)
<a name="l00072"></a>00072                                                 :
<a name="l00073"></a>00073                                                 <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>);
<a name="l00074"></a>00074 }
<a name="l00075"></a>00075 
<a name="l00076"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#12375cf094e35d9be3b78da6cf621d01">00076</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#12375cf094e35d9be3b78da6cf621d01">desc_list_alloc</a>(<a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078         <span class="keywordtype">int</span> retval = 0;
<a name="l00079"></a>00079         
<a name="l00080"></a>00080         <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a> = (<a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a> *) 
<a name="l00081"></a>00081                                 dwc_dma_alloc(<span class="keyword">sizeof</span>(<a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a>) * <a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>),
<a name="l00082"></a>00082                                               &amp;qh-&gt;desc_list_dma
<a name="l00083"></a>00083                                               );
<a name="l00084"></a>00084         
<a name="l00085"></a>00085         <span class="keywordflow">if</span> (!qh-&gt;desc_list) {
<a name="l00086"></a>00086                 retval = -DWC_E_NO_MEMORY;
<a name="l00087"></a>00087                 DWC_ERROR(<span class="stringliteral">"%s: DMA descriptor list allocation failed\n"</span>, __func__);
<a name="l00088"></a>00088                 
<a name="l00089"></a>00089         }
<a name="l00090"></a>00090         
<a name="l00091"></a>00091         dwc_memset(qh-&gt;desc_list, 0x00, <span class="keyword">sizeof</span>(dwc_otg_host_dma_desc_t) * <a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(qh));
<a name="l00092"></a>00092          
<a name="l00093"></a>00093 
<a name="l00094"></a>00094         qh-&gt;n_bytes = (uint32_t *) dwc_alloc(<span class="keyword">sizeof</span>(uint32_t) * <a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(qh));
<a name="l00095"></a>00095         
<a name="l00096"></a>00096         <span class="keywordflow">if</span> (!qh-&gt;n_bytes) {
<a name="l00097"></a>00097                 retval = -DWC_E_NO_MEMORY;
<a name="l00098"></a>00098                 DWC_ERROR(<span class="stringliteral">"%s: Failed to allocate array for descriptors' size actual values\n"</span>,
<a name="l00099"></a>00099                           __func__);
<a name="l00100"></a>00100                 
<a name="l00101"></a>00101         }       
<a name="l00102"></a>00102         <span class="keywordflow">return</span> retval;
<a name="l00103"></a>00103 
<a name="l00104"></a>00104 }
<a name="l00105"></a>00105 
<a name="l00106"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#c062f46629017bdeeebaf90aa65f610b">00106</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#c062f46629017bdeeebaf90aa65f610b">desc_list_free</a>(<a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00107"></a>00107 {
<a name="l00108"></a>00108         <span class="keywordflow">if</span>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>) {
<a name="l00109"></a>00109                 dwc_dma_free(<a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>), <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>, <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#c31412bb35362e77c697352fd4c3eeaf">desc_list_dma</a>);
<a name="l00110"></a>00110                 <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a> = NULL;
<a name="l00111"></a>00111         }
<a name="l00112"></a>00112         
<a name="l00113"></a>00113         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>) {
<a name="l00114"></a>00114                 dwc_free(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>);
<a name="l00115"></a>00115                 <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a> = NULL;
<a name="l00116"></a>00116         }
<a name="l00117"></a>00117 }
<a name="l00118"></a>00118 
<a name="l00119"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#35be74597b6abe7a7d077c2c00d64dc2">00119</a> <span class="keyword">static</span> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#35be74597b6abe7a7d077c2c00d64dc2">frame_list_alloc</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd)
<a name="l00120"></a>00120 {
<a name="l00121"></a>00121         <span class="keywordtype">int</span> retval = 0; 
<a name="l00122"></a>00122         <span class="keywordflow">if</span> (hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>)
<a name="l00123"></a>00123                 <span class="keywordflow">return</span> 0;
<a name="l00124"></a>00124         
<a name="l00125"></a>00125         hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a> = dwc_dma_alloc(4 * <a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a>,
<a name="l00126"></a>00126                                         &amp;hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#3421063dcac9d4e200b5d9bbb0508f3d">frame_list_dma</a>
<a name="l00127"></a>00127                                         );
<a name="l00128"></a>00128         <span class="keywordflow">if</span> (!hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>) {
<a name="l00129"></a>00129                 retval = -DWC_E_NO_MEMORY;
<a name="l00130"></a>00130                 DWC_ERROR(<span class="stringliteral">"%s: Frame List allocation failed\n"</span>, __func__);
<a name="l00131"></a>00131         }
<a name="l00132"></a>00132         
<a name="l00133"></a>00133         dwc_memset(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>, 0x00, 4 * <a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a>);
<a name="l00134"></a>00134         
<a name="l00135"></a>00135         <span class="keywordflow">return</span> retval;
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 
<a name="l00138"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#01991072b147e11d3b7350a2ee9ee920">00138</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#01991072b147e11d3b7350a2ee9ee920">frame_list_free</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd)
<a name="l00139"></a>00139 {
<a name="l00140"></a>00140         <span class="keywordflow">if</span> (!hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>)
<a name="l00141"></a>00141                 <span class="keywordflow">return</span>;
<a name="l00142"></a>00142         
<a name="l00143"></a>00143         dwc_dma_free(4 * <a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a>, hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>, hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#3421063dcac9d4e200b5d9bbb0508f3d">frame_list_dma</a>);
<a name="l00144"></a>00144         hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a> = NULL;
<a name="l00145"></a>00145 }
<a name="l00146"></a>00146 
<a name="l00147"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#5b78d71512c6143d5a50e31dc3517f6a">00147</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#5b78d71512c6143d5a50e31dc3517f6a">per_sched_enable</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, uint16_t fr_list_en)
<a name="l00148"></a>00148 {
<a name="l00149"></a>00149                 
<a name="l00150"></a>00150         <a class="code" href="unionhcfg__data.html">hcfg_data_t</a> hcfg;
<a name="l00151"></a>00151 
<a name="l00152"></a>00152         hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a> = dwc_read_reg32(&amp;hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>);
<a name="l00153"></a>00153 
<a name="l00154"></a>00154         <span class="keywordflow">if</span> (hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#995a4d09381b8d6ce2c7ac0a6c7f364a">perschedstat</a>) {
<a name="l00155"></a>00155                 <span class="comment">/* already enabled*/</span>    
<a name="l00156"></a>00156                 <span class="keywordflow">return</span>;
<a name="l00157"></a>00157         }
<a name="l00158"></a>00158         
<a name="l00159"></a>00159         dwc_write_reg32(&amp;hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#9a6af0a2c19d7b6228c7a40c9078907b">hflbaddr</a>, hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#3421063dcac9d4e200b5d9bbb0508f3d">frame_list_dma</a>);
<a name="l00160"></a>00160         
<a name="l00161"></a>00161         <span class="keywordflow">switch</span>(fr_list_en) {
<a name="l00162"></a>00162         <span class="keywordflow">case</span> 64:
<a name="l00163"></a>00163             hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#11340031265fce764f491b23ae42dda5">frlisten</a> = 3;
<a name="l00164"></a>00164             <span class="keywordflow">break</span>;
<a name="l00165"></a>00165         <span class="keywordflow">case</span> 32:
<a name="l00166"></a>00166             hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#11340031265fce764f491b23ae42dda5">frlisten</a> = 2;
<a name="l00167"></a>00167             <span class="keywordflow">break</span>;
<a name="l00168"></a>00168         <span class="keywordflow">case</span> 16:
<a name="l00169"></a>00169             hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#11340031265fce764f491b23ae42dda5">frlisten</a> = 1;    
<a name="l00170"></a>00170         <span class="keywordflow">case</span> 8:
<a name="l00171"></a>00171             hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#11340031265fce764f491b23ae42dda5">frlisten</a> = 0;
<a name="l00172"></a>00172         <span class="keywordflow">default</span>:
<a name="l00173"></a>00173             <span class="keywordflow">break</span>;        
<a name="l00174"></a>00174         }
<a name="l00175"></a>00175         
<a name="l00176"></a>00176         hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#b49be9c0cbc3df2bb917e1ea96c99c62">perschedena</a> = 1;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#e4a050e176c1c4f556da2b276a8c2b37">DBG_HCD</a>, <span class="stringliteral">"Enabling Periodic schedule\n"</span>);
<a name="l00179"></a>00179         dwc_write_reg32(&amp;hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>, hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a>);
<a name="l00180"></a>00180 
<a name="l00181"></a>00181 }
<a name="l00182"></a>00182  
<a name="l00183"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#693b9fdfeebc77b8132cfaf461b9c8fd">00183</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#693b9fdfeebc77b8132cfaf461b9c8fd">per_sched_disable</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd)
<a name="l00184"></a>00184 {
<a name="l00185"></a>00185         <a class="code" href="unionhcfg__data.html">hcfg_data_t</a> hcfg;
<a name="l00186"></a>00186 
<a name="l00187"></a>00187         hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a> = dwc_read_reg32(&amp;hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>);
<a name="l00188"></a>00188         
<a name="l00189"></a>00189         <span class="keywordflow">if</span> (!hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#995a4d09381b8d6ce2c7ac0a6c7f364a">perschedstat</a>) {
<a name="l00190"></a>00190                 <span class="comment">/* already disabled */</span>  
<a name="l00191"></a>00191                 <span class="keywordflow">return</span>;
<a name="l00192"></a>00192         }
<a name="l00193"></a>00193         hcfg.<a class="code" href="unionhcfg__data.html#45bbb24387d58961dd2b8f2f65689bd7">b</a>.<a class="code" href="unionhcfg__data.html#b49be9c0cbc3df2bb917e1ea96c99c62">perschedena</a> = 0;
<a name="l00194"></a>00194         
<a name="l00195"></a>00195         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#e4a050e176c1c4f556da2b276a8c2b37">DBG_HCD</a>, <span class="stringliteral">"Disabling Periodic schedule\n"</span>);
<a name="l00196"></a>00196         dwc_write_reg32(&amp;hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>-&gt;<a class="code" href="structdwc__otg__core__if.html#51bac71891b5f6f435d7fc4582b974c1">host_if</a>-&gt;<a class="code" href="structdwc__otg__host__if.html#ff9692c2e10ca2bc7e24f981f25179c2">host_global_regs</a>-&gt;<a class="code" href="structdwc__otg__host__global__regs.html#fd7d93b5ffcb6c7c0a84ef656e6e68de">hcfg</a>, hcfg.<a class="code" href="unionhcfg__data.html#381a253b3a38a7f943dcbb42f7bf10be">d32</a>);
<a name="l00197"></a>00197 }
<a name="l00198"></a>00198 
<a name="l00199"></a>00199 <span class="comment">/* </span>
<a name="l00200"></a>00200 <span class="comment"> * Activates/Deactivates FrameList entries for the channel </span>
<a name="l00201"></a>00201 <span class="comment"> * based on endpoint servicing period.</span>
<a name="l00202"></a>00202 <span class="comment"> */</span>
<a name="l00203"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#46c1ec7e2bd2f1177983f6676952cfdf">00203</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#46c1ec7e2bd2f1177983f6676952cfdf">update_frame_list</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, uint8_t enable)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205         uint16_t i, j, inc;
<a name="l00206"></a>00206         <a class="code" href="structdwc__hc.html">dwc_hc_t</a> *hc = <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>;
<a name="l00207"></a>00207         
<a name="l00208"></a>00208         inc = <a class="code" href="dwc__otg__hcd__ddma_8c.html#357d9fe0cd782a9c88e79f47c3b58384">frame_incr_val</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>);
<a name="l00209"></a>00209         
<a name="l00210"></a>00210         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_ISOCHRONOUS)
<a name="l00211"></a>00211                 i = <a class="code" href="dwc__otg__hcd__ddma_8c.html#cc7af33964cf891f1448376c2a57b309">frame_list_idx</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#977a8032f08e45a9e9bdcd558a6965d3">sched_frame</a>);
<a name="l00212"></a>00212         <span class="keywordflow">else</span>
<a name="l00213"></a>00213                 i = 0;
<a name="l00214"></a>00214 
<a name="l00215"></a>00215         j = i;
<a name="l00216"></a>00216         <span class="keywordflow">do</span> {
<a name="l00217"></a>00217                 <span class="keywordflow">if</span> (enable)
<a name="l00218"></a>00218                         hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>[j] |= (1 &lt;&lt; hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l00219"></a>00219                 <span class="keywordflow">else</span>
<a name="l00220"></a>00220                         hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>[j] &amp;= ~(1 &lt;&lt; hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l00221"></a>00221                 j = (j + inc) &amp; (<a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a> - 1);
<a name="l00222"></a>00222         }
<a name="l00223"></a>00223         <span class="keywordflow">while</span> (j != i);
<a name="l00224"></a>00224         
<a name="l00225"></a>00225         <span class="keywordflow">if</span> (!enable)
<a name="l00226"></a>00226                 <span class="keywordflow">return</span>;
<a name="l00227"></a>00227         
<a name="l00228"></a>00228         hc-&gt;<a class="code" href="structdwc__hc.html#42c5f7b0264ee050df79dc1fe57464b7">schinfo</a> = 0;
<a name="l00229"></a>00229         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>-&gt;<a class="code" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a> == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) {
<a name="l00230"></a>00230                 j = 1;
<a name="l00231"></a>00231                 <span class="keywordflow">for</span> (i = 0 ; i &lt; 8 / <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>; i++) {
<a name="l00232"></a>00232                         hc-&gt;<a class="code" href="structdwc__hc.html#42c5f7b0264ee050df79dc1fe57464b7">schinfo</a> |= j;
<a name="l00233"></a>00233                         j = j &lt;&lt; <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>;
<a name="l00234"></a>00234                 }
<a name="l00235"></a>00235         }
<a name="l00236"></a>00236         <span class="keywordflow">else</span> {
<a name="l00237"></a>00237                 hc-&gt;<a class="code" href="structdwc__hc.html#42c5f7b0264ee050df79dc1fe57464b7">schinfo</a> = 0xff;
<a name="l00238"></a>00238         }       
<a name="l00239"></a>00239 }               
<a name="l00240"></a>00240 <span class="preprocessor">#if 1</span>
<a name="l00241"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#9122fdf195fad109710651bbf730ca35">00241</a> <span class="preprocessor"></span><span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#9122fdf195fad109710651bbf730ca35">dump_frame_list</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd)
<a name="l00242"></a>00242 {
<a name="l00243"></a>00243         <span class="keywordtype">int</span> i = 0;
<a name="l00244"></a>00244         DWC_PRINTF(<span class="stringliteral">"--FRAME LIST (hex) --\n"</span>);          
<a name="l00245"></a>00245         <span class="keywordflow">for</span> (i = 0; i &lt; <a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a>; i++) {
<a name="l00246"></a>00246                 DWC_PRINTF(<span class="stringliteral">"%x\t"</span>,hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>[i]);
<a name="l00247"></a>00247                 if (!(i % 8) &amp;&amp; i)    
<a name="l00248"></a>00248                         DWC_PRINTF(<span class="stringliteral">"\n"</span>);
<a name="l00249"></a>00249         }
<a name="l00250"></a>00250         DWC_PRINTF(<span class="stringliteral">"\n----\n"</span>);
<a name="l00251"></a>00251 
<a name="l00252"></a>00252 }
<a name="l00253"></a>00253 <span class="preprocessor">#endif</span>
<a name="l00254"></a>00254 <span class="preprocessor"></span>
<a name="l00255"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#060f60ac2e210b5da3bbe379674d2012">00255</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#060f60ac2e210b5da3bbe379674d2012">release_channel_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00256"></a>00256 {
<a name="l00257"></a>00257         <a class="code" href="structdwc__hc.html">dwc_hc_t</a> *hc = <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>;
<a name="l00258"></a>00258         <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__hcd_8h.html#4621f3eac09a9fc1363d286bff2de06b">dwc_qh_is_non_per</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)) {
<a name="l00259"></a>00259                 hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e7fff26b5cce7c6c520c89f9e3c75617">non_periodic_channels</a>--;                   
<a name="l00260"></a>00260         }
<a name="l00261"></a>00261         <span class="keywordflow">else</span> {
<a name="l00262"></a>00262                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#46c1ec7e2bd2f1177983f6676952cfdf">update_frame_list</a>(hcd, <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, 0);
<a name="l00263"></a>00263         }
<a name="l00264"></a>00264         <span class="comment">/* </span>
<a name="l00265"></a>00265 <span class="comment">         * The condition is added to prevent double cleanup try in case of device</span>
<a name="l00266"></a>00266 <span class="comment">         * disconnect. See channel cleanup in dwc_otg_hcd_disconnect_cb().</span>
<a name="l00267"></a>00267 <span class="comment">         */</span>
<a name="l00268"></a>00268         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>) {   
<a name="l00269"></a>00269                 <a class="code" href="dwc__otg__cil_8c.html#f05341f811fba7f6183db66faf50a867">dwc_otg_hc_cleanup</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>, hc);
<a name="l00270"></a>00270                 DWC_CIRCLEQ_INSERT_TAIL(&amp;hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#1761f2e6b8f6ba82c0e0c4e561813f0f">free_hc_list</a>, hc, hc_list_entry);
<a name="l00271"></a>00271                 hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a> = NULL;
<a name="l00272"></a>00272         }
<a name="l00273"></a>00273         
<a name="l00274"></a>00274         <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a> = NULL;
<a name="l00275"></a>00275         <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a> = 0;
<a name="l00276"></a>00276         
<a name="l00277"></a>00277         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>) {
<a name="l00278"></a>00278                 dwc_memset(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>, 0x00, 
<a name="l00279"></a>00279                             <span class="keyword">sizeof</span>(<a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a>) * <a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>));
<a name="l00280"></a>00280         }
<a name="l00281"></a>00281 }
<a name="l00282"></a>00282 
<a name="l00294"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#1c5498d173c5461865a5042789927ed1">00294</a> <span class="keywordtype">int</span> <a class="code" href="dwc__otg__hcd_8h.html#1c5498d173c5461865a5042789927ed1">dwc_otg_hcd_qh_init_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00295"></a>00295 {
<a name="l00296"></a>00296         <span class="keywordtype">int</span> retval = 0;
<a name="l00297"></a>00297         
<a name="l00298"></a>00298         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#8708dd009988ce20b8a8d52a4a96c5a3">do_split</a>) {
<a name="l00299"></a>00299                 DWC_ERROR(<span class="stringliteral">"SPLIT Transfers are not supported in Descriptor DMA.\n"</span>);
<a name="l00300"></a>00300                 <span class="keywordflow">return</span> -1;
<a name="l00301"></a>00301         }
<a name="l00302"></a>00302 
<a name="l00303"></a>00303         retval = <a class="code" href="dwc__otg__hcd__ddma_8c.html#12375cf094e35d9be3b78da6cf621d01">desc_list_alloc</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>);
<a name="l00304"></a>00304         
<a name="l00305"></a>00305         <span class="keywordflow">if</span> ((retval == 0) &amp;&amp; (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_ISOCHRONOUS || <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_INTERRUPT)) {
<a name="l00306"></a>00306                 <span class="keywordflow">if</span>(!hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>) {
<a name="l00307"></a>00307                         retval = <a class="code" href="dwc__otg__hcd__ddma_8c.html#35be74597b6abe7a7d077c2c00d64dc2">frame_list_alloc</a>(hcd); 
<a name="l00308"></a>00308                         <span class="comment">/* Enable periodic schedule on first periodic QH */</span>
<a name="l00309"></a>00309                         <span class="keywordflow">if</span> (retval == 0)                
<a name="l00310"></a>00310                                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#5b78d71512c6143d5a50e31dc3517f6a">per_sched_enable</a>(hcd, <a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a>);
<a name="l00311"></a>00311                 }
<a name="l00312"></a>00312         }
<a name="l00313"></a>00313         
<a name="l00314"></a>00314         <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a> = 0;
<a name="l00315"></a>00315         
<a name="l00316"></a>00316         <span class="keywordflow">return</span> retval;
<a name="l00317"></a>00317 }
<a name="l00318"></a>00318 
<a name="l00327"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#78738afd0ca62e394753f1cf196476c9">00327</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd_8h.html#78738afd0ca62e394753f1cf196476c9">dwc_otg_hcd_qh_free_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00328"></a>00328 {
<a name="l00329"></a>00329         <a class="code" href="dwc__otg__hcd__ddma_8c.html#c062f46629017bdeeebaf90aa65f610b">desc_list_free</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>);
<a name="l00330"></a>00330 
<a name="l00331"></a>00331         <span class="comment">/* </span>
<a name="l00332"></a>00332 <span class="comment">         * Channel still assigned due to some reasons. </span>
<a name="l00333"></a>00333 <span class="comment">         * Seen on Isoc URB dequeue. Channel halted but no subsequent</span>
<a name="l00334"></a>00334 <span class="comment">         * ChHalted interrupt to release the channel. Afterwards</span>
<a name="l00335"></a>00335 <span class="comment">         * when it comes here from endpoint disable routine</span>
<a name="l00336"></a>00336 <span class="comment">         * channel remains assigned.</span>
<a name="l00337"></a>00337 <span class="comment">         */</span>
<a name="l00338"></a>00338         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>)
<a name="l00339"></a>00339                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#060f60ac2e210b5da3bbe379674d2012">release_channel_ddma</a>(hcd, <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>);
<a name="l00340"></a>00340 
<a name="l00341"></a>00341         <span class="keywordflow">if</span> ((<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_ISOCHRONOUS || <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_INTERRUPT) 
<a name="l00342"></a>00342                         &amp;&amp; !hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#5754b87bd4644fbb7b90cf843c638f1c">periodic_channels</a> &amp;&amp; hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#77f16d5530f50556ed01fe7f69a135fd">frame_list</a>) {
<a name="l00343"></a>00343                 
<a name="l00344"></a>00344                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#693b9fdfeebc77b8132cfaf461b9c8fd">per_sched_disable</a>(hcd); 
<a name="l00345"></a>00345                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#01991072b147e11d3b7350a2ee9ee920">frame_list_free</a>(hcd);   
<a name="l00346"></a>00346         }
<a name="l00347"></a>00347 }       
<a name="l00348"></a>00348 
<a name="l00349"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#42ed718bf245372d90fa8f92fcb69a99">00349</a> <span class="keyword">static</span> uint8_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#42ed718bf245372d90fa8f92fcb69a99">frame_to_desc_idx</a>(<a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, uint16_t frame_idx)
<a name="l00350"></a>00350 {
<a name="l00351"></a>00351         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a> == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) {
<a name="l00352"></a>00352                 <span class="comment">/* </span>
<a name="l00353"></a>00353 <span class="comment">                 * Descriptor set(8 descriptors) index</span>
<a name="l00354"></a>00354 <span class="comment">                 * which is 8-aligned.</span>
<a name="l00355"></a>00355 <span class="comment">                 */</span>     
<a name="l00356"></a>00356                 <span class="keywordflow">return</span> (frame_idx &amp; ((<a class="code" href="dwc__otg__regs_8h.html#b190810b3017403bd58b6346aad4e4ed">MAX_DMA_DESC_NUM_HS_ISOC</a> / 8) - 1)) * 8;
<a name="l00357"></a>00357         }
<a name="l00358"></a>00358         <span class="keywordflow">else</span> {
<a name="l00359"></a>00359                 <span class="keywordflow">return</span> (frame_idx &amp; (<a class="code" href="dwc__otg__regs_8h.html#7f241a3ed7bd5c0d4f1a496c77cbc225">MAX_DMA_DESC_NUM_GENERIC</a> - 1));
<a name="l00360"></a>00360         }       
<a name="l00361"></a>00361 }
<a name="l00362"></a>00362 
<a name="l00363"></a>00363 <span class="comment">/* </span>
<a name="l00364"></a>00364 <span class="comment"> * Determine starting frame for Isochronous transfer. </span>
<a name="l00365"></a>00365 <span class="comment"> * Few frames skipped to prevent race condition with HC. </span>
<a name="l00366"></a>00366 <span class="comment"> */</span>
<a name="l00367"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#f9c8d06c646b374cf34925e659142709">00367</a> <span class="keyword">static</span> uint8_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#f9c8d06c646b374cf34925e659142709">calc_starting_frame</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, uint8_t* skip_frames)
<a name="l00368"></a>00368 {
<a name="l00369"></a>00369         uint16_t frame = 0;
<a name="l00370"></a>00370         hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#f79fefeb7908c0ddf702331253acb292">frame_number</a> = <a class="code" href="dwc__otg__hcd_8c.html#f06514bd6f8c219cc72d1f467a82c056">dwc_otg_hcd_get_frame_number</a>(hcd);
<a name="l00371"></a>00371         
<a name="l00372"></a>00372         <span class="comment">/* sched_frame is always frame number(not uFrame) both in FS and HS !! */</span>
<a name="l00373"></a>00373         
<a name="l00374"></a>00374         <span class="comment">/* </span>
<a name="l00375"></a>00375 <span class="comment">         * skip_frames is used to limit activated descriptors number</span>
<a name="l00376"></a>00376 <span class="comment">         * to avoid the situation when HC services the last activated</span>
<a name="l00377"></a>00377 <span class="comment">         * descriptor firstly.</span>
<a name="l00378"></a>00378 <span class="comment">         * Example for FS:</span>
<a name="l00379"></a>00379 <span class="comment">         * Current frame is 1, scheduled frame is 3. Since HC always fetches the descriptor</span>
<a name="l00380"></a>00380 <span class="comment">         * corresponding to curr_frame+1, the descriptor corresponding to frame 2</span>
<a name="l00381"></a>00381 <span class="comment">         * will be fetched. If the number of descriptors is max=64 (or greather) the list will</span>
<a name="l00382"></a>00382 <span class="comment">         * be fully programmed with Active descriptors and it is possible case(rare) that the latest </span>
<a name="l00383"></a>00383 <span class="comment">         * descriptor(considering rollback) corresponding to frame 2 will be serviced first.</span>
<a name="l00384"></a>00384 <span class="comment">         * HS case is more probable because, in fact, up to 11 uframes(16 in the code)</span>
<a name="l00385"></a>00385 <span class="comment">         * may be skipped.</span>
<a name="l00386"></a>00386 <span class="comment">         */</span>
<a name="l00387"></a>00387         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a> == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) {
<a name="l00388"></a>00388                 <span class="comment">/* </span>
<a name="l00389"></a>00389 <span class="comment">                 * Consider uframe counter also, to start xfer asap.</span>
<a name="l00390"></a>00390 <span class="comment">                 * If half of the frame elapsed skip 2 frames otherwise</span>
<a name="l00391"></a>00391 <span class="comment">                 * just 1 frame. </span>
<a name="l00392"></a>00392 <span class="comment">                 * Starting descriptor index must be 8-aligned, so</span>
<a name="l00393"></a>00393 <span class="comment">                 * if the current frame is near to complete the next one</span>
<a name="l00394"></a>00394 <span class="comment">                 * is skipped as well.</span>
<a name="l00395"></a>00395 <span class="comment">                 */</span>
<a name="l00396"></a>00396                         
<a name="l00397"></a>00397                 <span class="keywordflow">if</span> (<a class="code" href="dwc__otg__hcd_8h.html#62ca1eeef0a58428b2a105092290c0a4">dwc_micro_frame_num</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#f79fefeb7908c0ddf702331253acb292">frame_number</a>)  &gt;= 5) {
<a name="l00398"></a>00398                         *skip_frames = 2 * 8;
<a name="l00399"></a>00399                         frame = <a class="code" href="dwc__otg__hcd_8h.html#cb175759a6b2cd291eedc276c022b500">dwc_frame_num_inc</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#f79fefeb7908c0ddf702331253acb292">frame_number</a>, *skip_frames);
<a name="l00400"></a>00400                 }       
<a name="l00401"></a>00401                 <span class="keywordflow">else</span> {
<a name="l00402"></a>00402                         *skip_frames = 1 * 8;
<a name="l00403"></a>00403                         frame = <a class="code" href="dwc__otg__hcd_8h.html#cb175759a6b2cd291eedc276c022b500">dwc_frame_num_inc</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#f79fefeb7908c0ddf702331253acb292">frame_number</a>, *skip_frames);
<a name="l00404"></a>00404                 }       
<a name="l00405"></a>00405                                  
<a name="l00406"></a>00406                 frame = <a class="code" href="dwc__otg__hcd_8h.html#d6248403619d099d04320cb1b7c7ee99">dwc_full_frame_num</a>(frame); 
<a name="l00407"></a>00407         } <span class="keywordflow">else</span> {
<a name="l00408"></a>00408                 <span class="comment">/* </span>
<a name="l00409"></a>00409 <span class="comment">                 * Two frames are skipped for FS - the current and the next.</span>
<a name="l00410"></a>00410 <span class="comment">                 * But for descriptor programming, 1 frame(descriptor) is enough,</span>
<a name="l00411"></a>00411 <span class="comment">                 * see example above.</span>
<a name="l00412"></a>00412 <span class="comment">                 */</span>
<a name="l00413"></a>00413                 *skip_frames = 1;        
<a name="l00414"></a>00414                 frame = <a class="code" href="dwc__otg__hcd_8h.html#cb175759a6b2cd291eedc276c022b500">dwc_frame_num_inc</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#f79fefeb7908c0ddf702331253acb292">frame_number</a>, 2);
<a name="l00415"></a>00415         }
<a name="l00416"></a>00416         
<a name="l00417"></a>00417         <span class="keywordflow">return</span> frame;
<a name="l00418"></a>00418 }
<a name="l00419"></a>00419 <span class="comment">/* </span>
<a name="l00420"></a>00420 <span class="comment"> * Calculate initial descriptor index for isochronous transfer</span>
<a name="l00421"></a>00421 <span class="comment"> * based on scheduled frame. </span>
<a name="l00422"></a>00422 <span class="comment"> */</span>
<a name="l00423"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#fc5f584eb735a394a794a3022939638a">00423</a> <span class="keyword">static</span> uint8_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#fc5f584eb735a394a794a3022939638a">recalc_initial_desc_idx</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>)
<a name="l00424"></a>00424 {
<a name="l00425"></a>00425         uint16_t frame = 0, fr_idx, fr_idx_tmp; 
<a name="l00426"></a>00426         uint8_t skip_frames = 0 ;
<a name="l00427"></a>00427         <span class="comment">/* </span>
<a name="l00428"></a>00428 <span class="comment">         * With current ISOC processing algorithm the channel is being</span>
<a name="l00429"></a>00429 <span class="comment">         * released when no more QTDs in the list(qh-&gt;ntd == 0).</span>
<a name="l00430"></a>00430 <span class="comment">         * Thus this function is called only when qh-&gt;ntd == 0 and qh-&gt;channel == 0. </span>
<a name="l00431"></a>00431 <span class="comment">         *</span>
<a name="l00432"></a>00432 <span class="comment">         * So qh-&gt;channel != NULL branch is not used and just not removed from the</span>
<a name="l00433"></a>00433 <span class="comment">         * source file. It is required for another possible approach which is,</span>
<a name="l00434"></a>00434 <span class="comment">         * do not disable and release the channel when ISOC session completed, </span>
<a name="l00435"></a>00435 <span class="comment">         * just move QH to inactive schedule until new QTD arrives. </span>
<a name="l00436"></a>00436 <span class="comment">         * On new QTD, the QH moved back to 'ready' schedule,</span>
<a name="l00437"></a>00437 <span class="comment">         * starting frame and therefore starting desc_index are recalculated.</span>
<a name="l00438"></a>00438 <span class="comment">         * In this case channel is released only on ep_disable.</span>
<a name="l00439"></a>00439 <span class="comment">         */</span>
<a name="l00440"></a>00440          
<a name="l00441"></a>00441         <span class="comment">/* Calculate starting descriptor index. For INTERRUPT endpoint it is always 0. */</span>
<a name="l00442"></a>00442         <span class="keywordflow">if</span> (<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>) {
<a name="l00443"></a>00443                 frame = <a class="code" href="dwc__otg__hcd__ddma_8c.html#f9c8d06c646b374cf34925e659142709">calc_starting_frame</a>(hcd, <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, &amp;skip_frames);     
<a name="l00444"></a>00444                 <span class="comment">/* </span>
<a name="l00445"></a>00445 <span class="comment">                 * Calculate initial descriptor index based on FrameList current bitmap</span>
<a name="l00446"></a>00446 <span class="comment">                 * and servicing period.</span>
<a name="l00447"></a>00447 <span class="comment">                 */</span>
<a name="l00448"></a>00448                 fr_idx_tmp = <a class="code" href="dwc__otg__hcd__ddma_8c.html#cc7af33964cf891f1448376c2a57b309">frame_list_idx</a>(frame);
<a name="l00449"></a>00449                 fr_idx = (<a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a> + <a class="code" href="dwc__otg__hcd__ddma_8c.html#cc7af33964cf891f1448376c2a57b309">frame_list_idx</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#977a8032f08e45a9e9bdcd558a6965d3">sched_frame</a>) - fr_idx_tmp) 
<a name="l00450"></a>00450                                 % <a class="code" href="dwc__otg__hcd__ddma_8c.html#357d9fe0cd782a9c88e79f47c3b58384">frame_incr_val</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>);
<a name="l00451"></a>00451                 fr_idx = (fr_idx + fr_idx_tmp) % <a class="code" href="dwc__otg__regs_8h.html#ff2c2ac58a30e050d647d0f9a256d0bd">MAX_FRLIST_EN_NUM</a>;
<a name="l00452"></a>00452         }
<a name="l00453"></a>00453         <span class="keywordflow">else</span> {
<a name="l00454"></a>00454                 <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#977a8032f08e45a9e9bdcd558a6965d3">sched_frame</a> = <a class="code" href="dwc__otg__hcd__ddma_8c.html#f9c8d06c646b374cf34925e659142709">calc_starting_frame</a>(hcd, <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, &amp;skip_frames);   
<a name="l00455"></a>00455                 fr_idx = <a class="code" href="dwc__otg__hcd__ddma_8c.html#cc7af33964cf891f1448376c2a57b309">frame_list_idx</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#977a8032f08e45a9e9bdcd558a6965d3">sched_frame</a>);
<a name="l00456"></a>00456         }
<a name="l00457"></a>00457         
<a name="l00458"></a>00458         <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#3b20e91c00b1de8d42612a8b1250b403">td_first</a> = <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#9bd6dc808af3f1cab76ae7819af479f9">td_last</a> =  <a class="code" href="dwc__otg__hcd__ddma_8c.html#42ed718bf245372d90fa8f92fcb69a99">frame_to_desc_idx</a>(<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, fr_idx);
<a name="l00459"></a>00459         
<a name="l00460"></a>00460         <span class="keywordflow">return</span> skip_frames;
<a name="l00461"></a>00461 }
<a name="l00462"></a>00462  
<a name="l00463"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#7aed1ace42f0421b376041d8831c9a74">00463</a> <span class="preprocessor">#define ISOC_URB_GIVEBACK_ASAP</span>
<a name="l00464"></a>00464 <span class="preprocessor"></span> 
<a name="l00465"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#cf56bce31ec5dfcc2a36047c0c648784">00465</a> <span class="preprocessor">#define MAX_ISOC_XFER_SIZE_FS 1023</span>
<a name="l00466"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#06012eeeca2d17ee7ea304b381928c4a">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define MAX_ISOC_XFER_SIZE_HS 3072</span>
<a name="l00467"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#1f389f323086b2c2697f2ab56062ead6">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define DESCNUM_THRESHOLD 4</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span>
<a name="l00469"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#f2bad2e76275e230f83be94c21a0bd75">00469</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#f2bad2e76275e230f83be94c21a0bd75">init_isoc_dma_desc</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * <a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>, uint8_t skip_frames)
<a name="l00470"></a>00470 {
<a name="l00471"></a>00471         <span class="keyword">struct </span><a class="code" href="structdwc__otg__hcd__iso__packet__desc.html">dwc_otg_hcd_iso_packet_desc</a> *frame_desc;
<a name="l00472"></a>00472         <a class="code" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd;
<a name="l00473"></a>00473         <a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a> *dma_desc;
<a name="l00474"></a>00474         uint16_t idx, inc, n_desc, ntd_max, max_xfer_size;
<a name="l00475"></a>00475         
<a name="l00476"></a>00476         idx = qh-&gt;<a class="code" href="structdwc__otg__qh.html#9bd6dc808af3f1cab76ae7819af479f9">td_last</a>;
<a name="l00477"></a>00477         inc = qh-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>;
<a name="l00478"></a>00478         n_desc = 0;
<a name="l00479"></a>00479         
<a name="l00480"></a>00480         ntd_max = (<a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(qh) + qh-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a> - 1) / qh-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>;
<a name="l00481"></a>00481         if (skip_frames &amp;&amp; !qh-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>)
<a name="l00482"></a>00482                 ntd_max = ntd_max - skip_frames / qh-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>; 
<a name="l00483"></a>00483         
<a name="l00484"></a>00484         max_xfer_size = (qh-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a> == <a class="code" href="dwc__otg__cil_8h.html#b9dc03c6bc3c1113a935a73cf7021fbe">DWC_OTG_EP_SPEED_HIGH</a>) ? <a class="code" href="dwc__otg__hcd__ddma_8c.html#06012eeeca2d17ee7ea304b381928c4a">MAX_ISOC_XFER_SIZE_HS</a> 
<a name="l00485"></a>00485                                                                  : <a class="code" href="dwc__otg__hcd__ddma_8c.html#cf56bce31ec5dfcc2a36047c0c648784">MAX_ISOC_XFER_SIZE_FS</a>;
<a name="l00486"></a>00486                         
<a name="l00487"></a>00487         DWC_CIRCLEQ_FOREACH(qtd, &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>, qtd_list_entry) {
<a name="l00488"></a>00488                 <span class="keywordflow">while</span> ((qh-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a> &lt; ntd_max) &amp;&amp; (qtd-&gt;isoc_frame_index_last &lt; qtd-&gt;urb-&gt;packet_count)) {
<a name="l00489"></a>00489                                 
<a name="l00490"></a>00490                         dma_desc = &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[idx];
<a name="l00491"></a>00491                         dwc_memset(dma_desc, 0x00, <span class="keyword">sizeof</span>(<a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a>));
<a name="l00492"></a>00492 
<a name="l00493"></a>00493                         frame_desc = &amp;qtd-&gt;urb-&gt;iso_descs[qtd-&gt;isoc_frame_index_last];
<a name="l00494"></a>00494                         
<a name="l00495"></a>00495                         <span class="keywordflow">if</span> (frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#8392d21b820df0181f4e6dca91234543">length</a> &gt; max_xfer_size)
<a name="l00496"></a>00496                                 qh-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>[idx] = max_xfer_size;
<a name="l00497"></a>00497                         <span class="keywordflow">else</span>
<a name="l00498"></a>00498                                 qh-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>[idx] = frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#8392d21b820df0181f4e6dca91234543">length</a>;
<a name="l00499"></a>00499                         dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#a8f68a8a5c22c3c1b530400c23083892">n_bytes</a> = qh-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>[idx];
<a name="l00500"></a>00500                         dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#1c4cf70718c94a1a847e52d4dd65cbb0">a</a> = 1;
<a name="l00501"></a>00501                         
<a name="l00502"></a>00502                         dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#fdc395094e1a1f9bb89c316a96d4b96b">buf</a> = qtd-&gt;urb-&gt;dma + frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#246f3d147a22cd295c534253593dca4a">offset</a>;
<a name="l00503"></a>00503                         
<a name="l00504"></a>00504                         qh-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a>++;
<a name="l00505"></a>00505 
<a name="l00506"></a>00506                         qtd-&gt;isoc_frame_index_last++;
<a name="l00507"></a>00507                         
<a name="l00508"></a>00508 <span class="preprocessor">                #ifdef  ISOC_URB_GIVEBACK_ASAP</span>
<a name="l00509"></a>00509 <span class="preprocessor"></span>                        <span class="comment">/* </span>
<a name="l00510"></a>00510 <span class="comment">                         * Set IOC for each descriptor corresponding to the </span>
<a name="l00511"></a>00511 <span class="comment">                         * last frame of the URB.</span>
<a name="l00512"></a>00512 <span class="comment">                         */</span>     
<a name="l00513"></a>00513                         <span class="keywordflow">if</span> (qtd-&gt;isoc_frame_index_last == qtd-&gt;urb-&gt;packet_count)
<a name="l00514"></a>00514                                 dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#2efbb549924afd0deb402af9eda4a272">ioc</a> = 1;
<a name="l00515"></a>00515                         
<a name="l00516"></a>00516 <span class="preprocessor">                #endif  </span>
<a name="l00517"></a>00517 <span class="preprocessor"></span>                        idx = <a class="code" href="dwc__otg__hcd__ddma_8c.html#c4d25855998839163827c8062bd6fb8b">desclist_idx_inc</a>(idx, inc, qh-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a>);
<a name="l00518"></a>00518                         n_desc++;
<a name="l00519"></a>00519                         
<a name="l00520"></a>00520                 }
<a name="l00521"></a>00521                 qtd-&gt;in_process = 1;
<a name="l00522"></a>00522         }
<a name="l00523"></a>00523         
<a name="l00524"></a>00524         qh-&gt;<a class="code" href="structdwc__otg__qh.html#9bd6dc808af3f1cab76ae7819af479f9">td_last</a> = idx;
<a name="l00525"></a>00525         
<a name="l00526"></a>00526 <span class="preprocessor">#ifdef  ISOC_URB_GIVEBACK_ASAP</span>
<a name="l00527"></a>00527 <span class="preprocessor"></span>        <span class="comment">/* Set IOC for the last descriptor if descriptor list is full */</span>        
<a name="l00528"></a>00528         <span class="keywordflow">if</span> (qh-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a> == ntd_max) {
<a name="l00529"></a>00529                 idx = <a class="code" href="dwc__otg__hcd__ddma_8c.html#13186d2e949bb38420a7a19a4530a5ad">desclist_idx_dec</a>(qh-&gt;<a class="code" href="structdwc__otg__qh.html#9bd6dc808af3f1cab76ae7819af479f9">td_last</a>, inc, qh-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a>);
<a name="l00530"></a>00530                 qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[idx].<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#2efbb549924afd0deb402af9eda4a272">ioc</a> = 1;
<a name="l00531"></a>00531         }
<a name="l00532"></a>00532 <span class="preprocessor">#else   </span>
<a name="l00533"></a>00533 <span class="preprocessor"></span>        <span class="comment">/* </span>
<a name="l00534"></a>00534 <span class="comment">         * Set IOC bit only for one descriptor. </span>
<a name="l00535"></a>00535 <span class="comment">         * Always try to be ahead of HW processing,</span>
<a name="l00536"></a>00536 <span class="comment">         * i.e. on IOC generation driver activates next descriptors but</span>
<a name="l00537"></a>00537 <span class="comment">         * core continues to process descriptors followed the one with IOC set.</span>
<a name="l00538"></a>00538 <span class="comment">         */</span>
<a name="l00539"></a>00539 
<a name="l00540"></a>00540         <span class="keywordflow">if</span> (n_desc &gt; <a class="code" href="dwc__otg__hcd__ddma_8c.html#1f389f323086b2c2697f2ab56062ead6">DESCNUM_THRESHOLD</a>) {
<a name="l00541"></a>00541                 <span class="comment">/* </span>
<a name="l00542"></a>00542 <span class="comment">                 * Move IOC "up". Required even if there is only one QTD </span>
<a name="l00543"></a>00543 <span class="comment">                 * in the list, cause QTDs migth continue to be queued,</span>
<a name="l00544"></a>00544 <span class="comment">                 * but during the activation it was only one queued.</span>
<a name="l00545"></a>00545 <span class="comment">                 * Actually more than one QTD might be in the list if this function called </span>
<a name="l00546"></a>00546 <span class="comment">                 * from XferCompletion - QTDs was queued during HW processing of the previous</span>
<a name="l00547"></a>00547 <span class="comment">                 * descriptor chunk.</span>
<a name="l00548"></a>00548 <span class="comment">                 */</span>     
<a name="l00549"></a>00549                 idx = dwc_desclist_idx_dec(idx, inc * ((qh-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a> + 1) / 2), qh-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a>);
<a name="l00550"></a>00550         }
<a name="l00551"></a>00551         <span class="keywordflow">else</span> {
<a name="l00552"></a>00552                 <span class="comment">/* </span>
<a name="l00553"></a>00553 <span class="comment">                 * Set the IOC for the latest descriptor</span>
<a name="l00554"></a>00554 <span class="comment">                 * if either number of descriptor is not greather than threshold</span>
<a name="l00555"></a>00555 <span class="comment">                 * or no more new descriptors activated.</span>
<a name="l00556"></a>00556 <span class="comment">                 */</span>     
<a name="l00557"></a>00557                 idx = dwc_desclist_idx_dec(qh-&gt;<a class="code" href="structdwc__otg__qh.html#9bd6dc808af3f1cab76ae7819af479f9">td_last</a>, inc, qh-&gt;<a class="code" href="structdwc__otg__qh.html#42459dd91e199807783000b6dc358a7d">dev_speed</a>);
<a name="l00558"></a>00558         }
<a name="l00559"></a>00559         
<a name="l00560"></a>00560         qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[idx].<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#2efbb549924afd0deb402af9eda4a272">ioc</a> = 1;
<a name="l00561"></a>00561 <span class="preprocessor">#endif</span>
<a name="l00562"></a>00562 <span class="preprocessor"></span>}
<a name="l00563"></a>00563 
<a name="l00564"></a>00564 
<a name="l00565"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#f3630ce7f8926de36873d78a1748134f">00565</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#f3630ce7f8926de36873d78a1748134f">init_non_isoc_dma_desc</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * qh)
<a name="l00566"></a>00566 {
<a name="l00567"></a>00567 
<a name="l00568"></a>00568         <a class="code" href="structdwc__hc.html">dwc_hc_t</a> *hc;
<a name="l00569"></a>00569         <a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a> *dma_desc;
<a name="l00570"></a>00570         <a class="code" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> *qtd;
<a name="l00571"></a>00571         <span class="keywordtype">int</span>     num_packets, len, n_desc = 0;
<a name="l00572"></a>00572         
<a name="l00573"></a>00573         hc =  qh-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>;
<a name="l00574"></a>00574          
<a name="l00575"></a>00575         <span class="comment">/* </span>
<a name="l00576"></a>00576 <span class="comment">         * Start with hc-&gt;xfer_buff initialized in </span>
<a name="l00577"></a>00577 <span class="comment">         * assign_and_init_hc(), then if SG transfer consists of multiple URBs,</span>
<a name="l00578"></a>00578 <span class="comment">         * this pointer re-assigned to the buffer of the currently processed QTD.</span>
<a name="l00579"></a>00579 <span class="comment">         * For non-SG request there is always one QTD active.</span>
<a name="l00580"></a>00580 <span class="comment">         */</span>
<a name="l00581"></a>00581         
<a name="l00582"></a>00582         DWC_CIRCLEQ_FOREACH(qtd, &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>, qtd_list_entry) {
<a name="l00583"></a>00583                         
<a name="l00584"></a>00584                 <span class="keywordflow">if</span> (n_desc) {
<a name="l00585"></a>00585                         <span class="comment">/* SG request - more than 1 QTDs */</span>
<a name="l00586"></a>00586                         hc-&gt;<a class="code" href="structdwc__hc.html#9dc781cb9e4bc639765beee37ce76673">xfer_buff</a> = (uint8_t *)qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#4e177a55239e95ae2f6c8b6b913f67fc">dma</a> + qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#742c8a97d3867ab89148eae34e0c73a6">actual_length</a>;
<a name="l00587"></a>00587                         hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#dca57de4fdecd894241ce24167206a45">length</a> - qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#742c8a97d3867ab89148eae34e0c73a6">actual_length</a>;
<a name="l00588"></a>00588                 }
<a name="l00589"></a>00589 
<a name="l00590"></a>00590                 qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#ef3021e617cf1f448bd23b1f7ab3859b">n_desc</a> = 0;
<a name="l00591"></a>00591                 
<a name="l00592"></a>00592                 <span class="keywordflow">do</span> {
<a name="l00593"></a>00593                         dma_desc = &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[n_desc];
<a name="l00594"></a>00594                         len = hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a>;
<a name="l00595"></a>00595                         
<a name="l00596"></a>00596 
<a name="l00597"></a>00597                         <span class="keywordflow">if</span> (len &gt; <a class="code" href="dwc__otg__regs_8h.html#000f3273fb3033d587107e7eff3c1ff6">MAX_DMA_DESC_SIZE</a>)
<a name="l00598"></a>00598                                 len = <a class="code" href="dwc__otg__regs_8h.html#000f3273fb3033d587107e7eff3c1ff6">MAX_DMA_DESC_SIZE</a> - hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a> + 1;
<a name="l00599"></a>00599                         
<a name="l00600"></a>00600                         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a>) {
<a name="l00601"></a>00601                                 <span class="keywordflow">if</span> (len &gt; 0) {
<a name="l00602"></a>00602                                         num_packets = (len + hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a> - 1) / hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;
<a name="l00603"></a>00603                                 }
<a name="l00604"></a>00604                                 <span class="keywordflow">else</span> {
<a name="l00605"></a>00605                                         <span class="comment">/* Need 1 packet for transfer length of 0. */</span>
<a name="l00606"></a>00606                                         num_packets = 1;
<a name="l00607"></a>00607                                 }
<a name="l00608"></a>00608                                 <span class="comment">/* Always program an integral # of max packets for IN transfers. */</span>
<a name="l00609"></a>00609                                 len = num_packets * hc-&gt;<a class="code" href="structdwc__hc.html#bd88f02eb286ba01d8d1b049e8975ccb">max_packet</a>;     
<a name="l00610"></a>00610                         }                               
<a name="l00611"></a>00611                                 
<a name="l00612"></a>00612                         dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#a8f68a8a5c22c3c1b530400c23083892">n_bytes</a> = len;
<a name="l00613"></a>00613                         
<a name="l00614"></a>00614                         qh-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>[n_desc] = len;
<a name="l00615"></a>00615                         
<a name="l00616"></a>00616 
<a name="l00617"></a>00617                         <span class="keywordflow">if</span> ((qh-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_CONTROL) &amp;&amp; (qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> == DWC_OTG_CONTROL_SETUP))
<a name="l00618"></a>00618                                 dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#634060a1b436857e15e8eb8f0d6d000a">sup</a> = 1; <span class="comment">/* Setup Packet */</span>
<a name="l00619"></a>00619                                 
<a name="l00620"></a>00620                         dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#1c4cf70718c94a1a847e52d4dd65cbb0">a</a> = 1; <span class="comment">/* Active descriptor */</span>
<a name="l00621"></a>00621                         
<a name="l00622"></a>00622                         dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#fdc395094e1a1f9bb89c316a96d4b96b">buf</a> = (uint32_t) hc-&gt;<a class="code" href="structdwc__hc.html#9dc781cb9e4bc639765beee37ce76673">xfer_buff</a>;
<a name="l00623"></a>00623 
<a name="l00624"></a>00624                         <span class="comment">/* </span>
<a name="l00625"></a>00625 <span class="comment">                         * Last descriptor(or single) of IN transfer </span>
<a name="l00626"></a>00626 <span class="comment">                         * with actual size less than MaxPacket.</span>
<a name="l00627"></a>00627 <span class="comment">                         */</span>
<a name="l00628"></a>00628                         if (len &gt; hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a>) {
<a name="l00629"></a>00629                                 hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> = 0;
<a name="l00630"></a>00630                         }
<a name="l00631"></a>00631                         <span class="keywordflow">else</span> {
<a name="l00632"></a>00632                                 hc-&gt;<a class="code" href="structdwc__hc.html#9dc781cb9e4bc639765beee37ce76673">xfer_buff</a> += len;
<a name="l00633"></a>00633                                 hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> -= len;
<a name="l00634"></a>00634                         }
<a name="l00635"></a>00635                         
<a name="l00636"></a>00636                         qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#ef3021e617cf1f448bd23b1f7ab3859b">n_desc</a>++;
<a name="l00637"></a>00637                         n_desc++;
<a name="l00638"></a>00638                 }
<a name="l00639"></a>00639                 <span class="keywordflow">while</span> ((hc-&gt;<a class="code" href="structdwc__hc.html#ce32fe93214f1686896e924fbf61cac7">xfer_len</a> &gt; 0) &amp;&amp; (n_desc != <a class="code" href="dwc__otg__regs_8h.html#7f241a3ed7bd5c0d4f1a496c77cbc225">MAX_DMA_DESC_NUM_GENERIC</a>));
<a name="l00640"></a>00640                 
<a name="l00641"></a>00641 
<a name="l00642"></a>00642                 qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#c1d73f1d48eeabbdc198ad28c0882bc1">in_process</a> = 1;
<a name="l00643"></a>00643                 
<a name="l00644"></a>00644                 <span class="keywordflow">if</span> (n_desc == <a class="code" href="dwc__otg__regs_8h.html#7f241a3ed7bd5c0d4f1a496c77cbc225">MAX_DMA_DESC_NUM_GENERIC</a>)
<a name="l00645"></a>00645                         <span class="keywordflow">break</span>;
<a name="l00646"></a>00646         }
<a name="l00647"></a>00647 
<a name="l00648"></a>00648         <span class="keywordflow">if</span> (n_desc) {
<a name="l00649"></a>00649                 <span class="comment">/* Request Transfer Complete interrupt for the last descriptor */</span>
<a name="l00650"></a>00650                 qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[n_desc-1].<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#2efbb549924afd0deb402af9eda4a272">ioc</a> = 1;
<a name="l00651"></a>00651                 <span class="comment">/* End of List indicator */</span>
<a name="l00652"></a>00652                 qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[n_desc-1].<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#58d670cd305219a32f144a6705e649e3">eol</a> = 1;
<a name="l00653"></a>00653                 
<a name="l00654"></a>00654                 hc-&gt;<a class="code" href="structdwc__hc.html#9a3a483b9c4e45d1ec5f475beb6a10a3">ntd</a> = n_desc;
<a name="l00655"></a>00655         }
<a name="l00656"></a>00656 }
<a name="l00657"></a>00657 
<a name="l00675"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#9b051bad5e81a6b6d74b817c741bfaf3">00675</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd_8h.html#9b051bad5e81a6b6d74b817c741bfaf3">dwc_otg_hcd_start_xfer_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd, <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> * qh)
<a name="l00676"></a>00676 {
<a name="l00677"></a>00677         <span class="comment">/* Channel is already assigned */</span>
<a name="l00678"></a>00678         <a class="code" href="structdwc__hc.html">dwc_hc_t</a> *hc = qh-&gt;<a class="code" href="structdwc__otg__qh.html#bbdb7d30b60b6c326301f33b35088bb4">channel</a>;
<a name="l00679"></a>00679         uint8_t skip_frames = 0;
<a name="l00680"></a>00680         
<a name="l00681"></a>00681         <span class="keywordflow">switch</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a>) {
<a name="l00682"></a>00682         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#64e5cd756330f5adab79b25cc8067bdc">DWC_OTG_EP_TYPE_CONTROL</a>:
<a name="l00683"></a>00683         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#9b079858cda0b917316ad9161b3881e0">DWC_OTG_EP_TYPE_BULK</a>:
<a name="l00684"></a>00684                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#f3630ce7f8926de36873d78a1748134f">init_non_isoc_dma_desc</a>(hcd, qh);
<a name="l00685"></a>00685                 
<a name="l00686"></a>00686                 <a class="code" href="dwc__otg__cil_8c.html#dbc20e9f9cadbdf4df65db3f82bbb820">dwc_otg_hc_start_transfer_ddma</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>, hc);
<a name="l00687"></a>00687                 <span class="keywordflow">break</span>;
<a name="l00688"></a>00688         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#1401d1264f88530232cf51ab31cc5347">DWC_OTG_EP_TYPE_INTR</a>:
<a name="l00689"></a>00689                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#f3630ce7f8926de36873d78a1748134f">init_non_isoc_dma_desc</a>(hcd, qh);
<a name="l00690"></a>00690                 
<a name="l00691"></a>00691                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#46c1ec7e2bd2f1177983f6676952cfdf">update_frame_list</a>(hcd, qh, 1);
<a name="l00692"></a>00692                 
<a name="l00693"></a>00693                 <a class="code" href="dwc__otg__cil_8c.html#dbc20e9f9cadbdf4df65db3f82bbb820">dwc_otg_hc_start_transfer_ddma</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>, hc);
<a name="l00694"></a>00694                 <span class="keywordflow">break</span>;
<a name="l00695"></a>00695         <span class="keywordflow">case</span> <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>:
<a name="l00696"></a>00696                         
<a name="l00697"></a>00697                 <span class="keywordflow">if</span>(!qh-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a>)
<a name="l00698"></a>00698                         skip_frames = <a class="code" href="dwc__otg__hcd__ddma_8c.html#fc5f584eb735a394a794a3022939638a">recalc_initial_desc_idx</a>(hcd, qh);
<a name="l00699"></a>00699                 
<a name="l00700"></a>00700                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#f2bad2e76275e230f83be94c21a0bd75">init_isoc_dma_desc</a>(hcd, qh, skip_frames);
<a name="l00701"></a>00701 
<a name="l00702"></a>00702                 <span class="keywordflow">if</span> (!hc-&gt;<a class="code" href="structdwc__hc.html#78a1cf134604b24bfdedb4f4df9f2c1f">xfer_started</a>) {
<a name="l00703"></a>00703 
<a name="l00704"></a>00704                         <a class="code" href="dwc__otg__hcd__ddma_8c.html#46c1ec7e2bd2f1177983f6676952cfdf">update_frame_list</a>(hcd, qh, 1);
<a name="l00705"></a>00705                 
<a name="l00706"></a>00706                         <span class="comment">/* </span>
<a name="l00707"></a>00707 <span class="comment">                         * Always set to max, instead of actual size.</span>
<a name="l00708"></a>00708 <span class="comment">                         * Otherwise ntd will be changed with </span>
<a name="l00709"></a>00709 <span class="comment">                         * channel being enabled. Not recommended.</span>
<a name="l00710"></a>00710 <span class="comment">                         *</span>
<a name="l00711"></a>00711 <span class="comment">                         */</span>     
<a name="l00712"></a>00712                         hc-&gt;<a class="code" href="structdwc__hc.html#9a3a483b9c4e45d1ec5f475beb6a10a3">ntd</a> = <a class="code" href="dwc__otg__hcd__ddma_8c.html#b7563972b1dd332dde72911900756d92">max_desc_num</a>(qh);
<a name="l00713"></a>00713                         <span class="comment">/* Enable channel only once for ISOC */</span> 
<a name="l00714"></a>00714                         <a class="code" href="dwc__otg__cil_8c.html#dbc20e9f9cadbdf4df65db3f82bbb820">dwc_otg_hc_start_transfer_ddma</a>(hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#e36b9560ce538a7d2ea9bd266d4041f0">core_if</a>, hc);
<a name="l00715"></a>00715                 }
<a name="l00716"></a>00716                 
<a name="l00717"></a>00717                 <span class="keywordflow">break</span>;
<a name="l00718"></a>00718         <span class="keywordflow">default</span>:
<a name="l00719"></a>00719                 
<a name="l00720"></a>00720                 <span class="keywordflow">break</span>;
<a name="l00721"></a>00721         }
<a name="l00722"></a>00722 }
<a name="l00723"></a>00723 
<a name="l00724"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#aad342d0a6056bbc5645809f24ac8507">00724</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#aad342d0a6056bbc5645809f24ac8507">complete_isoc_xfer_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd,
<a name="l00725"></a>00725                                    <a class="code" href="structdwc__hc.html">dwc_hc_t</a> *hc,
<a name="l00726"></a>00726                                    <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs,
<a name="l00727"></a>00727                                    dwc_otg_halt_status_e halt_status)
<a name="l00728"></a>00728 {
<a name="l00729"></a>00729         <span class="keyword">struct </span><a class="code" href="structdwc__otg__hcd__iso__packet__desc.html">dwc_otg_hcd_iso_packet_desc</a>      *frame_desc;            
<a name="l00730"></a>00730         <a class="code" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a>                           *qtd, *qtd_tmp;
<a name="l00731"></a>00731         <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a>                            *qh;
<a name="l00732"></a>00732         <a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a>                 *dma_desc;
<a name="l00733"></a>00733         uint16_t                                idx, remain;
<a name="l00734"></a>00734         uint8_t                                 urb_compl;      
<a name="l00735"></a>00735         
<a name="l00736"></a>00736         qh = hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>;
<a name="l00737"></a>00737         idx = qh-&gt;<a class="code" href="structdwc__otg__qh.html#3b20e91c00b1de8d42612a8b1250b403">td_first</a>;
<a name="l00738"></a>00738         
<a name="l00739"></a>00739 
<a name="l00740"></a>00740         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#07eca0fa02105ddaa1719387f5558b23">halt_status</a> == DWC_OTG_HC_XFER_URB_DEQUEUE) {
<a name="l00741"></a>00741                 DWC_CIRCLEQ_FOREACH_SAFE(qtd, qtd_tmp, &amp;hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>, qtd_list_entry)
<a name="l00742"></a>00742                         qtd-&gt;in_process = 0;
<a name="l00743"></a>00743                 <span class="keywordflow">return</span>; 
<a name="l00744"></a>00744         }
<a name="l00745"></a>00745         <span class="keywordflow">else</span> <span class="keywordflow">if</span> ((halt_status == DWC_OTG_HC_XFER_AHB_ERR) || 
<a name="l00746"></a>00746                         (halt_status == DWC_OTG_HC_XFER_BABBLE_ERR)) {
<a name="l00747"></a>00747                 <span class="comment">/* </span>
<a name="l00748"></a>00748 <span class="comment">                 * Channel is halted in these error cases.</span>
<a name="l00749"></a>00749 <span class="comment">                 * Considered as serious issues.</span>
<a name="l00750"></a>00750 <span class="comment">                 * Complete all URBs marking all frames as failed, </span>
<a name="l00751"></a>00751 <span class="comment">                 * irrespective whether some of the descriptors(frames) succeeded or no.</span>
<a name="l00752"></a>00752 <span class="comment">                 * Pass error code to completion routine as well, to</span>
<a name="l00753"></a>00753 <span class="comment">                 * update urb-&gt;status, some of class drivers might use it to stop</span>
<a name="l00754"></a>00754 <span class="comment">                 * queing transfer requests.</span>
<a name="l00755"></a>00755 <span class="comment">                 */</span>     
<a name="l00756"></a>00756                 <span class="keywordtype">int</span> err = (halt_status == DWC_OTG_HC_XFER_AHB_ERR) 
<a name="l00757"></a>00757                                                         ? (-DWC_E_IO)
<a name="l00758"></a>00758                                                         : (-DWC_E_OVERFLOW);
<a name="l00759"></a>00759                                                 
<a name="l00760"></a>00760                 DWC_CIRCLEQ_FOREACH_SAFE(qtd, qtd_tmp, &amp;hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>, qtd_list_entry) {
<a name="l00761"></a>00761                         <span class="keywordflow">for</span>(idx = 0; idx &lt; qtd-&gt;urb-&gt;packet_count; idx++) {
<a name="l00762"></a>00762                                 frame_desc = &amp;qtd-&gt;urb-&gt;iso_descs[idx];
<a name="l00763"></a>00763                                 frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#d070772c24621c47b49ad21c6acadb94">status</a> = err;
<a name="l00764"></a>00764                         }
<a name="l00765"></a>00765                         hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#ffefbd33a59a14b8b46406f5aaeaa2f4">fops</a>-&gt;<a class="code" href="structdwc__otg__hcd__function__ops.html#09a989481103de7468cd46ef61ace0ce">complete</a>(hcd, qtd-&gt;urb-&gt;<a class="code" href="structdwc__otg__hcd.html#c019b908f209d577ccc19d29030926a1">priv</a>, qtd-&gt;urb, err);
<a name="l00766"></a>00766                         <a class="code" href="dwc__otg__hcd_8h.html#19adb6641f95448a956015b2d69ba96a">dwc_otg_hcd_qtd_remove_and_free</a>(hcd, qtd, qh);
<a name="l00767"></a>00767                 }
<a name="l00768"></a>00768                 <span class="keywordflow">return</span>; 
<a name="l00769"></a>00769         }
<a name="l00770"></a>00770         
<a name="l00771"></a>00771         
<a name="l00772"></a>00772         DWC_CIRCLEQ_FOREACH_SAFE(qtd, qtd_tmp, &amp;hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>, qtd_list_entry) {
<a name="l00773"></a>00773                 
<a name="l00774"></a>00774                 <span class="keywordflow">if</span> (!qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#c1d73f1d48eeabbdc198ad28c0882bc1">in_process</a>)
<a name="l00775"></a>00775                     <span class="keywordflow">break</span>;
<a name="l00776"></a>00776                 
<a name="l00777"></a>00777                 urb_compl = 0;
<a name="l00778"></a>00778                 
<a name="l00779"></a>00779                 <span class="keywordflow">do</span> {
<a name="l00780"></a>00780 
<a name="l00781"></a>00781                         dma_desc = &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[idx];
<a name="l00782"></a>00782                         
<a name="l00783"></a>00783                         frame_desc = &amp;qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#ed542f6a2d99dba2f6b71b0d8012ec8a">iso_descs</a>[qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#c67d5f885976d0698f20d113d32b4b30">isoc_frame_index</a>];
<a name="l00784"></a>00784                         remain = hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a> ? dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#a8f68a8a5c22c3c1b530400c23083892">n_bytes</a> : 0;
<a name="l00785"></a>00785         
<a name="l00786"></a>00786                         <span class="keywordflow">if</span> (dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#828b019082523c4637758bef38805420">sts</a> == <a class="code" href="dwc__otg__regs_8h.html#175767634e612a1e3dff3207a787d402">DMA_DESC_STS_PKTERR</a>) {
<a name="l00787"></a>00787                                 <span class="comment">/* </span>
<a name="l00788"></a>00788 <span class="comment">                                 * XactError or, unable to complete all the transactions </span>
<a name="l00789"></a>00789 <span class="comment">                                 * in the scheduled micro-frame/frame, </span>
<a name="l00790"></a>00790 <span class="comment">                                 * both indicated by DMA_DESC_STS_PKTERR.</span>
<a name="l00791"></a>00791 <span class="comment">                                 */</span>     
<a name="l00792"></a>00792                                 qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#58c7018042c94c436637ea80354e7e28">error_count</a>++;
<a name="l00793"></a>00793                                 frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#c00b967f4c613820b99efc0abda5178c">actual_length</a> = qh-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>[idx] - remain;
<a name="l00794"></a>00794                                 frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#d070772c24621c47b49ad21c6acadb94">status</a> = -DWC_E_PROTOCOL;
<a name="l00795"></a>00795                         }
<a name="l00796"></a>00796                         <span class="keywordflow">else</span> {
<a name="l00797"></a>00797                                 <span class="comment">/* Success */</span>   
<a name="l00798"></a>00798                                                                 
<a name="l00799"></a>00799                                 frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#c00b967f4c613820b99efc0abda5178c">actual_length</a> = qh-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>[idx] - remain;
<a name="l00800"></a>00800                                 frame_desc-&gt;<a class="code" href="structdwc__otg__hcd__iso__packet__desc.html#d070772c24621c47b49ad21c6acadb94">status</a> = 0;
<a name="l00801"></a>00801                         }
<a name="l00802"></a>00802                         
<a name="l00803"></a>00803                         <span class="keywordflow">if</span> (++qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#c67d5f885976d0698f20d113d32b4b30">isoc_frame_index</a> == qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#570583697e8c1e4398969630bc2562f8">packet_count</a>) {
<a name="l00804"></a>00804                                 <span class="comment">/*</span>
<a name="l00805"></a>00805 <span class="comment">                                 * urb-&gt;status is not used for isoc transfers here.</span>
<a name="l00806"></a>00806 <span class="comment">                                 * The individual frame_desc status are used instead.</span>
<a name="l00807"></a>00807 <span class="comment">                                 */</span>
<a name="l00808"></a>00808 
<a name="l00809"></a>00809                                 hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#ffefbd33a59a14b8b46406f5aaeaa2f4">fops</a>-&gt;<a class="code" href="structdwc__otg__hcd__function__ops.html#09a989481103de7468cd46ef61ace0ce">complete</a>(hcd, qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#5ba0e393ef9768275db85c00e68be477">priv</a>, qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>, 0);
<a name="l00810"></a>00810                                 <a class="code" href="dwc__otg__hcd_8h.html#19adb6641f95448a956015b2d69ba96a">dwc_otg_hcd_qtd_remove_and_free</a>(hcd, qtd, qh);
<a name="l00811"></a>00811                                 
<a name="l00812"></a>00812                                 <span class="comment">/* </span>
<a name="l00813"></a>00813 <span class="comment">                                 * This check is necessary because urb_dequeue can be called </span>
<a name="l00814"></a>00814 <span class="comment">                                 * from urb complete callback(sound driver example).</span>
<a name="l00815"></a>00815 <span class="comment">                                 * All pending URBs are dequeued there, so no need for</span>
<a name="l00816"></a>00816 <span class="comment">                                 * further processing.</span>
<a name="l00817"></a>00817 <span class="comment">                                 */</span>
<a name="l00818"></a>00818                                 <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#07eca0fa02105ddaa1719387f5558b23">halt_status</a> == DWC_OTG_HC_XFER_URB_DEQUEUE) {   
<a name="l00819"></a>00819                                         <span class="keywordflow">return</span>;
<a name="l00820"></a>00820                                 }
<a name="l00821"></a>00821                                 
<a name="l00822"></a>00822                                 urb_compl = 1;          
<a name="l00823"></a>00823                                 
<a name="l00824"></a>00824                         }
<a name="l00825"></a>00825                         
<a name="l00826"></a>00826                         qh-&gt;<a class="code" href="structdwc__otg__qh.html#6da0f75ffa49c8ffadde42e9618ed8c8">ntd</a>--;
<a name="l00827"></a>00827                         
<a name="l00828"></a>00828                         <span class="comment">/* Stop if IOC requested descriptor reached */</span>
<a name="l00829"></a>00829                         <span class="keywordflow">if</span> (dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#e16a70bba7e2e196189573323c2dbe1c">b_isoc</a>.<a class="code" href="unionhost__dma__desc__sts.html#2efbb549924afd0deb402af9eda4a272">ioc</a>) {
<a name="l00830"></a>00830                                 idx = <a class="code" href="dwc__otg__hcd__ddma_8c.html#c4d25855998839163827c8062bd6fb8b">desclist_idx_inc</a>(idx, qh-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>, hc-&gt;<a class="code" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a>);   
<a name="l00831"></a>00831                                 <span class="keywordflow">goto</span> stop_scan;
<a name="l00832"></a>00832                         }
<a name="l00833"></a>00833                         
<a name="l00834"></a>00834                         idx = <a class="code" href="dwc__otg__hcd__ddma_8c.html#c4d25855998839163827c8062bd6fb8b">desclist_idx_inc</a>(idx, qh-&gt;<a class="code" href="structdwc__otg__qh.html#cdbce86d457f0ea08e2efedc47c9b315">interval</a>, hc-&gt;<a class="code" href="structdwc__hc.html#570b78178975193edb921af1ef36d37b">speed</a>);
<a name="l00835"></a>00835                         
<a name="l00836"></a>00836                         <span class="keywordflow">if</span> (urb_compl)
<a name="l00837"></a>00837                                 <span class="keywordflow">break</span>;
<a name="l00838"></a>00838                 }
<a name="l00839"></a>00839                 <span class="keywordflow">while</span>(idx != qh-&gt;<a class="code" href="structdwc__otg__qh.html#3b20e91c00b1de8d42612a8b1250b403">td_first</a>);
<a name="l00840"></a>00840         }
<a name="l00841"></a>00841 stop_scan:      
<a name="l00842"></a>00842         qh-&gt;<a class="code" href="structdwc__otg__qh.html#3b20e91c00b1de8d42612a8b1250b403">td_first</a> = idx;
<a name="l00843"></a>00843 }
<a name="l00844"></a>00844         
<a name="l00845"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#7a1a6af7f05278f5b7daa3b0a2d2fa4a">00845</a> uint8_t <a class="code" href="dwc__otg__hcd__ddma_8c.html#7a1a6af7f05278f5b7daa3b0a2d2fa4a">update_non_isoc_urb_state_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd,
<a name="l00846"></a>00846                            <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc,
<a name="l00847"></a>00847                            <a class="code" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a> * qtd,
<a name="l00848"></a>00848                            <a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a> * dma_desc,
<a name="l00849"></a>00849                            dwc_otg_halt_status_e halt_status,
<a name="l00850"></a>00850                            uint32_t n_bytes,
<a name="l00851"></a>00851                            uint8_t *xfer_done)
<a name="l00852"></a>00852 {
<a name="l00853"></a>00853 
<a name="l00854"></a>00854         uint16_t remain = hc-&gt;<a class="code" href="structdwc__hc.html#c5088d431f5efc382121f201f5d571aa">ep_is_in</a> ? dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#a8f68a8a5c22c3c1b530400c23083892">n_bytes</a> : 0;
<a name="l00855"></a>00855         <a class="code" href="structdwc__otg__hcd__urb.html">dwc_otg_hcd_urb_t</a> *urb = qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>;
<a name="l00856"></a>00856         
<a name="l00857"></a>00857         
<a name="l00858"></a>00858         <span class="keywordflow">if</span> (halt_status == DWC_OTG_HC_XFER_AHB_ERR) {
<a name="l00859"></a>00859                 urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a> = -DWC_E_IO;
<a name="l00860"></a>00860                 <span class="keywordflow">return</span> 1;
<a name="l00861"></a>00861         }
<a name="l00862"></a>00862         <span class="keywordflow">if</span> (dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#828b019082523c4637758bef38805420">sts</a> == <a class="code" href="dwc__otg__regs_8h.html#175767634e612a1e3dff3207a787d402">DMA_DESC_STS_PKTERR</a>) {
<a name="l00863"></a>00863                 <span class="keywordflow">switch</span> (halt_status) {
<a name="l00864"></a>00864                 <span class="keywordflow">case</span> DWC_OTG_HC_XFER_STALL:
<a name="l00865"></a>00865                         urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a> = -DWC_E_PIPE;
<a name="l00866"></a>00866                         <span class="keywordflow">break</span>;
<a name="l00867"></a>00867                 <span class="keywordflow">case</span> DWC_OTG_HC_XFER_BABBLE_ERR:
<a name="l00868"></a>00868                         urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a> = -DWC_E_OVERFLOW;
<a name="l00869"></a>00869                         <span class="keywordflow">break</span>;
<a name="l00870"></a>00870                 <span class="keywordflow">case</span> DWC_OTG_HC_XFER_XACT_ERR:
<a name="l00871"></a>00871                         urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a> = -DWC_E_PROTOCOL;
<a name="l00872"></a>00872                         <span class="keywordflow">break</span>;
<a name="l00873"></a>00873                 <span class="keywordflow">default</span>:        
<a name="l00874"></a>00874                         DWC_ERROR(<span class="stringliteral">"%s: Unhandled descriptor error status (%d)\n"</span>, __func__,
<a name="l00875"></a>00875                                   halt_status);
<a name="l00876"></a>00876                         <span class="keywordflow">break</span>;
<a name="l00877"></a>00877                 }
<a name="l00878"></a>00878                 <span class="keywordflow">return</span> 1;
<a name="l00879"></a>00879         }
<a name="l00880"></a>00880         
<a name="l00881"></a>00881         <span class="keywordflow">if</span> (dma_desc-&gt;<a class="code" href="structdwc__otg__host__dma__desc.html#1b73b25e9fca51dd00fa0607d57d9e3f">status</a>.<a class="code" href="unionhost__dma__desc__sts.html#a0e53895b927bfa9e322c3a3c0a08b3b">b</a>.<a class="code" href="unionhost__dma__desc__sts.html#1c4cf70718c94a1a847e52d4dd65cbb0">a</a> == 1) {
<a name="l00882"></a>00882                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"Active descriptor encountered on channel %d\n"</span>, hc-&gt;<a class="code" href="structdwc__hc.html#df0c2b93e5c84cfaba6f06eaeaece5a1">hc_num</a>);
<a name="l00883"></a>00883                 <span class="keywordflow">return</span> 0;
<a name="l00884"></a>00884         }
<a name="l00885"></a>00885         
<a name="l00886"></a>00886         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#64e5cd756330f5adab79b25cc8067bdc">DWC_OTG_EP_TYPE_CONTROL</a>) {
<a name="l00887"></a>00887             <span class="keywordflow">if</span> (qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> == DWC_OTG_CONTROL_DATA) {
<a name="l00888"></a>00888                 urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#742c8a97d3867ab89148eae34e0c73a6">actual_length</a> += n_bytes - remain;
<a name="l00889"></a>00889                 <span class="keywordflow">if</span> (remain || urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#742c8a97d3867ab89148eae34e0c73a6">actual_length</a> == urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#dca57de4fdecd894241ce24167206a45">length</a>) {
<a name="l00890"></a>00890                         <span class="comment">/* </span>
<a name="l00891"></a>00891 <span class="comment">                         * For Control Data stage do not set urb-&gt;status=0 to prevent</span>
<a name="l00892"></a>00892 <span class="comment">                         * URB callback. Set it when Status phase done. See below.</span>
<a name="l00893"></a>00893 <span class="comment">                         */</span>
<a name="l00894"></a>00894                         *xfer_done = 1;
<a name="l00895"></a>00895                 }               
<a name="l00896"></a>00896             
<a name="l00897"></a>00897             }
<a name="l00898"></a>00898             <span class="keywordflow">else</span> <span class="keywordflow">if</span> (qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> == DWC_OTG_CONTROL_STATUS) {
<a name="l00899"></a>00899                 urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a> = 0;
<a name="l00900"></a>00900                 *xfer_done = 1;
<a name="l00901"></a>00901             }
<a name="l00902"></a>00902             <span class="comment">/* No handling for SETUP stage */</span>
<a name="l00903"></a>00903 
<a name="l00904"></a>00904         }
<a name="l00905"></a>00905         <span class="keywordflow">else</span> { 
<a name="l00906"></a>00906             <span class="comment">/* BULK and INTR */</span>
<a name="l00907"></a>00907             urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#742c8a97d3867ab89148eae34e0c73a6">actual_length</a> += n_bytes - remain;
<a name="l00908"></a>00908             <span class="keywordflow">if</span> (remain || urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#742c8a97d3867ab89148eae34e0c73a6">actual_length</a> == urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#dca57de4fdecd894241ce24167206a45">length</a>) {
<a name="l00909"></a>00909                 urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a> = 0;
<a name="l00910"></a>00910                 *xfer_done = 1;
<a name="l00911"></a>00911             }
<a name="l00912"></a>00912         }
<a name="l00913"></a>00913 
<a name="l00914"></a>00914         <span class="keywordflow">return</span> 0;
<a name="l00915"></a>00915 }
<a name="l00916"></a>00916 
<a name="l00917"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#3551cf23294204324754fca2da9a99d1">00917</a> <span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd__ddma_8c.html#3551cf23294204324754fca2da9a99d1">complete_non_isoc_xfer_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> * hcd,
<a name="l00918"></a>00918                                         <a class="code" href="structdwc__hc.html">dwc_hc_t</a> * hc,
<a name="l00919"></a>00919                                         <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> * hc_regs,
<a name="l00920"></a>00920                                         dwc_otg_halt_status_e halt_status)
<a name="l00921"></a>00921 {
<a name="l00922"></a>00922         <a class="code" href="structdwc__otg__hcd__urb.html">dwc_otg_hcd_urb_t</a>       *urb = NULL;
<a name="l00923"></a>00923         <a class="code" href="structdwc__otg__qtd.html">dwc_otg_qtd_t</a>           *qtd, *qtd_tmp;
<a name="l00924"></a>00924         <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a>            *qh;
<a name="l00925"></a>00925         <a class="code" href="structdwc__otg__host__dma__desc.html">dwc_otg_host_dma_desc_t</a> *dma_desc;
<a name="l00926"></a>00926         uint32_t                n_bytes, n_desc, i;
<a name="l00927"></a>00927         uint8_t                 failed = 0, xfer_done;
<a name="l00928"></a>00928         
<a name="l00929"></a>00929         n_desc = 0;
<a name="l00930"></a>00930         
<a name="l00931"></a>00931         qh = hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>;
<a name="l00932"></a>00932 
<a name="l00933"></a>00933         
<a name="l00934"></a>00934         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#07eca0fa02105ddaa1719387f5558b23">halt_status</a> == DWC_OTG_HC_XFER_URB_DEQUEUE) {
<a name="l00935"></a>00935                 DWC_CIRCLEQ_FOREACH_SAFE(qtd, qtd_tmp, &amp;hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>, qtd_list_entry) {
<a name="l00936"></a>00936                         qtd-&gt;in_process = 0;
<a name="l00937"></a>00937                 }
<a name="l00938"></a>00938                 <span class="keywordflow">return</span>;
<a name="l00939"></a>00939         }
<a name="l00940"></a>00940         
<a name="l00941"></a>00941         DWC_CIRCLEQ_FOREACH_SAFE(qtd, qtd_tmp, &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>, qtd_list_entry) {
<a name="l00942"></a>00942                 
<a name="l00943"></a>00943                 urb = qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#7e7767808e8eb9d71de0db00f57553f9">urb</a>;
<a name="l00944"></a>00944 
<a name="l00945"></a>00945                 n_bytes = 0; 
<a name="l00946"></a>00946                 xfer_done = 0; 
<a name="l00947"></a>00947                 
<a name="l00948"></a>00948                 <span class="keywordflow">for</span> (i = 0; i &lt; qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#ef3021e617cf1f448bd23b1f7ab3859b">n_desc</a>; i++) {
<a name="l00949"></a>00949                         dma_desc = &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#0e5f35688e54ba97054a1a7576e81150">desc_list</a>[n_desc];
<a name="l00950"></a>00950                 
<a name="l00951"></a>00951                         n_bytes = qh-&gt;<a class="code" href="structdwc__otg__qh.html#6b625d870c7854ccaff5c28fad87482a">n_bytes</a>[n_desc];
<a name="l00952"></a>00952                         
<a name="l00953"></a>00953                         
<a name="l00954"></a>00954                         failed = <a class="code" href="dwc__otg__hcd__ddma_8c.html#7a1a6af7f05278f5b7daa3b0a2d2fa4a">update_non_isoc_urb_state_ddma</a>(hcd, hc, qtd, dma_desc, 
<a name="l00955"></a>00955                                                                 halt_status, n_bytes, &amp;xfer_done);
<a name="l00956"></a>00956                         
<a name="l00957"></a>00957                         <span class="keywordflow">if</span> (failed || (xfer_done &amp;&amp; (urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a> != -DWC_E_IN_PROGRESS))) {
<a name="l00958"></a>00958                                 
<a name="l00959"></a>00959                                 hcd-&gt;<a class="code" href="structdwc__otg__hcd.html#ffefbd33a59a14b8b46406f5aaeaa2f4">fops</a>-&gt;<a class="code" href="structdwc__otg__hcd__function__ops.html#09a989481103de7468cd46ef61ace0ce">complete</a>(hcd, urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#5ba0e393ef9768275db85c00e68be477">priv</a>, urb, urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#101e4a6762b9911cdb85768890fa1210">status</a>);
<a name="l00960"></a>00960                                 <a class="code" href="dwc__otg__hcd_8h.html#19adb6641f95448a956015b2d69ba96a">dwc_otg_hcd_qtd_remove_and_free</a>(hcd, qtd, qh);
<a name="l00961"></a>00961 
<a name="l00962"></a>00962                                 <span class="keywordflow">if</span> (failed)
<a name="l00963"></a>00963                                         <span class="keywordflow">goto</span> stop_scan;
<a name="l00964"></a>00964                         }
<a name="l00965"></a>00965                         <span class="keywordflow">else</span> <span class="keywordflow">if</span> (qh-&gt;<a class="code" href="structdwc__otg__qh.html#98b78ffd8dbc01be44b302e873e73a82">ep_type</a> == UE_CONTROL) {
<a name="l00966"></a>00966                                 <span class="keywordflow">if</span> (qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> == DWC_OTG_CONTROL_SETUP) {
<a name="l00967"></a>00967                                         <span class="keywordflow">if</span> (urb-&gt;<a class="code" href="structdwc__otg__hcd__urb.html#dca57de4fdecd894241ce24167206a45">length</a> &gt; 0) {
<a name="l00968"></a>00968                                                 qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> = DWC_OTG_CONTROL_DATA;
<a name="l00969"></a>00969                                         } <span class="keywordflow">else</span> {
<a name="l00970"></a>00970                                                 qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> = DWC_OTG_CONTROL_STATUS;
<a name="l00971"></a>00971                                         }
<a name="l00972"></a>00972                                         <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Control setup transaction done\n"</span>);
<a name="l00973"></a>00973                                 }
<a name="l00974"></a>00974                                 <span class="keywordflow">else</span> <span class="keywordflow">if</span>(qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> == DWC_OTG_CONTROL_DATA) {
<a name="l00975"></a>00975                                         <span class="keywordflow">if</span> (xfer_done) {
<a name="l00976"></a>00976                                                 qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#5189ec9c992974d20477481eaf96d0bb">control_phase</a> = DWC_OTG_CONTROL_STATUS;
<a name="l00977"></a>00977                                                 <a class="code" href="dwc__otg__dbg_8h.html#ed38f5a57cb756e97a17c0926cc9a10e">DWC_DEBUGPL</a>(<a class="code" href="dwc__otg__dbg_8h.html#39931d908ba215b3d5d590e42d8408b5">DBG_HCDV</a>, <span class="stringliteral">"  Control data transfer done\n"</span>);
<a name="l00978"></a>00978                                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (i+1 == qtd-&gt;<a class="code" href="structdwc__otg__qtd.html#ef3021e617cf1f448bd23b1f7ab3859b">n_desc</a>){
<a name="l00979"></a>00979                                                 <span class="comment">/* </span>
<a name="l00980"></a>00980 <span class="comment">                                                 * Last descriptor for Control data stage which is</span>
<a name="l00981"></a>00981 <span class="comment">                                                 * not completed yet.</span>
<a name="l00982"></a>00982 <span class="comment">                                                 */</span>     
<a name="l00983"></a>00983                                                 <a class="code" href="dwc__otg__hcd_8h.html#8bce109004d7869bfdd9aa1075c6bd2c">dwc_otg_hcd_save_data_toggle</a>(hc, hc_regs, qtd);
<a name="l00984"></a>00984                                         }
<a name="l00985"></a>00985                                 }
<a name="l00986"></a>00986                         }
<a name="l00987"></a>00987                         
<a name="l00988"></a>00988                         n_desc++;
<a name="l00989"></a>00989                 }
<a name="l00990"></a>00990                 
<a name="l00991"></a>00991         }
<a name="l00992"></a>00992         
<a name="l00993"></a>00993 stop_scan:      
<a name="l00994"></a>00994         
<a name="l00995"></a>00995         <span class="keywordflow">if</span> (qh-&gt;ep_type != UE_CONTROL) {
<a name="l00996"></a>00996                 <span class="comment">/* </span>
<a name="l00997"></a>00997 <span class="comment">                 * Resetting the data toggle for bulk</span>
<a name="l00998"></a>00998 <span class="comment">                 * and interrupt endpoints in case of stall. See handle_hc_stall_intr() </span>
<a name="l00999"></a>00999 <span class="comment">                 */</span>     
<a name="l01000"></a>01000                 <span class="keywordflow">if</span> (halt_status == DWC_OTG_HC_XFER_STALL) {     
<a name="l01001"></a>01001                         qh-&gt;data_toggle = <a class="code" href="dwc__otg__cil_8h.html#0e843d08e80c29e82962ce9170a02a52">DWC_OTG_HC_PID_DATA0</a>; 
<a name="l01002"></a>01002                 }
<a name="l01003"></a>01003                 <span class="keywordflow">else</span> {
<a name="l01004"></a>01004                         <a class="code" href="dwc__otg__hcd_8h.html#8bce109004d7869bfdd9aa1075c6bd2c">dwc_otg_hcd_save_data_toggle</a>(hc, hc_regs, qtd);
<a name="l01005"></a>01005                 }
<a name="l01006"></a>01006         }
<a name="l01007"></a>01007         
<a name="l01008"></a>01008         <span class="keywordflow">if</span> (halt_status == DWC_OTG_HC_XFER_COMPLETE) {
<a name="l01009"></a>01009                 <a class="code" href="unionhcint__data.html">hcint_data_t</a> hcint;
<a name="l01010"></a>01010                 hcint.<a class="code" href="unionhcint__data.html#05a82fa7693f875622db744716d7f73e">d32</a> = dwc_read_reg32(&amp;hc_regs-&gt;hcint);
<a name="l01011"></a>01011                 <span class="keywordflow">if</span> (hcint.<a class="code" href="unionhcint__data.html#3ab6af507f45d91a7898dd711f4368ee">b</a>.<a class="code" href="unionhcint__data.html#755e54c3dfded3653447dfdd63fd8b6a">nyet</a>) {
<a name="l01012"></a>01012                         <span class="comment">/*</span>
<a name="l01013"></a>01013 <span class="comment">                         * Got a NYET on the last transaction of the transfer. It</span>
<a name="l01014"></a>01014 <span class="comment">                         * means that the endpoint should be in the PING state at the</span>
<a name="l01015"></a>01015 <span class="comment">                         * beginning of the next transfer.</span>
<a name="l01016"></a>01016 <span class="comment">                         */</span>
<a name="l01017"></a>01017                         qh-&gt;ping_state = 1;
<a name="l01018"></a>01018                         <a class="code" href="dwc__otg__cil_8h.html#071cb1f3f29f9a52775e9fff270b1c7c">clear_hc_int</a>(hc_regs, nyet);
<a name="l01019"></a>01019                 }
<a name="l01020"></a>01020 
<a name="l01021"></a>01021         }
<a name="l01022"></a>01022 
<a name="l01023"></a>01023 }
<a name="l01024"></a>01024 
<a name="l01042"></a><a class="code" href="dwc__otg__hcd__ddma_8c.html#ca94cde3142ff1121bb0ff9bd44fa762">01042</a> <span class="keywordtype">void</span> <a class="code" href="dwc__otg__hcd_8h.html#ca94cde3142ff1121bb0ff9bd44fa762">dwc_otg_hcd_complete_xfer_ddma</a>(<a class="code" href="structdwc__otg__hcd.html">dwc_otg_hcd_t</a> *hcd,
<a name="l01043"></a>01043                             <a class="code" href="structdwc__hc.html">dwc_hc_t</a> *hc,
<a name="l01044"></a>01044                             <a class="code" href="structdwc__otg__hc__regs.html">dwc_otg_hc_regs_t</a> *hc_regs,
<a name="l01045"></a>01045                             dwc_otg_halt_status_e halt_status)
<a name="l01046"></a>01046 {
<a name="l01047"></a>01047         uint8_t continue_isoc_xfer = 0;
<a name="l01048"></a>01048         <a class="code" href="dwc__otg__hcd_8h.html#92c49783eebc5bcffa8b8a51c2127be9">dwc_otg_transaction_type_e</a> tr_type;
<a name="l01049"></a>01049         <a class="code" href="structdwc__otg__qh.html">dwc_otg_qh_t</a> *qh = hc-&gt;<a class="code" href="structdwc__hc.html#d338f8db131745d9921f51c30f26cd3c">qh</a>;
<a name="l01050"></a>01050         
<a name="l01051"></a>01051         <span class="keywordflow">if</span> (hc-&gt;<a class="code" href="structdwc__hc.html#e6169fbc92e4d79686097742ad646f5c">ep_type</a> == <a class="code" href="dwc__otg__cil_8h.html#152a3a5e1433bd2197672f0b5105e7a4">DWC_OTG_EP_TYPE_ISOC</a>) {
<a name="l01052"></a>01052 
<a name="l01053"></a>01053                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#aad342d0a6056bbc5645809f24ac8507">complete_isoc_xfer_ddma</a>(hcd, hc, hc_regs, halt_status);
<a name="l01054"></a>01054                 
<a name="l01055"></a>01055                 <span class="comment">/* Release the channel if halted or session completed */</span>        
<a name="l01056"></a>01056                 <span class="keywordflow">if</span> (halt_status != DWC_OTG_HC_XFER_COMPLETE ||
<a name="l01057"></a>01057                                 DWC_CIRCLEQ_EMPTY(&amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>)) {
<a name="l01058"></a>01058 
<a name="l01059"></a>01059                         <span class="comment">/* Halt the channel if session completed */</span>     
<a name="l01060"></a>01060                         <span class="keywordflow">if</span> (halt_status == DWC_OTG_HC_XFER_COMPLETE) {
<a name="l01061"></a>01061                                 <a class="code" href="dwc__otg__cil_8c.html#de044bf6b96c1bac92259a447ae85c0f">dwc_otg_hc_halt</a>(hcd-&gt;core_if, hc, halt_status);
<a name="l01062"></a>01062                         }       
<a name="l01063"></a>01063                         
<a name="l01064"></a>01064                         <a class="code" href="dwc__otg__hcd__ddma_8c.html#060f60ac2e210b5da3bbe379674d2012">release_channel_ddma</a>(hcd, qh);
<a name="l01065"></a>01065                         <a class="code" href="dwc__otg__hcd_8h.html#506b89b01ee7692885daff1c17c894f8">dwc_otg_hcd_qh_remove</a>(hcd, qh);
<a name="l01066"></a>01066                 }
<a name="l01067"></a>01067                 <span class="keywordflow">else</span> {
<a name="l01068"></a>01068                         <span class="comment">/* Keep in assigned schedule to continue transfer */</span>
<a name="l01069"></a>01069                         DWC_LIST_MOVE_HEAD(&amp;hcd-&gt;periodic_sched_assigned,
<a name="l01070"></a>01070                                            &amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#3e1cb9863dc72139e1832c04244c25ff">qh_list_entry</a>);
<a name="l01071"></a>01071                         continue_isoc_xfer = 1;
<a name="l01072"></a>01072                                 
<a name="l01073"></a>01073                 }
<a name="l01077"></a>01077         }
<a name="l01078"></a>01078         <span class="keywordflow">else</span> {
<a name="l01079"></a>01079                 <span class="comment">/* Scan descriptor list to complete the URB(s), then release the channel */</span>     
<a name="l01080"></a>01080                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#3551cf23294204324754fca2da9a99d1">complete_non_isoc_xfer_ddma</a>(hcd, hc, hc_regs, halt_status);
<a name="l01081"></a>01081                 
<a name="l01082"></a>01082                 <a class="code" href="dwc__otg__hcd__ddma_8c.html#060f60ac2e210b5da3bbe379674d2012">release_channel_ddma</a>(hcd, qh);
<a name="l01083"></a>01083                 
<a name="l01084"></a>01084                 <a class="code" href="dwc__otg__hcd_8h.html#506b89b01ee7692885daff1c17c894f8">dwc_otg_hcd_qh_remove</a>(hcd, qh);
<a name="l01085"></a>01085                 
<a name="l01086"></a>01086                 <span class="keywordflow">if</span> (!DWC_CIRCLEQ_EMPTY(&amp;qh-&gt;<a class="code" href="structdwc__otg__qh.html#9567d266da8e796d3467fb16ae867f8e">qtd_list</a>)) {
<a name="l01087"></a>01087                         <span class="comment">/* Add back to inactive non-periodic schedule on normal completion */</span>
<a name="l01088"></a>01088                         <a class="code" href="dwc__otg__hcd_8h.html#75cad4c6010d88086ddedf739db55d6b">dwc_otg_hcd_qh_add</a>(hcd, qh);
<a name="l01089"></a>01089                 }
<a name="l01090"></a>01090         
<a name="l01091"></a>01091 
<a name="l01092"></a>01092         }
<a name="l01093"></a>01093         tr_type = <a class="code" href="dwc__otg__hcd_8c.html#96cc299f4f0478187ed7ba49b975ffc3">dwc_otg_hcd_select_transactions</a>(hcd);
<a name="l01094"></a>01094         <span class="keywordflow">if</span> (tr_type != DWC_OTG_TRANSACTION_NONE || continue_isoc_xfer) {
<a name="l01095"></a>01095                 <span class="keywordflow">if</span> (continue_isoc_xfer) {
<a name="l01096"></a>01096                         <span class="keywordflow">if</span> (tr_type == DWC_OTG_TRANSACTION_NONE) {
<a name="l01097"></a>01097                                 tr_type = DWC_OTG_TRANSACTION_PERIODIC;
<a name="l01098"></a>01098                         } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (tr_type == DWC_OTG_TRANSACTION_NON_PERIODIC) {
<a name="l01099"></a>01099                                 tr_type = DWC_OTG_TRANSACTION_ALL;
<a name="l01100"></a>01100                         }
<a name="l01101"></a>01101                 }
<a name="l01102"></a>01102                 <a class="code" href="dwc__otg__hcd_8c.html#2f57bf2fc3013d63101f112702b913a0">dwc_otg_hcd_queue_transactions</a>(hcd, tr_type);
<a name="l01103"></a>01103         }
<a name="l01104"></a>01104 }
<a name="l01105"></a>01105         
<a name="l01106"></a>01106 <span class="preprocessor">#endif  </span><span class="comment">/* DWC_DEVICE_ONLY */</span>
</pre></div><hr size="1"><address style="align: right;"><small>Generated on Tue May 5 02:22:48 2009 for DesignWare USB 2.0 OTG Controller (DWC_otg) Device Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
