Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 19 18:04:48 2021
| Host         : OliversXPS running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file homeAutoCtrl_top_timing_summary_routed.rpt -pb homeAutoCtrl_top_timing_summary_routed.pb -rpx homeAutoCtrl_top_timing_summary_routed.rpx -warn_on_violation
| Design       : homeAutoCtrl_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.484        0.000                      0                  522        0.214        0.000                      0                  522        4.500        0.000                       0                   282  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.484        0.000                      0                  522        0.214        0.000                      0                  522        4.500        0.000                       0                   282  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.828ns (16.467%)  route 4.200ns (83.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.537    10.187    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[0]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y0           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.828ns (16.467%)  route 4.200ns (83.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.537    10.187    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[1]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y0           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.828ns (16.467%)  route 4.200ns (83.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.537    10.187    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[2]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y0           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 0.828ns (16.467%)  route 4.200ns (83.533%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.537    10.187    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y0           FDRE                                         r  de_Center/beatEvent/count_reg[3]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y0           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.187    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.828ns (16.942%)  route 4.059ns (83.058%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.396    10.047    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[4]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.828ns (16.942%)  route 4.059ns (83.058%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.396    10.047    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[5]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.828ns (16.942%)  route 4.059ns (83.058%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.396    10.047    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[6]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 de_Center/beatEvent/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_Center/beatEvent/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.887ns  (logic 0.828ns (16.942%)  route 4.059ns (83.058%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.638     5.159    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y3           FDRE                                         r  de_Center/beatEvent/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  de_Center/beatEvent/count_reg[12]/Q
                         net (fo=2, routed)           1.014     6.630    de_Center/beatEvent/count_reg[12]
    SLICE_X1Y3           LUT6 (Prop_lut6_I2_O)        0.124     6.754 r  de_Center/beatEvent/pipeline[0]_i_2/O
                         net (fo=1, routed)           0.797     7.551    de_Center/beatEvent/pipeline[0]_i_2_n_0
    SLICE_X1Y2           LUT6 (Prop_lut6_I0_O)        0.124     7.675 r  de_Center/beatEvent/pipeline[0]_i_1/O
                         net (fo=4, routed)           0.851     8.526    de_Center/beatEvent/beat_2
    SLICE_X4Y5           LUT5 (Prop_lut5_I4_O)        0.124     8.650 r  de_Center/beatEvent/count[0]_i_1/O
                         net (fo=21, routed)          1.396    10.047    de_Center/beatEvent/count[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.520    14.861    de_Center/beatEvent/sysclk_IBUF_BUFG
    SLICE_X0Y1           FDRE                                         r  de_Center/beatEvent/count_reg[7]/C
                         clock pessimism              0.274    15.135    
                         clock uncertainty           -0.035    15.100    
    SLICE_X0Y1           FDRE (Setup_fdre_C_R)       -0.429    14.671    de_Center/beatEvent/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.671    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 temperatureController/roomTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperatureController/roomTemp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.368ns (26.664%)  route 3.762ns (73.336%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.566     5.087    temperatureController/sysclk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  temperatureController/roomTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  temperatureController/roomTemp_reg[0]/Q
                         net (fo=11, routed)          1.189     6.794    temperatureController/p_0_in[4]
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.150     6.944 f  temperatureController/FSM_sequential_state[0]_i_11/O
                         net (fo=1, routed)           0.469     7.413    temperatureController/FSM_sequential_state[0]_i_11_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.328     7.741 r  temperatureController/FSM_sequential_state[0]_i_8/O
                         net (fo=2, routed)           0.578     8.319    temperatureController/FSM_sequential_state[0]_i_8_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  temperatureController/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.726     9.169    temperatureController/FSM_sequential_state[0]_i_5_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.293 r  temperatureController/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.314     9.608    temperatureController/one_Hz_hb/roomTemp_reg[0]
    SLICE_X12Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  temperatureController/one_Hz_hb/roomTemp[3]_i_1/O
                         net (fo=4, routed)           0.486    10.218    temperatureController/one_Hz_hb_n_0
    SLICE_X12Y13         FDRE                                         r  temperatureController/roomTemp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445    14.786    temperatureController/sysclk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  temperatureController/roomTemp_reg[1]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y13         FDRE (Setup_fdre_C_CE)      -0.169    14.856    temperatureController/roomTemp_reg[1]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.638    

Slack (MET) :             4.638ns  (required time - arrival time)
  Source:                 temperatureController/roomTemp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temperatureController/roomTemp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.368ns (26.664%)  route 3.762ns (73.336%))
  Logic Levels:           5  (LUT2=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.566     5.087    temperatureController/sysclk_IBUF_BUFG
    SLICE_X12Y11         FDRE                                         r  temperatureController/roomTemp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y11         FDRE (Prop_fdre_C_Q)         0.518     5.605 f  temperatureController/roomTemp_reg[0]/Q
                         net (fo=11, routed)          1.189     6.794    temperatureController/p_0_in[4]
    SLICE_X12Y12         LUT2 (Prop_lut2_I0_O)        0.150     6.944 f  temperatureController/FSM_sequential_state[0]_i_11/O
                         net (fo=1, routed)           0.469     7.413    temperatureController/FSM_sequential_state[0]_i_11_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I1_O)        0.328     7.741 r  temperatureController/FSM_sequential_state[0]_i_8/O
                         net (fo=2, routed)           0.578     8.319    temperatureController/FSM_sequential_state[0]_i_8_n_0
    SLICE_X12Y11         LUT6 (Prop_lut6_I0_O)        0.124     8.443 r  temperatureController/FSM_sequential_state[0]_i_5/O
                         net (fo=1, routed)           0.726     9.169    temperatureController/FSM_sequential_state[0]_i_5_n_0
    SLICE_X12Y12         LUT6 (Prop_lut6_I3_O)        0.124     9.293 r  temperatureController/FSM_sequential_state[0]_i_2/O
                         net (fo=2, routed)           0.314     9.608    temperatureController/one_Hz_hb/roomTemp_reg[0]
    SLICE_X12Y10         LUT6 (Prop_lut6_I0_O)        0.124     9.732 r  temperatureController/one_Hz_hb/roomTemp[3]_i_1/O
                         net (fo=4, routed)           0.486    10.218    temperatureController/one_Hz_hb_n_0
    SLICE_X12Y13         FDRE                                         r  temperatureController/roomTemp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         1.445    14.786    temperatureController/sysclk_IBUF_BUFG
    SLICE_X12Y13         FDRE                                         r  temperatureController/roomTemp_reg[2]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X12Y13         FDRE (Setup_fdre_C_CE)      -0.169    14.856    temperatureController/roomTemp_reg[2]
  -------------------------------------------------------------------
                         required time                         14.856    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  4.638    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 garageController/delay_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/delay_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.592     1.475    garageController/sysclk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  garageController/delay_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.164     1.639 r  garageController/delay_reg[1]/Q
                         net (fo=2, routed)           0.126     1.765    garageController/delay[1]
    SLICE_X6Y8           LUT4 (Prop_lut4_I0_O)        0.045     1.810 r  garageController/delay[1]_i_1/O
                         net (fo=1, routed)           0.000     1.810    garageController/delay[1]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  garageController/delay_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     1.990    garageController/sysclk_IBUF_BUFG
    SLICE_X6Y8           FDRE                                         r  garageController/delay_reg[1]/C
                         clock pessimism             -0.515     1.475    
    SLICE_X6Y8           FDRE (Hold_fdre_C_D)         0.121     1.596    garageController/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 de_East/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spot_East/delayed_spot_in_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.183%)  route 0.150ns (41.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.564     1.447    de_East/sysclk_IBUF_BUFG
    SLICE_X8Y10          FDRE                                         r  de_East/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  de_East/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.150     1.761    de_East/pipeline_reg_n_0_[0]
    SLICE_X8Y9           LUT3 (Prop_lut3_I0_O)        0.045     1.806 r  de_East/delayed_spot_in_i_1__1/O
                         net (fo=1, routed)           0.000     1.806    spot_East/de_btn_E
    SLICE_X8Y9           FDRE                                         r  spot_East/delayed_spot_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.835     1.962    spot_East/sysclk_IBUF_BUFG
    SLICE_X8Y9           FDRE                                         r  spot_East/delayed_spot_in_reg/C
                         clock pessimism             -0.498     1.464    
    SLICE_X8Y9           FDRE (Hold_fdre_C_D)         0.120     1.584    spot_East/delayed_spot_in_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 garageController/prevstate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/prevstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.477    garageController/sysclk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  garageController/prevstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  garageController/prevstate_reg[0]/Q
                         net (fo=2, routed)           0.174     1.815    garageController/prevstate_reg[2]_0[0]
    SLICE_X2Y7           LUT4 (Prop_lut4_I3_O)        0.043     1.858 r  garageController/prevstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    garageController/prevstate[0]_i_1_n_0
    SLICE_X2Y7           FDRE                                         r  garageController/prevstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.865     1.992    garageController/sysclk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  garageController/prevstate_reg[0]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X2Y7           FDRE (Hold_fdre_C_D)         0.133     1.610    garageController/prevstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 garageController/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.211%)  route 0.177ns (48.789%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.592     1.475    garageController/sysclk_IBUF_BUFG
    SLICE_X5Y7           FDRE                                         r  garageController/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y7           FDRE (Prop_fdre_C_Q)         0.141     1.616 f  garageController/state_reg[1]/Q
                         net (fo=21, routed)          0.177     1.793    garageController/state[1]
    SLICE_X5Y8           LUT6 (Prop_lut6_I5_O)        0.045     1.838 r  garageController/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.838    garageController/state[0]_i_1__0_n_0
    SLICE_X5Y8           FDRE                                         r  garageController/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.863     1.990    garageController/sysclk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  garageController/state_reg[0]/C
                         clock pessimism             -0.499     1.491    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.092     1.583    garageController/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.252ns (69.032%)  route 0.113ns (30.968%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.567     1.450    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  lightController/one_Hz_hb/count_reg[2]/Q
                         net (fo=2, routed)           0.113     1.704    lightController/one_Hz_hb/count_reg[2]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  lightController/one_Hz_hb/count_reg[0]_i_2__5/O[2]
                         net (fo=1, routed)           0.000     1.815    lightController/one_Hz_hb/count_reg[0]_i_2__5_n_5
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.837     1.964    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[2]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    lightController/one_Hz_hb/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.251ns (68.748%)  route 0.114ns (31.252%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.567     1.450    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  lightController/one_Hz_hb/count_reg[1]/Q
                         net (fo=2, routed)           0.114     1.705    lightController/one_Hz_hb/count_reg[1]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.815 r  lightController/one_Hz_hb/count_reg[0]_i_2__5/O[1]
                         net (fo=1, routed)           0.000     1.815    lightController/one_Hz_hb/count_reg[0]_i_2__5_n_6
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.837     1.964    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    lightController/one_Hz_hb/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 garageController/this_hearbeat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            garageController/this_hearbeat/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.489%)  route 0.120ns (30.511%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.594     1.477    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  garageController/this_hearbeat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y0           FDRE (Prop_fdre_C_Q)         0.164     1.641 r  garageController/this_hearbeat/count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.761    garageController/this_hearbeat/count_reg[2]
    SLICE_X6Y0           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  garageController/this_hearbeat/count_reg[0]_i_2__8/O[2]
                         net (fo=1, routed)           0.000     1.871    garageController/this_hearbeat/count_reg[0]_i_2__8_n_5
    SLICE_X6Y0           FDRE                                         r  garageController/this_hearbeat/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.865     1.992    garageController/this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X6Y0           FDRE                                         r  garageController/this_hearbeat/count_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X6Y0           FDRE (Hold_fdre_C_D)         0.134     1.611    garageController/this_hearbeat/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 this_hearbeat/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            this_hearbeat/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.274ns (69.478%)  route 0.120ns (30.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.567     1.450    this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  this_hearbeat/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y0          FDRE (Prop_fdre_C_Q)         0.164     1.614 r  this_hearbeat/count_reg[2]/Q
                         net (fo=2, routed)           0.120     1.734    this_hearbeat/count_reg[2]
    SLICE_X10Y0          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  this_hearbeat/count_reg[0]_i_2__4/O[2]
                         net (fo=1, routed)           0.000     1.844    this_hearbeat/count_reg[0]_i_2__4_n_5
    SLICE_X10Y0          FDRE                                         r  this_hearbeat/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.837     1.964    this_hearbeat/sysclk_IBUF_BUFG
    SLICE_X10Y0          FDRE                                         r  this_hearbeat/count_reg[2]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X10Y0          FDRE (Hold_fdre_C_D)         0.134     1.584    this_hearbeat/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 lightController/one_Hz_hb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lightController/one_Hz_hb/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.567     1.450    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y0           FDRE (Prop_fdre_C_Q)         0.141     1.591 r  lightController/one_Hz_hb/count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.708    lightController/one_Hz_hb/count_reg[3]
    SLICE_X9Y0           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.816 r  lightController/one_Hz_hb/count_reg[0]_i_2__5/O[3]
                         net (fo=1, routed)           0.000     1.816    lightController/one_Hz_hb/count_reg[0]_i_2__5_n_4
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.837     1.964    lightController/one_Hz_hb/sysclk_IBUF_BUFG
    SLICE_X9Y0           FDRE                                         r  lightController/one_Hz_hb/count_reg[3]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X9Y0           FDRE (Hold_fdre_C_D)         0.105     1.555    lightController/one_Hz_hb/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 de_East/beatEvent/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            de_East/beatEvent/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.564     1.447    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  de_East/beatEvent/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y10          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  de_East/beatEvent/count_reg[15]/Q
                         net (fo=2, routed)           0.117     1.705    de_East/beatEvent/count_reg[15]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  de_East/beatEvent/count_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.813    de_East/beatEvent/count_reg[12]_i_1__1_n_4
    SLICE_X9Y10          FDRE                                         r  de_East/beatEvent/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=281, routed)         0.834     1.961    de_East/beatEvent/sysclk_IBUF_BUFG
    SLICE_X9Y10          FDRE                                         r  de_East/beatEvent/count_reg[15]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X9Y10          FDRE (Hold_fdre_C_D)         0.105     1.552    de_East/beatEvent/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y0     de_Center/beatEvent/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     de_Center/beatEvent/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     de_Center/beatEvent/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y3     de_Center/beatEvent/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     de_Center/beatEvent/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     de_Center/beatEvent/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y1     de_Center/beatEvent/count_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     de_Center/beatEvent/count_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y2     de_Center/beatEvent/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    de_East/beatEvent/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    de_East/beatEvent/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y11    de_East/beatEvent/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y12    de_East/beatEvent/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   displayCtrl/one_kHz_beat/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   displayCtrl/one_kHz_beat/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   displayCtrl/one_kHz_beat/count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   displayCtrl/one_kHz_beat/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   displayCtrl/one_kHz_beat/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y13   displayCtrl/one_kHz_beat/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y0     de_Center/beatEvent/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     de_Center/beatEvent/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     de_Center/beatEvent/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y3     de_Center/beatEvent/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     de_Center/beatEvent/count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     de_Center/beatEvent/count_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y1     de_Center/beatEvent/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     de_Center/beatEvent/count_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y2     de_Center/beatEvent/count_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y7     de_East/beatEvent/count_reg[1]/C



