# Computer-Architecture-Lab-IUST
My solutions to IUST's Computer Architecture Laboratory, Fall 2022, Dr. Mohabbati.

## <img width="20" height="20" src="https://img.icons8.com/external-kiranshastry-lineal-kiranshastry/64/41b883/external-idea-advertising-kiranshastry-lineal-kiranshastry-3.png" alt="introduction"/> Introduction
- Description: An Introduction PDF file providing an overview of the Computer Architecture Lab.
- [Link to Introduction.pdf](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Introduction.pdf)

## <img width="20" height="20" src="https://img.icons8.com/wired/64/41b883/test-passed.png" alt="test-passed"/> Final Exam
- Description: The final exam in PDF format.
- [Link to Final-Exam.pdf](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Final-Exam.pdf)

## <img width="20" height="20" src="https://img.icons8.com/ios/50/41b883/homework.png" alt="homework"/> Lab Sessions
### Session1
- Description: Implementation of basic logic gates (or, and, xor), a half adder, and a full adder using two half adders.
- Code: [Link to Session1 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session1/Codes)
- [Link to Session1 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session1/Report.pdf)
- [Link to Session1 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session1/S1.pdf)

### Session2
- Description: Implementation of MUX2TO1, MUX4TO1 using MUX2TO1, DECODER2TO4, ENCODER4TO2, and a 7-segment display.
- Code: [Link to Session2 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session2/Codes)
- [Link to Session2 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session2/Report.pdf)
- [Link to Session2 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session2/S2.pdf)

### Session3
- Description: Implementation of D Flip Flop, JK Flip Flop, and T Flip Flop along with their test benches.
- Code: [Link to Session3 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session3/Codes)
- [Link to Session3 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session3/Report.pdf)
- [Link to Session3 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session3/S3.pdf)

### Session4
- Description: Implementation of a Synchronous Decimal Count Up Counter Using T Flip Flop and a 4-bit binary down counter, along with their test benches.
- Code: [Link to Session4 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session4/Codes)
- [Link to Session4 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session4/Report.pdf)
- [Link to Session4 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session4/S4.pdf)

### Session5
- Description: Implementation of 4-bit shift registers in different configurations (PIPO, PISO, SISO, SIPO) and their test benches.
- Code: [Link to Session5 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session5/Codes)
- [Link to Session5 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session5/Report.pdf)
- [Link to Session5 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session5/S5.pdf)

### Session6
- Description: Implementation of Moore and Mealy state machines to accept the "0110" string and their test benches.
- Code: [Link to Session6 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session6/Codes)
- [Link to Session6 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session6/Report.pdf)
- [Link to Session6 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session6/S6.pdf)

### Session7
- Description: Implementation of division in the ALU (Arithmetic Logic Unit) along with its test benches.
- Code: [Link to Session7 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session7/Codes)
- [Link to Session7 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session7/Report.pdf)
- [Link to Session7 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session7/S7.pdf)

### Session8
- Description: Implementation of ROM (Read-Only Memory) and RAM (Random Access Memory) along with their test benches.
- Code: [Link to Session8 Code](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/tree/main/Session8/Codes)
- [Link to Session8 Report](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session8/Report.pdf)
- [Link to Session8 Lab Notes PDF](https://github.com/lelnazrezaeel/Computer-Architecture-Lab-IUST/blob/main/Session8/S8.pdf)
