// Seed: 1812135260
`timescale 1 ps / 1 ps
module module_0 (
    input logic id_0
    , id_3,
    input id_1,
    output logic id_2
);
  always @(negedge 1) begin
    #1 id_3 = 1 - id_1 & "";
  end
  logic id_4 = 1;
endmodule
