// Seed: 1568894568
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  output id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_8;
  always id_2 = 1'h0;
  logic id_9;
  initial id_7 <= 1'b0;
  type_12(
      1
  );
endmodule
