// -----------------------------------------------------------------------------
// Simulation: HW2 simple mips CPU
// -----------------------------------------------------------------------------

// define files
// -----------------------------------------------------------------------------
../00_TESTBED/define.v

// testbench
// -----------------------------------------------------------------------------
../00_TESTBED/testbed_temp.v
../00_TESTBED/inst_mem.vp
../00_TESTBED/data_mem.vp

// design files
// -----------------------------------------------------------------------------
./core.v
./inst_decoder.v
./registerFile.v
