

================================================================
== Vitis HLS Report for 'solve_1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2'
================================================================
* Date:           Tue Apr  4 19:45:33 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  7.828 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_1_VITIS_LOOP_88_2  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     1|        -|       -|    -|
|Expression           |        -|     -|        0|      79|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      72|    -|
|Register             |        -|     -|       96|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     1|       96|     183|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+----+---+----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------------+--------------------------+---------+----+---+----+-----+
    |fpext_32ns_64_1_no_dsp_1_U370  |fpext_32ns_64_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +-------------------------------+--------------------------+---------+----+---+----+-----+
    |Total                          |                          |        0|   0|  0|   0|    0|
    +-------------------------------+--------------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_3ns_3ns_3ns_5_4_1_U371  |mac_muladd_3ns_3ns_3ns_5_4_1  |  i0 * i1 + i2|
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln87_1_fu_135_p2     |         +|   0|  0|  13|           6|           1|
    |add_ln87_fu_147_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln88_fu_215_p2       |         +|   0|  0|  10|           3|           1|
    |add_ln89_1_fu_209_p2     |         +|   0|  0|  10|           5|           5|
    |sub_ln89_fu_203_p2       |         -|   0|  0|  10|           5|           5|
    |icmp_ln87_fu_129_p2      |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln88_fu_153_p2      |      icmp|   0|  0|   8|           3|           3|
    |select_ln87_1_fu_167_p3  |    select|   0|  0|   3|           1|           3|
    |select_ln87_fu_159_p3    |    select|   0|  0|   3|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  79|          34|          28|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4_load             |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    6|         12|
    |ap_sig_allocacmp_j_load               |   9|          2|    3|          6|
    |i_4_fu_50                             |   9|          2|    3|          6|
    |indvar_flatten_fu_54                  |   9|          2|    6|         12|
    |j_fu_46                               |   9|          2|    3|          6|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   26|         52|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln89_1_reg_296                 |   5|   0|    5|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |i_4_fu_50                          |   3|   0|    3|          0|
    |indvar_flatten_fu_54               |   6|   0|    6|          0|
    |j_fu_46                            |   3|   0|    3|          0|
    |select_ln87_reg_286                |   3|   0|    3|          0|
    |select_ln87_reg_286_pp0_iter1_reg  |   3|   0|    3|          0|
    |add_ln89_1_reg_296                 |  64|  32|    5|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  96|  32|   37|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+-------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  solve.1_Pipeline_VITIS_LOOP_87_1_VITIS_LOOP_88_2|  return value|
|sub_ln160    |   in|    6|     ap_none|                                         sub_ln160|        scalar|
|n_offset     |   in|    3|     ap_none|                                          n_offset|        scalar|
|zext_ln160   |   in|    3|     ap_none|                                        zext_ln160|        scalar|
|A_address0   |  out|    5|   ap_memory|                                                 A|         array|
|A_ce0        |  out|    1|   ap_memory|                                                 A|         array|
|A_q0         |   in|   32|   ap_memory|                                                 A|         array|
|At_address0  |  out|    5|   ap_memory|                                                At|         array|
|At_ce0       |  out|    1|   ap_memory|                                                At|         array|
|At_we0       |  out|    1|   ap_memory|                                                At|         array|
|At_d0        |  out|   64|   ap_memory|                                                At|         array|
+-------------+-----+-----+------------+--------------------------------------------------+--------------+

