// Seed: 1842734969
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_14;
  assign id_12 = 1;
  assign id_10 = 1'b0;
  assign id_12 = 1'b0;
  uwire id_15 = 1'b0;
  wire  id_16;
  assign id_4 = id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  tranif1 (1, id_9[1], id_7);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_5,
      id_10,
      id_5,
      id_6,
      id_7,
      id_10,
      id_10,
      id_10,
      id_10,
      id_5,
      id_3
  );
endmodule
