Protel Design System Design Rule Check
PCB File : D:\Work\ElectroDrive\Регион рулевая машинка\Hardware\Altium Project\Power Unit\PCB_power_unit.PcbDoc
Date     : 01.12.2019
Time     : 13:05:20

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=0.25mm) (OnLayer('Multi-Layer') and IsPad),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.35mm) (InPolygon),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.3mm) (All),(InPadClass('NPTH'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
   Violation between Un-Routed Net Constraint: Net +15V Between Pad C8-2(8.25mm,28mm) on Top Layer And Pad C10-2(12mm,29.05mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad C36-2(49mm,27.5mm) on Top Layer And Pad C38-2(52mm,29.3mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad C19-2(28.75mm,27.5mm) on Top Layer And Pad C21-2(31.75mm,29.3mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad DD3-2(59.3mm,33.75mm) on Top Layer [Unplated] And Pad R29-1(63.75mm,35.55mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad C10-2(12mm,29.05mm) on Top Layer [Unplated] And Pad DD1-2(19.05mm,33.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad C21-2(31.75mm,29.3mm) on Top Layer [Unplated] And Pad DD2-2(38.8mm,33.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad C3-2(13.65mm,-6mm) on Top Layer And Pad XP1-5(17.25mm,2.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad DD2-2(38.8mm,33.75mm) on Top Layer [Unplated] And Pad R10-1(43.8mm,41.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad DD1-2(19.05mm,33.5mm) on Top Layer [Unplated] And Pad R1-1(23.55mm,41.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad R15-2(3mm,8.3mm) on Top Layer And Pad XP1-5(17.25mm,2.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad R29-1(63.75mm,35.55mm) on Top Layer And Pad C2-2(77mm,4.95mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad C38-2(52mm,29.3mm) on Top Layer [Unplated] And Pad DD3-2(59.3mm,33.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad DD1-2(19.05mm,33.5mm) on Top Layer [Unplated] And Pad C19-2(28.75mm,27.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad R15-2(3mm,8.3mm) on Top Layer And Pad C8-2(8.25mm,28mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +15V Between Pad DD2-2(38.8mm,33.75mm) on Top Layer [Unplated] And Pad C36-2(49mm,27.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad XP1-1(13.25mm,2.75mm) on Multi-Layer And Pad XP1-3(15.25mm,2.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad VT1-3(20.75mm,13.75mm) on Bottom Layer And Pad VD2-2(21.5mm,11.6mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad VD12-2(41.75mm,16.4mm) on Top Layer And Pad VT3-3(42mm,13.75mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad VT5-3(63.5mm,14mm) on Bottom Layer And Pad VD6-2(63.5mm,18.15mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad R7-2(35.25mm,3.3mm) on Bottom Layer [Unplated] And Pad C12-1(39.75mm,3.25mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad C11-1(30.75mm,3.25mm) on Multi-Layer And Pad R7-2(35.25mm,3.3mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad C7-1(15.5mm,11.5mm) on Multi-Layer And Pad VD2-2(21.5mm,11.6mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad C35-1(57.5mm,13.5mm) on Multi-Layer And Pad VT5-3(63.5mm,14mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad C18-1(35.75mm,11.5mm) on Multi-Layer And Pad VT3-3(42mm,13.75mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad R16-2(9.75mm,32.8mm) on Bottom Layer And Pad C7-1(15.5mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad VD6-2(63.5mm,18.15mm) on Top Layer And Pad C1-2(91mm,32mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad R7-2(35.25mm,3.3mm) on Bottom Layer [Unplated] And Pad C18-1(35.75mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad XP1-3(15.25mm,2.75mm) on Multi-Layer And Pad C7-1(15.5mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad VT3-3(42mm,13.75mm) on Bottom Layer And Pad C35-1(57.5mm,13.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net +27V Between Pad VD2-2(21.5mm,11.6mm) on Top Layer And Pad C18-1(35.75mm,11.5mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net 3V3A Between Pad VD9-3(8.5mm,38.95mm) on Bottom Layer And Pad C30-2(12.5mm,38.8mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V3A Between Pad C30-2(12.5mm,38.8mm) on Bottom Layer And Pad DA1-14(16.7mm,37.75mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 3V3A Between Pad XP2-12(1.46mm,27.31mm) on Multi-Layer And Pad VD9-3(8.5mm,38.95mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net 3V3A Between Pad XP2-12(1.46mm,27.31mm) on Multi-Layer And Pad VD7-3(8mm,10.45mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad DD3-10(49.7mm,38.75mm) on Top Layer [Unplated] And Pad C40-2(49.7mm,40.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad DD2-10(29.2mm,38.75mm) on Top Layer [Unplated] And Pad C23-2(29.45mm,40.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad DD1-10(9.45mm,38.5mm) on Top Layer [Unplated] And Pad C14-2(9.45mm,40.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C14-2(9.45mm,40.25mm) on Top Layer And Pad C13-1(10.6mm,42.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C39-1(51.6mm,42.75mm) on Top Layer And Pad DD3-9(54mm,41.05mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C24-1(31.1mm,42.75mm) on Top Layer And Pad DD2-9(33.5mm,41.05mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C14-2(9.45mm,40.25mm) on Top Layer And Pad DD1-9(13.75mm,40.8mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad XP2-1(4mm,14.61mm) on Multi-Layer And Pad DD1-10(9.45mm,38.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C23-2(29.45mm,40.25mm) on Top Layer And Pad C24-1(31.1mm,42.75mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad C40-2(49.7mm,40.5mm) on Top Layer And Pad C39-1(51.6mm,42.75mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad DD1-9(13.75mm,40.8mm) on Top Layer [Unplated] And Pad C23-2(29.45mm,40.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 5V Between Pad DD2-9(33.5mm,41.05mm) on Top Layer [Unplated] And Pad C40-2(49.7mm,40.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 15DC Between Pad R15-1(3mm,9.7mm) on Top Layer And Pad C25-1(4.25mm,9.7mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 15DC Between Pad R18-2(1.75mm,9.7mm) on Top Layer And Pad R15-1(3mm,9.7mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 15DC Between Pad C25-1(4.25mm,9.7mm) on Top Layer And Pad VD7-1(7.05mm,8.05mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net 15DC Between Pad XP2-15(4mm,32.39mm) on Multi-Layer And Pad C25-1(4.25mm,9.7mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad R31-1(31.95mm,34.25mm) on Bottom Layer And Pad C31-2(31.95mm,33mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad R19-1(11mm,32.8mm) on Bottom Layer And Pad C26-2(12.25mm,32.8mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad R18-1(1.75mm,8.3mm) on Top Layer And Pad C25-2(4.25mm,8.3mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C26-2(12.25mm,32.8mm) on Bottom Layer And Pad C22-2(12.7mm,35.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C30-1(12.5mm,40.2mm) on Bottom Layer And Pad C22-2(12.7mm,35.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad DA1-6(26.3mm,34.75mm) on Bottom Layer [Unplated] And Pad R31-1(31.95mm,34.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C29-2(30.55mm,41.75mm) on Bottom Layer And Pad R31-1(31.95mm,34.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad XP2-16(1.46mm,32.39mm) on Multi-Layer And Pad R19-1(11mm,32.8mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad C22-2(12.7mm,35.5mm) on Bottom Layer And Pad DA1-6(26.3mm,34.75mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net AGND Between Pad XP2-16(1.46mm,32.39mm) on Multi-Layer And Pad R18-1(1.75mm,8.3mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R12-2(-12.85mm,21mm) on Top Layer And Pad R32-2(-12.85mm,22.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R32-2(-12.85mm,22.25mm) on Top Layer And Pad R33-2(-12.85mm,23.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R11-2(-12.85mm,19.5mm) on Top Layer And Pad R12-2(-12.85mm,21mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R3-2(-12.85mm,15.5mm) on Top Layer And Pad R2-2(-12.85mm,17mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R33-2(-12.85mm,23.5mm) on Top Layer And Pad R4-2(-12.85mm,25.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C40-1(48.3mm,40.5mm) on Top Layer And Pad C39-2(48.4mm,42.75mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C24-2(27.9mm,42.75mm) on Top Layer And Pad C23-1(28.05mm,40.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C13-2(7.4mm,42.5mm) on Top Layer And Pad C14-1(8.05mm,40.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C23-1(28.05mm,40.25mm) on Top Layer And Pad DD2-11(29.2mm,37.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad DD3-15(49.7mm,33.75mm) on Top Layer [Unplated] And Pad DD3-11(49.7mm,37.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad DD2-15(29.2mm,33.75mm) on Top Layer [Unplated] And Pad DD2-11(29.2mm,37.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad DD1-15(9.45mm,33.5mm) on Top Layer [Unplated] And Pad DD1-11(9.45mm,37.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R3-2(-12.85mm,15.5mm) on Top Layer And Pad XP2-2(1.46mm,14.61mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad R2-2(-12.85mm,17mm) on Top Layer And Pad R11-2(-12.85mm,19.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C14-1(8.05mm,40.25mm) on Top Layer And Pad DD1-11(9.45mm,37.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C40-1(48.3mm,40.5mm) on Top Layer And Pad DD3-11(49.7mm,37.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad C14-1(8.05mm,40.25mm) on Top Layer And Pad C23-1(28.05mm,40.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net GND Between Pad DD2-15(29.2mm,33.75mm) on Top Layer [Unplated] And Pad DD3-15(49.7mm,33.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net GND Between Pad XP2-2(1.46mm,14.61mm) on Multi-Layer And Pad DD1-15(9.45mm,33.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net HI1 Between Pad R2-1(-14.25mm,17mm) on Top Layer And Pad XP2-3(4mm,17.15mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net HI1 Between Pad XP2-3(4mm,17.15mm) on Multi-Layer And Pad DD1-12(9.45mm,36.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net HI2 Between Pad R11-1(-14.25mm,19.5mm) on Top Layer And Pad XP2-5(4mm,19.69mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net HI2 Between Pad XP2-5(4mm,19.69mm) on Multi-Layer And Pad DD2-12(29.2mm,36.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net HI3 Between Pad R32-1(-14.25mm,22.25mm) on Top Layer And Pad XP2-7(4mm,22.23mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net HI3 Between Pad XP2-7(4mm,22.23mm) on Multi-Layer And Pad DD3-12(49.7mm,36.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net IDC Between Pad C29-1(31.95mm,41.75mm) on Bottom Layer And Pad R25-2(31.95mm,40.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net IDC Between Pad XP2-13(4mm,29.85mm) on Multi-Layer And Pad R25-2(31.95mm,40.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net LO1 Between Pad R3-1(-14.25mm,15.5mm) on Top Layer And Pad XP2-4(1.46mm,17.15mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net LO1 Between Pad XP2-4(1.46mm,17.15mm) on Multi-Layer And Pad DD1-14(9.45mm,34.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net LO2 Between Pad R12-1(-14.25mm,21mm) on Top Layer And Pad XP2-6(1.46mm,19.69mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net LO2 Between Pad XP2-6(1.46mm,19.69mm) on Multi-Layer And Pad DD2-14(29.2mm,34.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net LO3 Between Pad R33-1(-14.25mm,23.5mm) on Top Layer And Pad XP2-8(1.46mm,22.23mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net LO3 Between Pad XP2-8(1.46mm,22.23mm) on Multi-Layer And Pad DD3-14(49.7mm,34.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC4_2 Between Pad C4-2(20.25mm,44.25mm) on Top Layer And Pad VD1-3(22.8mm,44.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC4_2 Between Pad C6-2(20.2mm,41.5mm) on Top Layer [Unplated] And Pad C4-2(20.25mm,44.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC4_2 Between Pad DD1-4(19.05mm,35.5mm) on Top Layer [Unplated] And Pad C6-2(20.2mm,41.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad C10-1(12mm,30.95mm) on Top Layer [Unplated] And Pad DD1-16(13.75mm,31.2mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad C21-1(31.75mm,31.2mm) on Top Layer [Unplated] And Pad DD2-16(33.5mm,31.45mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad C38-1(52mm,31.2mm) on Top Layer [Unplated] And Pad DD3-16(54mm,31.45mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad R37-1(51.7mm,21.25mm) on Bottom Layer And Pad VT6-2(53.29mm,20.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad R9-1(10.95mm,21.5mm) on Bottom Layer And Pad VT2-2(12.54mm,20.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad R21-1(30.45mm,21.25mm) on Bottom Layer And Pad VT4-2(32.04mm,20.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad C19-1(28.75mm,31mm) on Top Layer And Pad C21-1(31.75mm,31.2mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad C36-1(49mm,31mm) on Top Layer And Pad C38-1(52mm,31.2mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad DD2-16(33.5mm,31.45mm) on Top Layer [Unplated] And Pad R30-1(36.25mm,32.8mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad C8-1(8.25mm,31.5mm) on Top Layer And Pad C10-1(12mm,30.95mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad VD14-3(51mm,25.7mm) on Bottom Layer And Pad R37-1(51.7mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad VD4-3(7mm,25.45mm) on Bottom Layer And Pad C8-1(8.25mm,31.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad VD10-3(26.5mm,25.45mm) on Bottom Layer And Pad C19-1(28.75mm,31mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad VT4-2(32.04mm,20.25mm) on Bottom Layer And Pad R26-1(35.75mm,24.85mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad VD14-3(51mm,25.7mm) on Bottom Layer And Pad C38-1(52mm,31.2mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad VD4-3(7mm,25.45mm) on Bottom Layer And Pad R9-1(10.95mm,21.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad VD10-3(26.5mm,25.45mm) on Bottom Layer And Pad R21-1(30.45mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad R30-1(36.25mm,32.8mm) on Bottom Layer And Pad C36-1(49mm,31mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND_ Between Pad DD1-16(13.75mm,31.2mm) on Top Layer [Unplated] And Pad C19-1(28.75mm,31mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC15_2 Between Pad C17-2(39.95mm,41.25mm) on Top Layer [Unplated] And Pad C15-2(40mm,44mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC15_2 Between Pad C15-2(40mm,44mm) on Top Layer And Pad VD5-3(42.8mm,44mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC15_2 Between Pad DD2-4(38.8mm,35.75mm) on Top Layer [Unplated] And Pad C17-2(39.95mm,41.25mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC26_1 Between Pad R19-2(11mm,34.2mm) on Bottom Layer And Pad C26-1(12.25mm,34.2mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC26_1 Between Pad R16-1(9.75mm,34.2mm) on Bottom Layer And Pad R19-2(11mm,34.2mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC26_1 Between Pad VD9-1(9.45mm,36.55mm) on Bottom Layer And Pad R16-1(9.75mm,34.2mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC26_1 Between Pad C26-1(12.25mm,34.2mm) on Bottom Layer And Pad DA1-11(16.7mm,34.75mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC27_1 Between Pad R22-2(30.55mm,38mm) on Bottom Layer And Pad C27-1(30.55mm,39.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_1 Between Pad C27-1(30.55mm,39.25mm) on Bottom Layer And Pad R25-1(30.55mm,40.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_1 Between Pad DA1-3(26.3mm,37.75mm) on Bottom Layer [Unplated] And Pad R22-2(30.55mm,38mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_2 Between Pad R22-1(31.95mm,38mm) on Bottom Layer And Pad C27-2(31.95mm,39.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_2 Between Pad R24-2(30.55mm,36.75mm) on Bottom Layer And Pad R22-1(31.95mm,38mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC27_2 Between Pad DA1-4(26.3mm,36.75mm) on Bottom Layer [Unplated] And Pad R24-2(30.55mm,36.75mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC28_1 Between Pad C28-1(37.45mm,35.5mm) on Bottom Layer And Pad R23-2(37.5mm,34.2mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC28_1 Between Pad R24-1(31.95mm,36.75mm) on Bottom Layer And Pad C28-1(37.45mm,35.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC28_2 Between Pad C28-2(36.05mm,35.5mm) on Bottom Layer And Pad R30-2(36.25mm,34.2mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC28_2 Between Pad R28-1(31.95mm,35.5mm) on Bottom Layer And Pad C28-2(36.05mm,35.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC31_1 Between Pad R31-2(30.55mm,34.25mm) on Bottom Layer And Pad C31-1(30.55mm,33mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC31_1 Between Pad R28-2(30.55mm,35.5mm) on Bottom Layer And Pad R31-2(30.55mm,34.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC31_1 Between Pad DA1-5(26.3mm,35.75mm) on Bottom Layer [Unplated] And Pad R28-2(30.55mm,35.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetC32_2 Between Pad C32-2(61mm,44mm) on Top Layer And Pad C34-2(61.2mm,41mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetC32_2 Between Pad C34-2(61.2mm,41mm) on Top Layer [Unplated] And Pad VD11-3(64.75mm,40.95mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetC32_2 Between Pad DD3-4(59.3mm,35.75mm) on Top Layer [Unplated] And Pad C34-2(61.2mm,41mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDA1_12 Between Pad DA1-12(16.7mm,35.75mm) on Bottom Layer [Unplated] And Pad DA1-13(16.7mm,36.75mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDA1_12 Between Pad R17-1(12.7mm,36.75mm) on Bottom Layer And Pad DA1-13(16.7mm,36.75mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDD1_1 Between Pad R8-1(14.5mm,26.7mm) on Top Layer [Unplated] And Pad DD1-1(14.75mm,31.2mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDD1_5 Between Pad DD1-5(19.05mm,36.5mm) on Top Layer [Unplated] And Pad R5-1(23.5mm,36.45mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDD2_1 Between Pad R20-1(34.25mm,26.95mm) on Top Layer [Unplated] And Pad DD2-1(34.5mm,31.45mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDD2_5 Between Pad DD2-5(38.8mm,36.75mm) on Top Layer [Unplated] And Pad R13-1(42.75mm,36.7mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDD3_1 Between Pad DD3-1(55mm,31.45mm) on Top Layer [Unplated] And Pad R36-1(55mm,26.95mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetDD3_5 Between Pad DD3-5(59.3mm,36.75mm) on Top Layer [Unplated] And Pad R34-1(59.5mm,31.7mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetR1_2 Between Pad R1-2(24.95mm,41.5mm) on Top Layer And Pad VD1-1(25.2mm,43.3mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_2 Between Pad VD3-1(17.55mm,23.05mm) on Bottom Layer And Pad VD3-2(17.55mm,24.95mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_2 Between Pad VT1-1(18.46mm,20.25mm) on Bottom Layer And Pad R6-2(20.3mm,21.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR5_2 Between Pad VD3-2(17.55mm,24.95mm) on Bottom Layer And Pad R5-2(23.5mm,34.55mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetR5_2 Between Pad VD3-1(17.55mm,23.05mm) on Bottom Layer And Pad VT1-1(18.46mm,20.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_2 Between Pad VD4-2(6.05mm,23.05mm) on Bottom Layer And Pad VD4-1(7.95mm,23.05mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_2 Between Pad VD4-1(7.95mm,23.05mm) on Bottom Layer And Pad VT2-1(7.96mm,20.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_2 Between Pad VT2-1(7.96mm,20.5mm) on Bottom Layer And Pad R9-2(9.55mm,21.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR8_2 Between Pad R9-2(9.55mm,21.5mm) on Bottom Layer And Pad R8-2(14.5mm,24.8mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetR10_2 Between Pad VD5-1(45.2mm,43.05mm) on Top Layer And Pad R10-2(45.2mm,41.25mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad VD8-1(39.55mm,22.8mm) on Bottom Layer And Pad VD8-2(39.55mm,24.7mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad VT3-1(39.71mm,20.25mm) on Bottom Layer And Pad R14-2(41.3mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad VD8-2(39.55mm,24.7mm) on Bottom Layer And Pad R13-2(42.75mm,34.8mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetR13_2 Between Pad VD8-1(39.55mm,22.8mm) on Bottom Layer And Pad VT3-1(39.71mm,20.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_2 Between Pad VD10-2(25.55mm,23.05mm) on Bottom Layer And Pad VD10-1(27.45mm,23.05mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_2 Between Pad VT4-1(27.46mm,20.25mm) on Bottom Layer And Pad R21-2(29.05mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR20_2 Between Pad VD10-1(27.45mm,23.05mm) on Bottom Layer And Pad R20-2(34.25mm,25.05mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net NetR20_2 Between Pad VD10-1(27.45mm,23.05mm) on Bottom Layer And Pad VT4-1(27.46mm,20.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR29_2 Between Pad R29-2(63.75mm,36.95mm) on Top Layer And Pad VD11-1(63.8mm,38.55mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_2 Between Pad VD13-1(60.3mm,23.05mm) on Bottom Layer And Pad VD13-2(60.3mm,24.95mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_2 Between Pad VT5-1(61.21mm,20.5mm) on Bottom Layer And Pad R35-2(62.8mm,21.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_2 Between Pad R34-2(59.5mm,29.8mm) on Top Layer [Unplated] And Pad VD13-2(60.3mm,24.95mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR34_2 Between Pad VD13-1(60.3mm,23.05mm) on Bottom Layer And Pad VT5-1(61.21mm,20.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad VD14-2(50.05mm,23.3mm) on Bottom Layer And Pad VD14-1(51.95mm,23.3mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad VD14-2(50.05mm,23.3mm) on Bottom Layer And Pad R37-2(50.3mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad VT6-1(48.71mm,20.25mm) on Bottom Layer And Pad R37-2(50.3mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net NetR36_2 Between Pad VD14-1(51.95mm,23.3mm) on Bottom Layer And Pad R36-2(55mm,25.05mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad XP1-4(15.25mm,4.75mm) on Multi-Layer And Pad XP1-6(17.25mm,4.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad XP1-2(13.25mm,4.75mm) on Multi-Layer And Pad XP1-4(15.25mm,4.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C18-2(35.75mm,21.5mm) on Multi-Layer And Pad R26-2(35.75mm,18.65mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad R7-1(35.25mm,5.2mm) on Bottom Layer [Unplated] And Pad C12-2(39.75mm,6.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C11-2(30.75mm,6.75mm) on Multi-Layer And Pad R7-1(35.25mm,5.2mm) on Bottom Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C12-2(39.75mm,6.75mm) on Multi-Layer And Pad VD12-1(41.75mm,12.1mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C7-2(15.5mm,21.5mm) on Multi-Layer And Pad VD2-1(21.5mm,15.9mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C18-2(35.75mm,21.5mm) on Multi-Layer And Pad R23-1(37.5mm,32.8mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C35-2(57.5mm,23.5mm) on Multi-Layer And Pad VD6-1(63.5mm,13.85mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C3-1(6.85mm,-6mm) on Top Layer And Pad XP1-2(13.25mm,4.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad VD6-1(63.5mm,13.85mm) on Top Layer And Pad C2-1(77mm,3.05mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad C35-2(57.5mm,23.5mm) on Multi-Layer And Pad C1-1(91mm,29.5mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad R26-2(35.75mm,18.65mm) on Bottom Layer And Pad VD12-1(41.75mm,12.1mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad XP1-6(17.25mm,4.75mm) on Multi-Layer And Pad VD2-1(21.5mm,15.9mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad VD12-1(41.75mm,12.1mm) on Top Layer And Pad VD6-1(63.5mm,13.85mm) on Top Layer 
   Violation between Un-Routed Net Constraint: Net PGND Between Pad XP1-6(17.25mm,4.75mm) on Multi-Layer And Pad C11-2(30.75mm,6.75mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SD Between Pad XP2-9(4mm,24.77mm) on Multi-Layer And Pad DD1-13(9.45mm,35.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net SD Between Pad R4-1(-14.25mm,25.5mm) on Top Layer And Pad XP2-9(4mm,24.77mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net SD Between Pad DD1-13(9.45mm,35.5mm) on Top Layer [Unplated] And Pad DD2-13(29.2mm,35.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net SD Between Pad DD2-13(29.2mm,35.75mm) on Top Layer [Unplated] And Pad DD3-13(49.7mm,35.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net UDC Between Pad R17-2(11.3mm,36.75mm) on Bottom Layer And Pad C22-1(11.3mm,35.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net UDC Between Pad XP2-14(1.46mm,29.85mm) on Multi-Layer And Pad C22-1(11.3mm,35.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad R6-1(21.7mm,21.5mm) on Bottom Layer And Pad VT1-2(23.04mm,20.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad VD3-3(19.95mm,24mm) on Bottom Layer And Pad R6-1(21.7mm,21.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad C4-1(16.75mm,44.25mm) on Top Layer And Pad C6-1(18.3mm,41.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net U Between Pad C6-1(18.3mm,41.5mm) on Top Layer [Unplated] And Pad DD1-6(19.05mm,37.5mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net U Between Pad XT1-1(53.75mm,4mm) on Multi-Layer And Pad XT1-1(58.75mm,4mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad VT2-3(10.25mm,14mm) on Bottom Layer And Pad R6-1(21.7mm,21.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad DD1-6(19.05mm,37.5mm) on Top Layer [Unplated] And Pad VD3-3(19.95mm,24mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net U Between Pad VT1-2(23.04mm,20.25mm) on Bottom Layer And Pad XT1-1(53.75mm,4mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad R14-1(42.7mm,21.25mm) on Bottom Layer And Pad VT3-2(44.29mm,20.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad VD8-3(41.95mm,23.75mm) on Bottom Layer And Pad R14-1(42.7mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad C17-1(38.05mm,41.25mm) on Top Layer [Unplated] And Pad DD2-6(38.8mm,37.75mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net V Between Pad C15-1(36.5mm,44mm) on Top Layer And Pad C17-1(38.05mm,41.25mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net V Between Pad XT1-2(53.75mm,6.54mm) on Multi-Layer And Pad XT1-2(58.75mm,6.54mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad VT4-3(29.75mm,13.75mm) on Bottom Layer And Pad R14-1(42.7mm,21.25mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad DD2-6(38.8mm,37.75mm) on Top Layer [Unplated] And Pad VD8-3(41.95mm,23.75mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net V Between Pad VT3-2(44.29mm,20.25mm) on Bottom Layer And Pad XT1-2(53.75mm,6.54mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net W Between Pad R35-1(64.2mm,21.5mm) on Bottom Layer And Pad VT5-2(65.79mm,20.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net W Between Pad DD3-6(59.3mm,37.75mm) on Top Layer [Unplated] And Pad C34-1(59.3mm,41mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net W Between Pad VD13-3(62.7mm,24mm) on Bottom Layer And Pad R35-1(64.2mm,21.5mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net W Between Pad C32-1(57.5mm,44mm) on Top Layer And Pad C34-1(59.3mm,41mm) on Top Layer [Unplated] 
   Violation between Un-Routed Net Constraint: Net W Between Pad XT1-3(53.75mm,9.08mm) on Multi-Layer And Pad XT1-3(58.75mm,9.08mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net W Between Pad VT6-3(51mm,13.75mm) on Bottom Layer And Pad XT1-3(53.75mm,9.08mm) on Multi-Layer 
   Violation between Un-Routed Net Constraint: Net W Between Pad DD3-6(59.3mm,37.75mm) on Top Layer [Unplated] And Pad VD13-3(62.7mm,24mm) on Bottom Layer 
   Violation between Un-Routed Net Constraint: Net W Between Pad XT1-3(58.75mm,9.08mm) on Multi-Layer And Pad R35-1(64.2mm,21.5mm) on Bottom Layer 
Rule Violations :219

Processing Rule : Width Constraint (Min=0.2mm) (Max=10mm) (Preferred=0.6mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.5mm) (Conductor Width=0.3mm) (Air Gap=0.2mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=0.2mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.3mm) (Max=5mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.2mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.15mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-8(55mm,41.05mm) on Top Layer And Pad DD3-9(54mm,41.05mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-6(59.3mm,37.75mm) on Top Layer And Pad DD3-7(59.3mm,38.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-5(59.3mm,36.75mm) on Top Layer And Pad DD3-6(59.3mm,37.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-4(59.3mm,35.75mm) on Top Layer And Pad DD3-5(59.3mm,36.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-3(59.3mm,34.75mm) on Top Layer And Pad DD3-4(59.3mm,35.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-2(59.3mm,33.75mm) on Top Layer And Pad DD3-3(59.3mm,34.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-1(55mm,31.45mm) on Top Layer And Pad DD3-16(54mm,31.45mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-14(49.7mm,34.75mm) on Top Layer And Pad DD3-15(49.7mm,33.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-13(49.7mm,35.75mm) on Top Layer And Pad DD3-14(49.7mm,34.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-12(49.7mm,36.75mm) on Top Layer And Pad DD3-13(49.7mm,35.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-11(49.7mm,37.75mm) on Top Layer And Pad DD3-12(49.7mm,36.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD3-10(49.7mm,38.75mm) on Top Layer And Pad DD3-11(49.7mm,37.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-8(14.75mm,40.8mm) on Top Layer And Pad DD1-9(13.75mm,40.8mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-6(19.05mm,37.5mm) on Top Layer And Pad DD1-7(19.05mm,38.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-5(19.05mm,36.5mm) on Top Layer And Pad DD1-6(19.05mm,37.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-4(19.05mm,35.5mm) on Top Layer And Pad DD1-5(19.05mm,36.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-3(19.05mm,34.5mm) on Top Layer And Pad DD1-4(19.05mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-2(19.05mm,33.5mm) on Top Layer And Pad DD1-3(19.05mm,34.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-1(14.75mm,31.2mm) on Top Layer And Pad DD1-16(13.75mm,31.2mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-14(9.45mm,34.5mm) on Top Layer And Pad DD1-15(9.45mm,33.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-13(9.45mm,35.5mm) on Top Layer And Pad DD1-14(9.45mm,34.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-12(9.45mm,36.5mm) on Top Layer And Pad DD1-13(9.45mm,35.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-11(9.45mm,37.5mm) on Top Layer And Pad DD1-12(9.45mm,36.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD1-10(9.45mm,38.5mm) on Top Layer And Pad DD1-11(9.45mm,37.5mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-8(34.5mm,41.05mm) on Top Layer And Pad DD2-9(33.5mm,41.05mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-6(38.8mm,37.75mm) on Top Layer And Pad DD2-7(38.8mm,38.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-5(38.8mm,36.75mm) on Top Layer And Pad DD2-6(38.8mm,37.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-4(38.8mm,35.75mm) on Top Layer And Pad DD2-5(38.8mm,36.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-3(38.8mm,34.75mm) on Top Layer And Pad DD2-4(38.8mm,35.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-2(38.8mm,33.75mm) on Top Layer And Pad DD2-3(38.8mm,34.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-1(34.5mm,31.45mm) on Top Layer And Pad DD2-16(33.5mm,31.45mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-14(29.2mm,34.75mm) on Top Layer And Pad DD2-15(29.2mm,33.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-13(29.2mm,35.75mm) on Top Layer And Pad DD2-14(29.2mm,34.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-12(29.2mm,36.75mm) on Top Layer And Pad DD2-13(29.2mm,35.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-11(29.2mm,37.75mm) on Top Layer And Pad DD2-12(29.2mm,36.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DD2-10(29.2mm,38.75mm) on Top Layer And Pad DD2-11(29.2mm,37.75mm) on Top Layer [Top Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-8(22mm,31.45mm) on Bottom Layer And Pad DA1-9(21mm,31.45mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-6(26.3mm,34.75mm) on Bottom Layer And Pad DA1-7(26.3mm,33.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-5(26.3mm,35.75mm) on Bottom Layer And Pad DA1-6(26.3mm,34.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-4(26.3mm,36.75mm) on Bottom Layer And Pad DA1-5(26.3mm,35.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-3(26.3mm,37.75mm) on Bottom Layer And Pad DA1-4(26.3mm,36.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-2(26.3mm,38.75mm) on Bottom Layer And Pad DA1-3(26.3mm,37.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-1(22mm,41.05mm) on Bottom Layer And Pad DA1-16(21mm,41.05mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-14(16.7mm,37.75mm) on Bottom Layer And Pad DA1-15(16.7mm,38.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-13(16.7mm,36.75mm) on Bottom Layer And Pad DA1-14(16.7mm,37.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-12(16.7mm,35.75mm) on Bottom Layer And Pad DA1-13(16.7mm,36.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-11(16.7mm,34.75mm) on Bottom Layer And Pad DA1-12(16.7mm,35.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.1mm < 0.15mm) Between Pad DA1-10(16.7mm,33.75mm) on Bottom Layer And Pad DA1-11(16.7mm,34.75mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.1mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.015mm < 0.15mm) Between Pad VT1-2(23.04mm,20.25mm) on Bottom Layer And Pad R6-1(21.7mm,21.5mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.015mm]
Rule Violations :49

Processing Rule : Silk To Solder Mask (Clearance=0.05mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Arc (56.25mm,22.75mm) on Top Overlay And Pad R36-2(55mm,25.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Arc (60.3mm,22.2mm) on Bottom Overlay And Pad VT5-1(61.21mm,20.5mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Arc (39.55mm,21.95mm) on Bottom Overlay And Pad VT3-1(39.71mm,20.25mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (53.817mm,10.1mm)(54.617mm,10.1mm) on Bottom Overlay And Pad XT1-3(53.75mm,9.08mm) on Multi-Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C12" (35.511mm,9.747mm) on Top Overlay And Pad C18-1(35.75mm,11.5mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Region (0 hole(s)) Top Overlay And Pad C12-2(39.75mm,6.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Region (0 hole(s)) Top Overlay And Pad C11-2(30.75mm,6.75mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (54mm,40.15mm)(54mm,41.025mm) on Top Overlay And Pad DD3-9(54mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,40.15mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-9(54mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (55mm,40.15mm)(55mm,41.025mm) on Top Overlay And Pad DD3-8(55mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,40.15mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-8(55mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,38.75mm)(59.275mm,38.75mm) on Top Overlay And Pad DD3-7(59.3mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,32.35mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-7(59.3mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,37.75mm)(59.275mm,37.75mm) on Top Overlay And Pad DD3-6(59.3mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,32.35mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-6(59.3mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,36.75mm)(59.275mm,36.75mm) on Top Overlay And Pad DD3-5(59.3mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,32.35mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-5(59.3mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,35.75mm)(59.275mm,35.75mm) on Top Overlay And Pad DD3-4(59.3mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,32.35mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-4(59.3mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,34.75mm)(59.275mm,34.75mm) on Top Overlay And Pad DD3-3(59.3mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,32.35mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-3(59.3mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,33.75mm)(59.275mm,33.75mm) on Top Overlay And Pad DD3-2(59.3mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (58.2mm,32.35mm)(58.2mm,40.15mm) on Top Overlay And Pad DD3-2(59.3mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (54mm,31.45mm)(54mm,32.35mm) on Top Overlay And Pad DD3-16(54mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C38" (51.158mm,32.404mm) on Top Overlay And Pad DD3-16(54mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(58.2mm,32.35mm) on Top Overlay And Pad DD3-16(54mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(50.8mm,40.15mm) on Top Overlay And Pad DD3-15(49.7mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (49.725mm,33.75mm)(50.8mm,33.75mm) on Top Overlay And Pad DD3-15(49.7mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C36" (47.398mm,32.353mm) on Top Overlay And Pad DD3-15(49.7mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C38" (51.158mm,32.404mm) on Top Overlay And Pad DD3-15(49.7mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(50.8mm,40.15mm) on Top Overlay And Pad DD3-14(49.7mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (49.725mm,34.75mm)(50.8mm,34.75mm) on Top Overlay And Pad DD3-14(49.7mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(50.8mm,40.15mm) on Top Overlay And Pad DD3-13(49.7mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (49.725mm,35.75mm)(50.8mm,35.75mm) on Top Overlay And Pad DD3-13(49.7mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(50.8mm,40.15mm) on Top Overlay And Pad DD3-12(49.7mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (49.725mm,36.75mm)(50.8mm,36.75mm) on Top Overlay And Pad DD3-12(49.7mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(50.8mm,40.15mm) on Top Overlay And Pad DD3-11(49.7mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (49.725mm,37.75mm)(50.8mm,37.75mm) on Top Overlay And Pad DD3-11(49.7mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(50.8mm,40.15mm) on Top Overlay And Pad DD3-10(49.7mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (49.725mm,38.75mm)(50.8mm,38.75mm) on Top Overlay And Pad DD3-10(49.7mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (55mm,31.45mm)(55mm,32.35mm) on Top Overlay And Pad DD3-1(55mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (50.8mm,32.35mm)(58.2mm,32.35mm) on Top Overlay And Pad DD3-1(55mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (13.75mm,39.9mm)(13.75mm,40.775mm) on Top Overlay And Pad DD1-9(13.75mm,40.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,39.9mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-9(13.75mm,40.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (14.75mm,39.9mm)(14.75mm,40.775mm) on Top Overlay And Pad DD1-8(14.75mm,40.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,39.9mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-8(14.75mm,40.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,38.5mm)(19.025mm,38.5mm) on Top Overlay And Pad DD1-7(19.05mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,32.1mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-7(19.05mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,37.5mm)(19.025mm,37.5mm) on Top Overlay And Pad DD1-6(19.05mm,37.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,32.1mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-6(19.05mm,37.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,36.5mm)(19.025mm,36.5mm) on Top Overlay And Pad DD1-5(19.05mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,32.1mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-5(19.05mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,35.5mm)(19.025mm,35.5mm) on Top Overlay And Pad DD1-4(19.05mm,35.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,32.1mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-4(19.05mm,35.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,34.5mm)(19.025mm,34.5mm) on Top Overlay And Pad DD1-3(19.05mm,34.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,32.1mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-3(19.05mm,34.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,33.5mm)(19.025mm,33.5mm) on Top Overlay And Pad DD1-2(19.05mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.95mm,32.1mm)(17.95mm,39.9mm) on Top Overlay And Pad DD1-2(19.05mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R8" (13.639mm,27.9mm) on Top Overlay And Pad DD1-16(13.75mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (13.75mm,31.2mm)(13.75mm,32.1mm) on Top Overlay And Pad DD1-16(13.75mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(17.95mm,32.1mm) on Top Overlay And Pad DD1-16(13.75mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.014mm < 0.05mm) Between Text "C10" (11.153mm,32.15mm) on Top Overlay And Pad DD1-16(13.75mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.014mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (9.475mm,33.5mm)(10.55mm,33.5mm) on Top Overlay And Pad DD1-15(9.45mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(10.55mm,39.9mm) on Top Overlay And Pad DD1-15(9.45mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C10" (11.153mm,32.15mm) on Top Overlay And Pad DD1-15(9.45mm,33.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (9.475mm,34.5mm)(10.55mm,34.5mm) on Top Overlay And Pad DD1-14(9.45mm,34.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(10.55mm,39.9mm) on Top Overlay And Pad DD1-14(9.45mm,34.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (9.475mm,35.5mm)(10.55mm,35.5mm) on Top Overlay And Pad DD1-13(9.45mm,35.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(10.55mm,39.9mm) on Top Overlay And Pad DD1-13(9.45mm,35.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (9.475mm,36.5mm)(10.55mm,36.5mm) on Top Overlay And Pad DD1-12(9.45mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(10.55mm,39.9mm) on Top Overlay And Pad DD1-12(9.45mm,36.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (9.475mm,37.5mm)(10.55mm,37.5mm) on Top Overlay And Pad DD1-11(9.45mm,37.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(10.55mm,39.9mm) on Top Overlay And Pad DD1-11(9.45mm,37.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (9.475mm,38.5mm)(10.55mm,38.5mm) on Top Overlay And Pad DD1-10(9.45mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(10.55mm,39.9mm) on Top Overlay And Pad DD1-10(9.45mm,38.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R8" (13.639mm,27.9mm) on Top Overlay And Pad DD1-1(14.75mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (14.75mm,31.2mm)(14.75mm,32.1mm) on Top Overlay And Pad DD1-1(14.75mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (10.55mm,32.1mm)(17.95mm,32.1mm) on Top Overlay And Pad DD1-1(14.75mm,31.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (33.5mm,40.15mm)(33.5mm,41.025mm) on Top Overlay And Pad DD2-9(33.5mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,40.15mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-9(33.5mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (34.5mm,40.15mm)(34.5mm,41.025mm) on Top Overlay And Pad DD2-8(34.5mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,40.15mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-8(34.5mm,41.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,32.35mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-7(38.8mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,38.75mm)(38.775mm,38.75mm) on Top Overlay And Pad DD2-7(38.8mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,32.35mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-6(38.8mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,37.75mm)(38.775mm,37.75mm) on Top Overlay And Pad DD2-6(38.8mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,32.35mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-5(38.8mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,36.75mm)(38.775mm,36.75mm) on Top Overlay And Pad DD2-5(38.8mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,32.35mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-4(38.8mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,35.75mm)(38.775mm,35.75mm) on Top Overlay And Pad DD2-4(38.8mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,32.35mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-3(38.8mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,34.75mm)(38.775mm,34.75mm) on Top Overlay And Pad DD2-3(38.8mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,32.35mm)(37.7mm,40.15mm) on Top Overlay And Pad DD2-2(38.8mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (37.7mm,33.75mm)(38.775mm,33.75mm) on Top Overlay And Pad DD2-2(38.8mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (33.5mm,31.45mm)(33.5mm,32.35mm) on Top Overlay And Pad DD2-16(33.5mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(37.7mm,32.35mm) on Top Overlay And Pad DD2-16(33.5mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(30.3mm,40.15mm) on Top Overlay And Pad DD2-15(29.2mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (29.225mm,33.75mm)(30.3mm,33.75mm) on Top Overlay And Pad DD2-15(29.2mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C19" (27.155mm,32.353mm) on Top Overlay And Pad DD2-15(29.2mm,33.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(30.3mm,40.15mm) on Top Overlay And Pad DD2-14(29.2mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (29.225mm,34.75mm)(30.3mm,34.75mm) on Top Overlay And Pad DD2-14(29.2mm,34.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(30.3mm,40.15mm) on Top Overlay And Pad DD2-13(29.2mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (29.225mm,35.75mm)(30.3mm,35.75mm) on Top Overlay And Pad DD2-13(29.2mm,35.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(30.3mm,40.15mm) on Top Overlay And Pad DD2-12(29.2mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (29.225mm,36.75mm)(30.3mm,36.75mm) on Top Overlay And Pad DD2-12(29.2mm,36.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(30.3mm,40.15mm) on Top Overlay And Pad DD2-11(29.2mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (29.225mm,37.75mm)(30.3mm,37.75mm) on Top Overlay And Pad DD2-11(29.2mm,37.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(30.3mm,40.15mm) on Top Overlay And Pad DD2-10(29.2mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (29.225mm,38.75mm)(30.3mm,38.75mm) on Top Overlay And Pad DD2-10(29.2mm,38.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (34.5mm,31.45mm)(34.5mm,32.35mm) on Top Overlay And Pad DD2-1(34.5mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (30.3mm,32.35mm)(37.7mm,32.35mm) on Top Overlay And Pad DD2-1(34.5mm,31.45mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C21" (32mm,26.75mm) on Top Overlay And Pad C21-2(31.75mm,29.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.045mm < 0.05mm) Between Text "R1" (25.939mm,42.061mm) on Top Overlay And Pad C24-2(27.9mm,42.75mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.045mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R11" (-13.55mm,20.25mm) on Top Overlay And Pad R12-2(-12.85mm,21mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R33" (-14.3mm,24mm) on Top Overlay And Pad R4-1(-14.25mm,25.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R33" (-14.3mm,24mm) on Top Overlay And Pad R4-2(-12.85mm,25.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R12" (-14.3mm,21.5mm) on Top Overlay And Pad R32-1(-14.25mm,22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R12" (-14.3mm,21.5mm) on Top Overlay And Pad R32-2(-12.85mm,22.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.05mm) Between Text "R32" (-13.8mm,22.75mm) on Top Overlay And Pad R33-1(-14.25mm,23.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R32" (-13.8mm,22.75mm) on Top Overlay And Pad R33-2(-12.85mm,23.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R5" (24mm,32.5mm) on Top Overlay And Pad R5-2(23.5mm,34.55mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C7" (12.409mm,23.507mm) on Top Overlay And Pad R8-2(14.5mm,24.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R13" (44.5mm,34.75mm) on Top Overlay And Pad R13-1(42.75mm,36.7mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R13" (44.5mm,34.75mm) on Top Overlay And Pad R13-2(42.75mm,34.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C18" (32.645mm,23.518mm) on Top Overlay And Pad R20-2(34.25mm,25.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R34" (60mm,27.25mm) on Top Overlay And Pad R34-2(59.5mm,29.8mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C35" (54.405mm,25.51mm) on Top Overlay And Pad R36-1(55mm,26.95mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C35" (54.405mm,25.51mm) on Top Overlay And Pad R36-2(55mm,25.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R36" (55.25mm,22.5mm) on Top Overlay And Pad R36-2(55mm,25.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0mm < 0.05mm) Between Text "C24" (26.5mm,43mm) on Top Overlay And Pad VD1-1(25.2mm,43.3mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.048mm < 0.05mm) Between Text "C6" (21.5mm,41mm) on Top Overlay And Pad R1-1(23.55mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.048mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C24" (26.5mm,43mm) on Top Overlay And Pad R1-2(24.95mm,41.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C15" (41.25mm,45.5mm) on Top Overlay And Pad VD5-3(42.8mm,44mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C39" (47mm,43mm) on Top Overlay And Pad VD5-1(45.2mm,43.05mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C40" (47.5mm,41mm) on Top Overlay And Pad R10-2(45.2mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.009mm < 0.05mm) Between Text "C39" (47mm,43mm) on Top Overlay And Pad R10-2(45.2mm,41.25mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.009mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (21mm,31.475mm)(21mm,32.35mm) on Bottom Overlay And Pad DA1-9(21mm,31.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(25.2mm,32.35mm) on Bottom Overlay And Pad DA1-9(21mm,31.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (22mm,31.475mm)(22mm,32.35mm) on Bottom Overlay And Pad DA1-8(22mm,31.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(25.2mm,32.35mm) on Bottom Overlay And Pad DA1-8(22mm,31.45mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,32.35mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-7(26.3mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,33.75mm)(26.275mm,33.75mm) on Bottom Overlay And Pad DA1-7(26.3mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,32.35mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-6(26.3mm,34.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,34.75mm)(26.275mm,34.75mm) on Bottom Overlay And Pad DA1-6(26.3mm,34.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,32.35mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-5(26.3mm,35.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,35.75mm)(26.275mm,35.75mm) on Bottom Overlay And Pad DA1-5(26.3mm,35.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,32.35mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-4(26.3mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,36.75mm)(26.275mm,36.75mm) on Bottom Overlay And Pad DA1-4(26.3mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,32.35mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-3(26.3mm,37.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,37.75mm)(26.275mm,37.75mm) on Bottom Overlay And Pad DA1-3(26.3mm,37.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,32.35mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-2(26.3mm,38.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (25.2mm,38.75mm)(26.275mm,38.75mm) on Bottom Overlay And Pad DA1-2(26.3mm,38.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (21mm,40.15mm)(21mm,41.05mm) on Bottom Overlay And Pad DA1-16(21mm,41.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,40.15mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-16(21mm,41.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(17.8mm,40.15mm) on Bottom Overlay And Pad DA1-15(16.7mm,38.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (16.725mm,38.75mm)(17.8mm,38.75mm) on Bottom Overlay And Pad DA1-15(16.7mm,38.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(17.8mm,40.15mm) on Bottom Overlay And Pad DA1-14(16.7mm,37.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (16.725mm,37.75mm)(17.8mm,37.75mm) on Bottom Overlay And Pad DA1-14(16.7mm,37.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(17.8mm,40.15mm) on Bottom Overlay And Pad DA1-13(16.7mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (16.725mm,36.75mm)(17.8mm,36.75mm) on Bottom Overlay And Pad DA1-13(16.7mm,36.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(17.8mm,40.15mm) on Bottom Overlay And Pad DA1-12(16.7mm,35.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (16.725mm,35.75mm)(17.8mm,35.75mm) on Bottom Overlay And Pad DA1-12(16.7mm,35.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(17.8mm,40.15mm) on Bottom Overlay And Pad DA1-11(16.7mm,34.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (16.725mm,34.75mm)(17.8mm,34.75mm) on Bottom Overlay And Pad DA1-11(16.7mm,34.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,32.35mm)(17.8mm,40.15mm) on Bottom Overlay And Pad DA1-10(16.7mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (16.725mm,33.75mm)(17.8mm,33.75mm) on Bottom Overlay And Pad DA1-10(16.7mm,33.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (22mm,40.15mm)(22mm,41.05mm) on Bottom Overlay And Pad DA1-1(22mm,41.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Track (17.8mm,40.15mm)(25.2mm,40.15mm) on Bottom Overlay And Pad DA1-1(22mm,41.05mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R37" (52.177mm,22.299mm) on Bottom Overlay And Pad VD14-2(50.05mm,23.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R37" (52.177mm,22.299mm) on Bottom Overlay And Pad VD14-1(51.95mm,23.3mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R35" (64.684mm,22.567mm) on Bottom Overlay And Pad VD13-3(62.7mm,24mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R14" (43.171mm,22.313mm) on Bottom Overlay And Pad VD8-3(41.95mm,23.75mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "C22" (10.5mm,34.75mm) on Bottom Overlay And Pad VD9-1(9.45mm,36.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.05mm) Between Text "R17" (10.5mm,36.25mm) on Bottom Overlay And Pad VD9-1(9.45mm,36.55mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
Rule Violations :174

Processing Rule : Silk to Silk (Clearance=0mm) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit'))
   Violation between Room Definition: Between SMT Small Component R7-Resistor film, 10k, ±1%, 0805, 0.125W, -55...+125°C (35.25mm,4.25mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT SIP Component C1-Ceramic capacitor, 0.1мк, Н20, ±10%, 50V, 0805,  (91mm,31mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C2-Ceramic capacitor, 0.1мк, Н90 (Y5V), +80 -20%, 50V, 0805 (2012), -55...+125°C (77mm,4mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C3-Tantalum capacitor, 68мк, 25V, ±10%, 900mOhm, case E, -60...+125°C (10.25mm,-6mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C4-Ceramic capacitor, 1мк, Н20 (X7R), ±10%, 25V, 1210, -55...+125°C (18.5mm,44.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C6-Ceramic capacitor, 0.1мк, Н90 (Y5V), +80 -20%, 50V, 0805 (2012), -55...+125°C (19.25mm,41.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Small Component C7-Film capacitor, 0.22мк, 63VDC, ±10%, Impedance, 12x10 mm, -60...+125°C (15.5mm,16.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C8-Ceramic capacitor, 1мк, Н20 (X7R), ±10%, 25V, 1210, -55...+125°C (8.25mm,29.75mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C10-Ceramic capacitor, 0.1мк, Н90 (Y5V), +80 -20%, 50V, 0805 (2012), -55...+125°C (12mm,30mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Small Component C11-Aluminium capacitor, 100мк, 63V, ±20%, 0.342Ohm@100kHz, 8x11.3x3.5 mm, -60...+100°C (30.75mm,5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Small Component C12-Aluminium capacitor, 100мк, 63V, ±20%, 0.342Ohm@100kHz, 8x11.3x3.5 mm, -60...+100°C (39.75mm,5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C13-Tantalum capacitor, 4.7мк, 10V, ±10%, 2Ohm, case A (3216), -55...+125°C (9mm,42.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C14-Ceramic capacitor, 0.1мк, H90, +80-20%, 10V, 0603, -55...+125°C (8.75mm,40.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C15-Ceramic capacitor, 1мк, Н20 (X7R), ±10%, 25V, 1210, -55...+125°C (38.25mm,44mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C17-Ceramic capacitor, 0.1мк, Н90 (Y5V), +80 -20%, 50V, 0805 (2012), -55...+125°C (39mm,41.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Small Component C18-Film capacitor, 0.22мк, 63VDC, ±10%, Impedance, 12x10 mm, -60...+125°C (35.75mm,16.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C19-Ceramic capacitor, 1мк, Н20 (X7R), ±10%, 25V, 1210, -55...+125°C (28.75mm,29.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C21-Ceramic capacitor, 0.1мк, Н90 (Y5V), +80 -20%, 50V, 0805 (2012), -55...+125°C (31.75mm,30.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C22-Ceramic capacitor, 2200, H20, ±10%, 50V, 0603, -55...+125°C (12mm,35.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C23-Ceramic capacitor, 0.1мк, H90, +80-20%, 10V, 0603, -55...+125°C (28.75mm,40.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C24-Tantalum capacitor, 4.7мк, 10V, ±10%, 2Ohm, case A (3216), -55...+125°C (29.5mm,42.75mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C25-Ceramic capacitor, 2200, H20, ±10%, 50V, 0603, -55...+125°C (4.25mm,9mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C26-Ceramic capacitor, 2200, H20, ±10%, 50V, 0603, -55...+125°C (12.25mm,33.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C27-Ceramic capacitor, 47, МП0, ±10%, 50V, 0603, -55...+125°C (31.25mm,39.25mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C28-Ceramic capacitor, 2200, H20, ±10%, 50V, 0603, -55...+125°C (36.75mm,35.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C29-Ceramic capacitor, 2200, H20, ±10%, 50V, 0603, -55...+125°C (31.25mm,41.75mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C30-Ceramic capacitor, 0.1мк, H90, +80-20%, 10V, 0603, -55...+125°C (12.5mm,39.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C31-Ceramic capacitor, 47, МП0, ±10%, 50V, 0603, -55...+125°C (31.25mm,33mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C32-Ceramic capacitor, 1мк, Н20 (X7R), ±10%, 25V, 1210, -55...+125°C (59.25mm,44mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C34-Ceramic capacitor, 0.1мк, Н90 (Y5V), +80 -20%, 50V, 0805 (2012), -55...+125°C (60.25mm,41mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Small Component C35-Film capacitor, 0.22мк, 63VDC, ±10%, Impedance, 12x10 mm, -60...+125°C (57.5mm,18.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C36-Ceramic capacitor, 1мк, Н20 (X7R), ±10%, 25V, 1210, -55...+125°C (49mm,29.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C38-Ceramic capacitor, 0.1мк, Н90 (Y5V), +80 -20%, 50V, 0805 (2012), -55...+125°C (52mm,30.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C39-Tantalum capacitor, 4.7мк, 10V, ±10%, 2Ohm, case A (3216), -55...+125°C (50mm,42.75mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component C40-Ceramic capacitor, 0.1мк, H90, +80-20%, 10V, 0603, -55...+125°C (49mm,40.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Component DA1-544УД16У3 (Н04.16-1В) АЕЯР.431130.510 ТУ_разнесенная 1 (21.5mm,36.25mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Component DD1-Hight&Low side gate driver, VoltageWork, Frequency, 2A, supply 4...15V, Temperature, Н04.16-2В (14.25mm,36mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Component DD2-Hight&Low side gate driver, VoltageWork, Frequency, 2A, supply 4...15V, Temperature, Н04.16-2В (34mm,36.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between Component DD3-Hight&Low side gate driver, VoltageWork, Frequency, 2A, supply 4...15V, Temperature, Н04.16-2В (54.5mm,36.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R1-Resistor film, 10, ±5%, 0603, 0.1W, -55...+125°C (24.25mm,41.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R2-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (-13.55mm,17mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R3-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (-13.55mm,15.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R4-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (-13.55mm,25.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R5-Resistor film, 10, ±5%, 0805, 0.125W, -55...+125°C (23.5mm,35.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R6-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (21mm,21.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R8-Resistor film, 10, ±5%, 0805, 0.125W, -55...+125°C (14.5mm,25.75mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R9-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (10.25mm,21.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R10-Resistor film, 10, ±5%, 0603, 0.1W, -55...+125°C (44.5mm,41.25mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R11-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (-13.55mm,19.5mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R12-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (-13.55mm,21mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R13-Resistor film, 10, ±5%, 0805, 0.125W, -55...+125°C (42.75mm,35.75mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R14-Resistor film, 10k, ±5%, 0603, 0.1W, -55...+125°C (42mm,21.25mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R15-Resistor film, 28k, ±1%, 0603, 0.1W, -55...+125°C (3mm,9mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R16-Resistor film, 28k, ±1%, 0603, 0.1W, -55...+125°C (9.75mm,33.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R17-Resistor film, 100, ±5%, 0603, 0.1W, -55...+125°C (12mm,36.75mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R18-Resistor film, 4.02k, ±1%, 0603, 0.1W, -55...+125°C (1.75mm,9mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R19-Resistor film, 1k, ±1%, 0603, 0.1W, -55...+125°C (11mm,33.5mm) on Bottom Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
   Violation between Room Definition: Between SMT Small Component R20-Resistor film, 10, ±5%, 0805, 0.125W, -55...+125°C (34.25mm,26mm) on Top Layer And Room power_unit (Bounding Region = (0mm, 0mm, 50.8mm, 25.4mm) (InComponentClass('power_unit')) 
Rule Violations :58

Processing Rule : Height Constraint (Min=0mm) (Max=60mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:01