#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Nov 30 10:30:30 2025
# Process ID: 7464
# Current directory: D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1
# Command line: vivado.exe -log design_HDH_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_HDH_wrapper.tcl
# Log file: D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1/design_HDH_wrapper.vds
# Journal file: D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1\vivado.jou
# Running On: HUONG, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 16469 MB
#-----------------------------------------------------------
source design_HDH_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado_Xilinx_full/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.cache/ip 
Command: synth_design -top design_HDH_wrapper -part xczu9eg-ffvb1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20984
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado_Xilinx_full/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'first_send_1_w', assumed default net type 'wire' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Controller.v:70]
INFO: [Synth 8-11241] undeclared symbol 'MLSB_SEL_Tx_Byte_out_w', assumed default net type 'wire' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Core.v:62]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2387.996 ; gain = 337.141
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_HDH_wrapper' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/hdl/design_HDH_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_HDH' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/synth/design_HDH.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_HDH_Add_IP_HDH_0_0' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_Add_IP_HDH_0_0/synth/design_HDH_Add_IP_HDH_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Add_IP' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Add_IP.v:10]
INFO: [Synth 8-6157] synthesizing module 'receiver' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/receiver.v:39]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/receiver.v:39]
INFO: [Synth 8-6157] synthesizing module 'Core' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Core.v:10]
INFO: [Synth 8-6157] synthesizing module 'Controller' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Controller.v:10]
INFO: [Synth 8-226] default block is never used [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Controller.v:75]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Controller.v:10]
INFO: [Synth 8-6157] synthesizing module 'Instruction_Memory' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Instruction_Memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Instruction_Memory' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Instruction_Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Input_Memory' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Input_Memory.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Input_Memory' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Input_Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/ALU.v:21]
INFO: [Synth 8-6157] synthesizing module 'ADD_SUB_Sharing' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/ADD_SUB_Sharing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ADD_SUB_Sharing' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/ADD_SUB_Sharing.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/ALU.v:21]
INFO: [Synth 8-6155] done synthesizing module 'Core' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Core.v:10]
INFO: [Synth 8-6157] synthesizing module 'transmitter' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/transmitter.v:37]
INFO: [Synth 8-6155] done synthesizing module 'transmitter' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/transmitter.v:37]
INFO: [Synth 8-6155] done synthesizing module 'Add_IP' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/9a2f/BASIC_IC_COURSE---Tiny_Custom_CPU/RTL_Tiny_CPU/Add_IP.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_HDH_Add_IP_HDH_0_0' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_Add_IP_HDH_0_0/synth/design_HDH_Add_IP_HDH_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_HDH_clk_wiz_0_0' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0.v:68]
INFO: [Synth 8-6157] synthesizing module 'design_HDH_clk_wiz_0_0_clk_wiz' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:71342]
INFO: [Synth 8-6157] synthesizing module 'PLLE4_ADV' [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109159]
	Parameter CLKFBOUT_MULT bound to: 5 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN_PERIOD bound to: 3.333000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 30 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: AUTO - type: string 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE4_ADV' (0#1) [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:109159]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'design_HDH_clk_wiz_0_0_clk_wiz' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_HDH_clk_wiz_0_0' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0.v:68]
INFO: [Synth 8-638] synthesizing module 'design_HDH_rst_clk_wiz_0_25M_0' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/synth/design_HDH_rst_clk_wiz_0_25M_0.vhd:74]
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'd:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/synth/design_HDH_rst_clk_wiz_0_25M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at 'D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628' bound to instance 'POR_SRL_I' of component 'SRL16' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (0#1) [D:/vivado_Xilinx_full/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131628]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'design_HDH_rst_clk_wiz_0_25M_0' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/synth/design_HDH_rst_clk_wiz_0_25M_0.vhd:74]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_HDH_rst_clk_wiz_0_25M_0' is unconnected for instance 'rst_clk_wiz_0_25M' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/synth/design_HDH.v:52]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_HDH_rst_clk_wiz_0_25M_0' is unconnected for instance 'rst_clk_wiz_0_25M' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/synth/design_HDH.v:52]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_HDH_rst_clk_wiz_0_25M_0' is unconnected for instance 'rst_clk_wiz_0_25M' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/synth/design_HDH.v:52]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_HDH_rst_clk_wiz_0_25M_0' is unconnected for instance 'rst_clk_wiz_0_25M' [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/synth/design_HDH.v:52]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_0_25M' of module 'design_HDH_rst_clk_wiz_0_25M_0' has 10 connections declared, but only 6 given [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/synth/design_HDH.v:52]
INFO: [Synth 8-6155] done synthesizing module 'design_HDH' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/synth/design_HDH.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_HDH_wrapper' (0#1) [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/hdl/design_HDH_wrapper.v:12]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2483.727 ; gain = 432.871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2501.637 ; gain = 450.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2501.637 ; gain = 450.781
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2513.707 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0_board.xdc] for cell 'design_HDH_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0_board.xdc] for cell 'design_HDH_i/clk_wiz_0/inst'
Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0.xdc] for cell 'design_HDH_i/clk_wiz_0/inst'
Finished Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0.xdc] for cell 'design_HDH_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_clk_wiz_0_0/design_HDH_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_HDH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_HDH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/design_HDH_rst_clk_wiz_0_25M_0_board.xdc] for cell 'design_HDH_i/rst_clk_wiz_0_25M/U0'
Finished Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/design_HDH_rst_clk_wiz_0_25M_0_board.xdc] for cell 'design_HDH_i/rst_clk_wiz_0_25M/U0'
Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/design_HDH_rst_clk_wiz_0_25M_0.xdc] for cell 'design_HDH_i/rst_clk_wiz_0_25M/U0'
Finished Parsing XDC File [d:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.gen/sources_1/bd/design_HDH/ip/design_HDH_rst_clk_wiz_0_25M_0/design_HDH_rst_clk_wiz_0_25M_0.xdc] for cell 'design_HDH_i/rst_clk_wiz_0_25M/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.srcs/constrs_1/new/xdc_TinyCPU_HDH.xdc]
Finished Parsing XDC File [D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.srcs/constrs_1/new/xdc_TinyCPU_HDH.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.srcs/constrs_1/new/xdc_TinyCPU_HDH.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_HDH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_HDH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_HDH_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_HDH_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2625.391 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 15 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  FDR => FDRE: 12 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2625.391 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/vivado_Xilinx_full/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2625.391 ; gain = 574.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2625.391 ; gain = 574.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_HDH_i/clk_wiz_0/inst. (constraint file  D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for design_HDH_i/rst_clk_wiz_0_25M/U0. (constraint file  D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1/dont_touch.xdc, line 27).
Applied set_property KEEP_HIERARCHY = SOFT for design_HDH_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_HDH_i/Add_IP_HDH_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_HDH_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_HDH_i/rst_clk_wiz_0_25M. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
Applied set_property KEEP = true for user_si570_sysclk_clk_n. (constraint file  auto generated constraint).
Applied set_property KEEP = true for user_si570_sysclk_clk_p. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2625.391 ; gain = 574.535
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_r_reg' in module 'Controller'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_r_reg' in module 'transmitter'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0010 |                               00
                    LOAD |                             1000 |                               01
                     EXE |                             0100 |                               10
                    SEND |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_r_reg' using encoding 'one-hot' in module 'Controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
          s_TX_START_BIT |                              001 |                              001
          s_TX_DATA_BITS |                              010 |                              010
           s_TX_STOP_BIT |                              011 |                              011
               s_CLEANUP |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_r_reg' using encoding 'sequential' in module 'transmitter'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2625.391 ; gain = 574.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   17 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 4     
	   6 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 9     
	   5 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 6     
	   8 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/core/alu/MUL_raw_w, operation Mode is: A*B.
DSP Report: operator inst/core/alu/MUL_raw_w is absorbed into DSP inst/core/alu/MUL_raw_w.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (FDRE_inst) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (BSR_OUT_DFF[0].FDRE_BSR) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (PR_OUT_DFF[0].FDRE_PER) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2625.391 ; gain = 574.535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 3073.977 ; gain = 1023.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 3093.434 ; gain = 1042.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:45 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B         | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY8          |     5|
|3     |DSP_ALU         |     1|
|4     |DSP_A_B_DATA    |     1|
|5     |DSP_C_DATA      |     1|
|6     |DSP_MULTIPLIER  |     1|
|7     |DSP_M_DATA      |     1|
|8     |DSP_OUTPUT      |     1|
|9     |DSP_PREADD      |     1|
|10    |DSP_PREADD_DATA |     1|
|11    |LUT1            |     8|
|12    |LUT2            |    19|
|13    |LUT3            |    36|
|14    |LUT4            |    41|
|15    |LUT5            |    66|
|16    |LUT6            |    29|
|17    |PLLE4_ADV       |     1|
|18    |SRL16           |     1|
|19    |FDCE            |    66|
|20    |FDPE            |     1|
|21    |FDR             |     4|
|22    |FDRE            |    67|
|23    |FDSE            |     3|
|24    |IBUF            |     2|
|25    |IBUFDS          |     1|
|26    |OBUF            |     9|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:43 . Memory (MB): peak = 3095.215 ; gain = 920.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 3095.215 ; gain = 1044.359
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3099.066 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance design_HDH_i/clk_wiz_0/inst/plle4_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3133.793 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  FDR => FDRE: 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 73eadfd2
INFO: [Common 17-83] Releasing license: Synthesis
95 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 3133.793 ; gain = 2059.023
INFO: [Common 17-1381] The checkpoint 'D:/HOC_TAP/Nghien_cuu_khoa_hoc/NCKH_2025/Tiny_Custom_CPU/Lab_2_Tiny_CPU/Lab_2_Tiny_CPU.runs/synth_1/design_HDH_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_HDH_wrapper_utilization_synth.rpt -pb design_HDH_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov 30 10:31:45 2025...
