<?xml version="1.0"?>

<Chip name="Hi3798CV100">
	<IndentificationList>
		<Indentification address="0xF8000EE0" value="0x19050100"/>
	</IndentificationList>
	<ModuleList>
		<ModuleGroup name="CRG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A22000"/>
			<RegisterGroup name="PERI_CRG_PLL0" description="an APLL-1 configuration register." value="0x11000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="cpu_pll_cfg0_apb" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL1" description="an APLL-2 configuration register." value="0x02003064" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="cpu_pll_cfg1_apb" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL2" description="a BPLL-1 configuration register." value="0x11000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="bpll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL3" description="a BPLL-2 configuration register." value="0x02001032" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="bpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd [24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL4" description="a DPLL-1 configuration register." value="0x13000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="ddr_pll_cfg0_apb" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL5" description="a DPLL-2 configuration register." value="0x02001032" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="ddr_pll_cfg1_apb" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL8" description="a VPLL-1 configuration register." value="0x24000000" startoffset="0x0020">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="vpll_ctrl0" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL9" description="a VPLL-2 configuration register." value="0x02001048" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="vpll_ctrl1" description="pll_bypass [26] &lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL10" description="an HPLL-1 configuration register." value="0x22000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="hpll_ctrl0" description="pll_postdiv2 [30:28] &lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24] &lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL11" description="an HPLL-2 configuration register." value="0x02002063" startoffset="0x002C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="hpll_ctrl1" description="pll_bypass [26] &lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL12" description="an EPLL-1 configuration register." value="0x11000000" startoffset="0x0030">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="epll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL13" description="an EPLL-2 configuration register." value="0x0200207D" startoffset="0x0034">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="epll_ctrl1" description="pll_bypass [26] &lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL16" description="a QPLL-1 configuration register." value="0x22000000" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="qpll_ctrl0" description="pll_postdiv2 [30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1 [26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac [23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL17" description="a QPLL-2 configuration register." value="0x02002063" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="qpll_ctrl1" description="pll_bypass [26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd [25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG18" description="a CPU_LP clock and soft reset control register." value="0x00000204" startoffset="0x0048">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="cpu_sw_begin_cfg" description="CPU switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" property="RW"/>
				<Member name="cpu_begin_cfg_bypass" description="CPU switch start bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" property="RW"/>
				<Member name="cpu_div_cfg_bypass" description="CPU frequency division bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="cpu_freq_div_cfg_crg" description="Clock divider of the CPU clock source&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="cpu_freq_sel_cfg_crg" description="CPU clock source select&lt;br&gt;000: APLL output&lt;br&gt;001: 750 MHz&lt;br&gt;010: DPLL output&lt;br&gt;011: 1500 MHz&lt;br&gt;100: 24 MHz&lt;br&gt;101: 1200 MHz&lt;br&gt;110: 400 MHz&lt;br&gt;111: 600 MHz" range="2:0" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG19" description="a PMC_PLL clock and soft reset control register." value="0x000023E8" startoffset="0x004C">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="pll_cfg_bypass" description="PLL configuration bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="13" property="RW"/>
				<Member name="lock_bypass" description="Lock bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="12" property="RW"/>
				<Member name="timeout_plllock" description="PLL lock timeout period (in μs)" range="11:0" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG20" description="a CPU-1 clock and soft reset control register." value="0x0000EA00" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="sc_wd_srst_req" description="WDG soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="30:27" property="RW"/>
				<Member name="cluster_dbg_srst_req" description="DBG soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="26:23" property="RW"/>
				<Member name="cluster_scu_srst_req" description="SCU soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" property="RW"/>
				<Member name="cluster_peri_srst_req" description="PERI soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" property="RW"/>
				<Member name="cs_srst_req" description="CS soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="20" property="RW"/>
				<Member name="neon_srst_req" description="NEON soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="19:16" property="RW"/>
				<Member name="arm_srst_req" description="CPU soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15:12" property="RW"/>
				<Member name="a9_peri_cken" description="PERICLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="reserved" description="Reserved" range="10" property="RW"/>
				<Member name="a9_pclkdbg_cken" description="PCLKDBG clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="l2_clkoff_sys" description="L2 clock disable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" property="RW"/>
				<Member name="neon_clkoff_sys" description="NEON clock disable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7:4" property="RW"/>
				<Member name="cpu_clkoff_sys" description="CPU clock disable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3:0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG21" description="a CPU-2 clock and soft reset control register." value="0x00000300" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="l2_dataram_clken_sel" description="Ratio of the L2 clock frequency to the data RAM frequency&lt;br&gt;0: 2:1&lt;br&gt;1: 1:1" range="11" property="RW"/>
				<Member name="peri_clk_div" description="Frequency divider of the peripheral clock for generating the CPU working clock&lt;br&gt;000: divided by 1&lt;br&gt;001: divided by 2&lt;br&gt;010: divided by 3&lt;br&gt;011: divided by 4&lt;br&gt;100: divided by 5&lt;br&gt;101: divided by 6&lt;br&gt;110: divided by 7&lt;br&gt;111: divided by 8" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:2" property="RW"/>
				<Member name="l2_clk_div" description="Ratio of the L2 clock frequency to the CPU working clock frequency&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="1:0" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG23" description="an SFC clock and soft reset control register." value="0x00000001" startoffset="0x005C">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="sfc_clk_sel" description="SFC clock select&lt;br&gt;0XX: 12 MHz&lt;br&gt;100: 75 MHz&lt;br&gt;101: 100 MHz&lt;br&gt;110: 50 MHz&lt;br&gt;111: 37.5 MHz" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="sfc_srst_req" description="SFC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="sfc_cken" description="SFC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG24" description="a NANDC clock and soft reset control register." value="0x00000001" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="nf_clk_sel" description="NANDC clock select&lt;br&gt;0XX: 24 MHz&lt;br&gt;100: 200 MHz&lt;br&gt;101: 150 MHz&lt;br&gt;110: 125 MHz&lt;br&gt;111: 100 MHz" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="nf_srst_req" description="NANDC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="nf_cken" description="NANDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG25" description="a DDR clock and soft reset control register." value="0x000000FF" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:17" property="RW"/>
				<Member name="ddrt1_srst_req" description="DDRT1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:13" property="RW"/>
				<Member name="ddrt0_srst_req" description="DDRT0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="ddrc_apb_srst_req" description="DDRC PRST soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="hipack_srst_req" description="HIPACK PRST soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="ddrt1_cken" description="DDRT1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="ddrt0_cken" description="DDRT0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="tap_cken" description="Tap clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" property="RW"/>
				<Member name="ddrc_apb_cken" description="DDRC PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="hipack_cken" description="HIPACK PCLK clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="ddrphy0_cken" description="DDR PHY0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="ddrphy1_cken" description="DDR PHY1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG26" description="a UART clock and soft reset control register." value="0x00000011" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:6" property="RW"/>
				<Member name="uart2_srst_req" description="UART2 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="uart2_cken" description="UART2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="uart0_srst_req" description="UART0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="uart0_cken" description="UART0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG27" description="an I2C clock and soft reset control register." value="0x000007FF" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="31:23" property="RW"/>
				<Member name="i2c7_srst_req" description="I2C7 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" property="RW"/>
				<Member name="i2c_qamt_srst_req" description="QAM-T I2C soft reset request (Hi3798C V100 does not support the QAM.)&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="21" property="RW"/>
				<Member name="i2c_qamadc_srst_req" description="QAMADC I2C soft reset request (Hi3798C V100 does not support the QAM.)&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="20" property="RW"/>
				<Member name="i2c_qamc_srst_req" description="QAM-C I2C soft reset request (Hi3798C V100 does not support the QAM.)&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="19" property="RW"/>
				<Member name="i2c6_srst_req" description="I2C6 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="18" property="RW"/>
				<Member name="i2c5_srst_req" description="I2C5 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" property="RW"/>
				<Member name="i2c4_srst_req" description="I2C4 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" property="RW"/>
				<Member name="i2c3_srst_req" description="I2C3 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15" property="RW"/>
				<Member name="i2c2_srst_req" description="I2C2 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" property="RW"/>
				<Member name="i2c1_srst_req" description="I2C1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="i2c0_srst_req" description="I2C0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="i2c7_cken" description="I2C7 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="i2c_qamt_cken" description="QAM-T I2C clock gating (Hi3798C V100 does not support the QAM.)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="i2c_qamadc_cken" description="QAMADC I2C clock gating (Hi3798C V100 does not support the QAM.)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="i2c_qamc_cken" description="QAMC clock gating (Hi3798C V100 does not support the QAM.)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="i2c6_cken" description="I2C6 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="i2c5_cken" description="I2C5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="i2c4_cken" description="I2C4 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="i2c3_cken" description="I2C3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="i2c2_cken" description="I2C2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="i2c1_cken" description="I2C1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="i2c0_cken" description="I2C0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG28" description="an SSP clock and soft reset control register." value="0x00000011" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="31:6" property="RW"/>
				<Member name="ssp1_srst_req" description="SSP1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="ssp1_cken" description="SSP1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="ssp0_srst_req" description="SSP0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="ssp0_cken" description="SSP0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG29" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the SCI interface.PERI_CRG29 is an SCI clock and soft reset control register." value="0x00000011" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="31:6" property="RW"/>
				<Member name="sci1_srst_req" description="SCI1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="sci1_cken" description="SCI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="sci0_srst_req" description="SCI0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="sci0_cken" description="SCI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG30" description="a VDH clock and soft reset control register." value="0x00000003" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="vdhclk_loaden" description="VDH pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="vdhclk_skipcfg" description="VDH pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="vdh_clk_sel" description="VDH clock select&lt;br&gt;0XX: 345.6 MHz&lt;br&gt;100: 400 MHz&lt;br&gt;101: 300 MHz&lt;br&gt;110: 250 MHz&lt;br&gt;111: 150 MHz" range="10:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="vdh_mfd_srst_req" description="MFD soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="vdh_scd_srst_req" description="SCD soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="vdh_all_srst_req" description="VDH main soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="vdhdsp_cken" description="VDH DSP clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vdh_cken" description="VDH clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG31" description="a JPGD clock and soft reset control register." value="0x00000001" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="31:9" property="RW"/>
				<Member name="jpgd_clk_sel" description="JPGD clock select&lt;br&gt;0: 200 MHz&lt;br&gt;1: 150 MHz" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="jpgd_srst_req" description="JPGD soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="jpgd_cken" description="JPGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG33" description="a PGD clock and soft reset control register." value="0x00000001" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="pgd_srst_req" description="PGD soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="pgd_cken" description="PGD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG34" description="a BPD clock and soft reset control register." value="0x00000001" startoffset="0x0088">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="bpd_srst_req" description="BPD soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="bpd_cken" description="BPD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG35" description="a VENC clock and soft reset control register." value="0x00000001" startoffset="0x008C">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="venc_clk_sel_bus" description="VENC clock source select&lt;br&gt;0: asynchronous clock&lt;br&gt;1: advanced eXtensible interface (AXI)" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:9" property="RW"/>
				<Member name="venc_clk_sel" description="VENC clock select&lt;br&gt;0: 300 MHz&lt;br&gt;1: 250 MHz" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="venc_srst_req" description="VENC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="venc_cken" description="VENC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG36" description="a JPGE clock and soft reset control register." value="0x00000001" startoffset="0x0090">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="jpge_clk_sel_bus" description="JPGE clock select&lt;br&gt;0: asynchronous clock&lt;br&gt;1: AXI" range="10" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:5" property="RW"/>
				<Member name="jpge_srst_req" description="JPGE soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="jpge_cken" description="JPGE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG37" description="a TDE clock and soft reset control register." value="0x00000001" startoffset="0x0094">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="tdeclk_loaden" description="TDE pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="tdeclk_skipcfg" description="TDE pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="12:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="tde_srst_req" description="TDE soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="tde_cken" description="TDE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG39" description="an SDIO0 (AHB1) clock and soft reset control register." value="0x00000003" startoffset="0x009C">
				<Member name="reserved" description="Reserved" range="31:19" property="RW"/>
				<Member name="sdio0_drv_ps_sel" description="Phase shift of the SDIO0 driver clock&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="sdio0_sap_ps_sel" description="Phase shift of the SDIO0 sampling clock&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="sdio0_clk_sel" description="SDIO0 clock select&lt;br&gt;00: 75 MHz&lt;br&gt;01: 100 MHz&lt;br&gt;10: 50 MHz&lt;br&gt;11: 15 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="sdio0_srst_req" description="SDIO0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="sdio0_cken" description="SDIO0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sdio0_bus_cken" description="SDIO0 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG40" description="an SDIO1 (AHB0) clock and soft reset control register." value="0x00000003" startoffset="0x00A0">
				<Member name="reserved" description="Reserved" range="31:19" property="RW"/>
				<Member name="sdio1_drv_ps_sel" description="Phase shift of the SDIO1 driver clock&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="18:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="sdio1_sap_ps_sel" description="Phase shift of the SDIO1 sampling clock&lt;br&gt;000: 0°&lt;br&gt;001: 45°&lt;br&gt;010: 90°&lt;br&gt;011: 135°&lt;br&gt;100: 180°&lt;br&gt;101: 225°&lt;br&gt;110: 270°&lt;br&gt;111: 315°" range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="sdio1_clk_sel" description="SDIO1 clock select&lt;br&gt;00: 75 MHz&lt;br&gt;01: 100 MHz&lt;br&gt;10: 50 MHz&lt;br&gt;11: 15 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="sdio1_srst_req" description="SDIO1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="sdio1_cken" description="SDIO1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="sdio1_bus_cken" description="SDIO1 bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG46" description="a USB2 CTRL clock and soft reset control register." value="0x0003F0FF" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="reserved" description="USB2 CTRL OTG_PHY soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" property="RW"/>
				<Member name="usb2_hst_phy_srst_req" description="USB2 CTRL HST_PHY soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" property="RW"/>
				<Member name="usb2_utmi2_srst_req" description="USB2 CTRL UTMI2 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15" property="RW"/>
				<Member name="usb2_utmi1_srst_req" description="USB2 CTRL UTMI1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" property="RW"/>
				<Member name="usb2_utmi0_srst_req" description="USB2 CTRL UTMI0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="usb2_bus_srst_req" description="USB2 CTRL bus soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:8" property="RW"/>
				<Member name="usb2_utmi2_cken" description="USB2 CTRL UTMI2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="usb2_utmi1_cken" description="USB2 CTRL UTMI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="usb2_utmi0_cken" description="USB2 CTRL UTMI0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="usb2_hst_phy_cken" description="USB2 CTRL HST_PHY clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="USB2 CTRL OTG_UTMI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="usb2_ohci12m_cken" description="USB2 CTRL OHCI12M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="usb2_ohci48m_cken" description="USB2 CTRL OHCI48M clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="usb2_bus_cken" description="USB2 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG47" description="a USB2 PHY clock and soft reset control register." value="0x00003F07" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:19" property="RW"/>
				<Member name="usb2_phy2_refclk_sel" description="USB2 PHY2 REFCLK select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="18" property="RW"/>
				<Member name="usb2_phy1_refclk_sel" description="USB2 PHY1 REFCLK select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="17" property="RW"/>
				<Member name="usb2_phy0_refclk_sel" description="USB2 PHY0 REFCLK select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 24 MHz internal clock" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="usb2_phy2_srst_treq" description="USB2 PHY2 TPOR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="usb2_phy2_srst_req" description="USB2 PHY2 POR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="usb2_phy1_srst_treq" description="USB2 PHY1 TPOr soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" property="RW"/>
				<Member name="usb2_phy1_srst_req" description="USB2 PHY1 POR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="usb2_phy0_srst_treq" description="USB2 PHY0 TPOR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="usb2_phy0_srst_req" description="USB2 PHY0 POR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" property="RW"/>
				<Member name="usb2_phy2_ref_cken" description="USB2 PHY2 REFCLK gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="usb2_phy1_ref_cken" description="USB2 PHY1 REFCLK gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="usb2_phy0_ref_cken" description="USB2 PHY0 REFCLK gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG48" description="a CA clock and soft reset control register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="ca_ci_clk_sel" description="CA cipher clock select&lt;br&gt;0: 250 MHz&lt;br&gt;1: 150 MHz" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="otp_srst_req" description="OTP soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="ca_ci_srst_req" description="CA cipher soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="ca_kl_srst_req" description="CA key ladder soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG49" description="an SHA clock and soft reset control register." value="0x00000001" startoffset="0x00C4">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="sha_srst_req" description="SHA soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="sha_cken" description="SHA clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG50" description="a PMC clock and soft reset control register." value="0x00000001" startoffset="0x00C8">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="pmc_srst_req" description="PMC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="pmc_cken" description="PMC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG51" description="a GSF clock and soft reset control register." value="0x00000377" startoffset="0x00CC">
				<Member name="reserved" description="Reserved" range="31:21" property="RW"/>
				<Member name="gsf_rmii1_clk_oen" description="PAD OEN control for the RMII1 clock&lt;br&gt;0: output&lt;br&gt;1: input" range="20" property="RW"/>
				<Member name="gsf_rmii0_clk_oen" description="PAD OEN control for the RMII0 clock&lt;br&gt;0: output&lt;br&gt;1: input" range="19" property="RW"/>
				<Member name="gsf_clk_sel" description="125 MHz clock source select&lt;br&gt;0: no spread spectrum&lt;br&gt;1: spread spectrum, from DPLL" range="18" property="RW"/>
				<Member name="gsf_rmii1_clk_sel" description="RMII1 clock source select&lt;br&gt;0: internal CRG&lt;br&gt;1: external component" range="17" property="RW"/>
				<Member name="gsf_rmii0_clk_sel" description="RMII0 clock source select&lt;br&gt;0: internal CRG&lt;br&gt;1: external component" range="16" property="RW"/>
				<Member name="gsf_mac1_srst_req" description="GSF MAC1 soft reset request, MAC_IF1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15" property="RW"/>
				<Member name="gsf_mac0_srst_req" description="GSF MAC0 soft reset request, MAC_IF0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" property="RW"/>
				<Member name="gsf_g1_srst_req" description="GSF G1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="gsf_g0_srst_req" description="GSF G0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="mac_if1_cken" description="GSF PUB clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="mac_if0_cken" description="GSF GE1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="gsf_ge2_cken" description="GSF PUB clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="gsf_ge1_cken" description="GSF GE1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="gsf_ge0_cken" description="GSF GE0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="gsf_bus_m1_cken" description="GSF M1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="gsf_bus_m0_cken" description="GSF M0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="gsf_bus_m2_cken" description="GSF BUS_S clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG52" description="a DSP clock and soft reset control register." value="0x00000033" startoffset="0x00D0">
				<Member name="reserved" description="Reserved" range="31:10" property="RW"/>
				<Member name="dsp_clk_sel" description="DSP clock select&lt;br&gt;00: 345.6 MHz&lt;br&gt;01: 300 MHz&lt;br&gt;10: 24 MHz&lt;br&gt;11: 327 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="dsp0_srst_req" description="DSP0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="dsp1_srst_req" description="DSP bus soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="dsp0_cken" description="DSP0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="dsp1_cken" description="DSP bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG53" description="a GPU clock and soft reset control register." value="0x00000F11" startoffset="0x00D4">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="gpu_pp3_cken" description="PP3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="gpu_pp2_cken" description="PP2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="gpu_pp1_cken" description="PP1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="gpu_pp0_cken" description="PP0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="gpu_srst_req" description="GPU soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="gpu_cken" description="GPU clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG54" description="a VDP clock and soft reset control register." value="0x05E107FF" startoffset="0x00D8">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="vou_srst_req" description="VOU soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="30" property="RW"/>
				<Member name="vo_hd_hdmi_clk_sel" description="Ratio of clk_vo_hd to clk_hdmi&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="29" property="RW"/>
				<Member name="reserved" description="Reserved" range="28" property="RW"/>
				<Member name="vo_sd_hdmi_clk_sel" description="Ratio of clk_vo_sd to clk_hdmi&lt;br&gt;0: 1:1&lt;br&gt;1: 1:2" range="27" property="RW"/>
				<Member name="hdmi_clk_sel" description="HDMI clock select&lt;br&gt;0: clk_vo_sd&lt;br&gt;1: clk_vo_hd" range="26" property="RW"/>
				<Member name="vo_clkout_pctrl" description="VO CLKOUT phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="25" property="RW"/>
				<Member name="vo_clkout_sel" description="VO CLKOUT clock select&lt;br&gt;0: clk_vo_sd&lt;br&gt;1: clk_vo_hd" range="24" property="RW"/>
				<Member name="vdac_ch3_clk_sel" description="VDAC CH3 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="23" property="RW"/>
				<Member name="vdac_ch2_clk_sel" description="VDAC CH2 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="22" property="RW"/>
				<Member name="vdac_ch1_clk_sel" description="VDAC CH1 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="21" property="RW"/>
				<Member name="vdac_ch0_clk_sel" description="VDAC CH0 clock select&lt;br&gt;0: clk_date_sd&lt;br&gt;1: clk_date_hd" range="20" property="RW"/>
				<Member name="vo_hd_clk_div" description="VO HD clock divider&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="19:18" property="RW"/>
				<Member name="vo_hd_clk_sel" description="VO HD clock select&lt;br&gt;00: clk_vo_sd_ini&lt;br&gt;01: clk_vo_hd0_ini&lt;br&gt;10: clk_vo_hd1_ini&lt;br&gt;11: reserved" range="17:16" property="RW"/>
				<Member name="vo_sd_clk_div" description="VO SD clock divider&lt;br&gt;00: divided by 2&lt;br&gt;01: divided by 4&lt;br&gt;1X: divided by 1" range="15:14" property="RW"/>
				<Member name="vo_sd_clk_sel" description="VO SD clock select&lt;br&gt;00: clk_vo_sd_ini&lt;br&gt;01: clk_vo_hd0_ini&lt;br&gt;10: clk_vo_hd1_ini&lt;br&gt;11: reserved" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="vo_clkout_cken" description="VO CLKOUT clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="vdac_ch3_cken" description="VDAC CH3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="vdac_ch2_cken" description="VDAC CH2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="vdac_ch1_cken" description="VDAC CH1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="vdac_ch0_cken" description="VDAC CH0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="vo_hdate_cken" description="VO HDATE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="vo_hd_cken" description="VO HD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="vo_sdate_cken" description="VO SDATE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="vo_sd_cken" description="VO SD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="reserved" description="Reserved" range="1" property="RW"/>
				<Member name="vo_bus_cken" description="VO bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG55" description="a VICAP clock and soft reset control register." value="0x0000001F" startoffset="0x00DC">
				<Member name="reserved" description="Reserved" range="31:30" property="RW"/>
				<Member name="vi_p1_cksel" description="Clock frequency of VICAP interface 1&lt;br&gt;0: clk_tvd_13&lt;br&gt;1: clk_pixel_hddec&lt;br&gt;2: clk_hdmi_rx" range="29:28" property="RW"/>
				<Member name="reserved" description="Reserved" range="27:26" property="RW"/>
				<Member name="vi_p0_cksel" description="Clock frequency of VICAP interface 0&lt;br&gt;0: clk_tvd_13&lt;br&gt;1: clk_pixel_hddec&lt;br&gt;2: clk_hdmi_rx" range="25:24" property="RW"/>
				<Member name="vi_ppc1_hdmirx_cksel" description="Frequency of the VICAP working clock&lt;br&gt;0: clk_vi_ppc1_com&lt;br&gt;1: clk_hdmi_rx" range="23" property="RW"/>
				<Member name="vi_ppc0_hdmirx_cksel" description="Frequency of the VICAP working clock&lt;br&gt;0: clk_vi_ppc0_com&lt;br&gt;1: clk_hdmi_rx" range="22" property="RW"/>
				<Member name="vi_ppc1_cksel" description="Frequency of the VICAP working clock source&lt;br&gt;0: 300 MHz&lt;br&gt;1: 200 MHz&lt;br&gt;2: 100 MHz&lt;br&gt;Other values: reserved" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" property="RW"/>
				<Member name="vi_ppc0_cksel" description="Frequency of the VICAP working clock source&lt;br&gt;0: 300 MHz&lt;br&gt;1: 200 MHz&lt;br&gt;2: 100 MHz&lt;br&gt;Other values: reserved" range="17:16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:13" property="RW"/>
				<Member name="vi_ppc1_srst_req" description="VI soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="vi_ppc0_srst_req" description="VI soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" property="RW"/>
				<Member name="vi_p1_srst_req" description="VI soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="vi_p0_srst_req" description="VI soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="vi_bus_srst_req" description="VI bus soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="vi_ppc1_cken" description="VI working clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="vi_ppc0_cken" description="VI working clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="vi_p1_cken" description="VI interface clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="vi_p0_cken" description="VI interface clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vi_bus_cken" description="VI bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG56" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QTC function.PERI_CRG56 is a QTC clock and soft reset control register." value="0x00000003" startoffset="0x00E0">
				<Member name="reserved" description="Reserved" range="31:9" property="RW"/>
				<Member name="qtc_clk_pctrl" description="QTC clock phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="qtc_srst_req" description="QTC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="qtc_cken" description="QTC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="qtc_bus_cken" description="QTC bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG57" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QAM function.PERI_CRG57 is a QAM clock and soft reset control register." value="0x0004007F" startoffset="0x00E4">
				<Member name="reserved" description="Reserved" range="31:25" property="RW"/>
				<Member name="qam2x_clk_sel" description="QAM2X clock select&lt;br&gt;0: 125 MHz&lt;br&gt;1: 150 MHz" range="24" property="RW"/>
				<Member name="qam_ts_clk_div" description="QAM TS clock divider&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="23:20" property="RW"/>
				<Member name="qam_ts_clk_sel" description="QAM TS clock select&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="19:18" property="RW"/>
				<Member name="qam_adsclk_pctrl" description="QAM ADS phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="17" property="RW"/>
				<Member name="qam_tsout_pctrl" description="QAM TSOUT phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:14" property="RW"/>
				<Member name="qam_ts_srst_req" description="QAM TS soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="qam_ads_srst_req" description="QAM ADS soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="qam_1x_srst_req" description="QAM1X soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="qam_2x_srst_req" description="QAM2X soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" property="RW"/>
				<Member name="qam_tsout_cken" description="QAM TSOUT clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="qam_ts_cken" description="QAM TS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="qam_ads_cken" description="QAM ADS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="qam_j83ac_cken" description="QAM J83AC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="qam_j83b_cken" description="QAM J83B clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="qam_1x_cken" description="QAM1X clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="qam_2x_cken" description="QAM2X clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG58" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QAM function.PERI_CRG58 is a QAM ADC clock and soft reset control register." value="0x00000040" startoffset="0x00E8">
				<Member name="reserved" description="Reserved" range="31:15" property="RW"/>
				<Member name="qamadc_pctrl" description="QAM ADC clock select&lt;br&gt;0: clock with same frequency as the QAM ADC clock&lt;br&gt;1: clock obtained by dividing the QAM ADC clock by 2" range="14" property="RW"/>
				<Member name="qamctrl_clk_div" description="QAM CTRL/QTC clock select&lt;br&gt;0: clock with same frequency as the QAM ADC clock&lt;br&gt;1: clock obtained by dividing the QAM ADC clock by 2" range="13" property="RW"/>
				<Member name="qamctrl_clk_sel" description="QAM QTC clock select&lt;br&gt;000: 28.8 MHz internal clock&lt;br&gt;001: 25 MHz internal clock&lt;br&gt;010: 60 MHz internal clock&lt;br&gt;011: QAM ADC output clock&lt;br&gt;1XX: 30 MHz QAM-T clock" range="12:10" property="RW"/>
				<Member name="qamadc_clk_sel" description="QAM ADC clock select&lt;br&gt;000: 28.8 MHz internal clock&lt;br&gt;001: 25 MHz internal clock&lt;br&gt;010: 60 MHz internal clock&lt;br&gt;011: 30 MHz QAM-T clock&lt;br&gt;1XX: clk_core_aif, AIF working clock" range="9:7" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG61" description="an HWC clock and soft reset control register." value="0x00000001" startoffset="0x00F4">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="hwcclk_loaden" description="HWC pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="hwcclk_skipcfg" description="HWC pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="12:8" property="RW"/>
				<Member name="hwc_bus_cksel" description="HWC bus clock select&lt;br&gt;0: 400 MHz&lt;br&gt;1: 300 MHz" range="7" property="RW"/>
				<Member name="hwc_clk_sel" description="HWC clock select&lt;br&gt;0: 345.6 MHz&lt;br&gt;1: 400 MHz&lt;br&gt;2: 432 MHz&lt;br&gt;3: 300 MHz" range="6:5" property="RW"/>
				<Member name="hwc_srst_req" description="HWC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="hwc_cken" description="HWC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG62" description="a BOOTMEM clock and soft reset control register." value="0x00000001" startoffset="0x00F8">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="bootmem_srst_req" description="BOOTMEM soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="bootmem_cken" description="BOOTMEM clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG63" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the TS function.PERI_CRG63 is a PVR-1 clock and soft reset control register." value="0x00007FFF" startoffset="0x00FC">
				<Member name="reserved" description="Reserved" range="31:25" property="RW"/>
				<Member name="pvr_tsi4_cksel" description="PVR TSI4 clock source select&lt;br&gt;00: clk_tsi4_com&lt;br&gt;01: clk_pvr_tsi1&lt;br&gt;10: clk_pvr_tsi2&lt;br&gt;11: clk_ts0_clk" range="24:23" property="RW"/>
				<Member name="pvr_srst_req" description="PVR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="22" property="RW"/>
				<Member name="pvr_tsi8_pctrl" description="PVR TSI8 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="21" property="RW"/>
				<Member name="pvr_tsi7_pctrl" description="PVR TSI7 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="20" property="RW"/>
				<Member name="pvr_tsi6_pctrl" description="PVR TSI6 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="19" property="RW"/>
				<Member name="pvr_tsi5_pctrl" description="PVR TSI5 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="18" property="RW"/>
				<Member name="pvr_tsi4_pctrl" description="PVR TSI4 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="17" property="RW"/>
				<Member name="pvr_tsi3_pctrl" description="PVR TSI3 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" property="RW"/>
				<Member name="pvr_tsout1_cken" description="PVR TSOUT1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" property="RW"/>
				<Member name="pvr_tsout0_cken" description="PVR TSOUT0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" property="RW"/>
				<Member name="pvr_ts1_cken" description="PVR TS1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" property="RW"/>
				<Member name="pvr_ts0_cken" description="PVR TS0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11" property="RW"/>
				<Member name="pvr_tsi8_cken" description="PVR TSI5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" property="RW"/>
				<Member name="pvr_tsi7_cken" description="PVR TSI5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="pvr_tsi6_cken" description="PVR TSI5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" property="RW"/>
				<Member name="pvr_tsi5_cken" description="PVR TSI5 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="pvr_tsi4_cken" description="PVR TSI4 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="pvr_tsi3_cken" description="PVR TSI3 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="pvr_tsi2_cken" description="PVR TSI2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="pvr_tsi1_cken" description="PVR TSI1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="pvr_27m_cken" description="PVR 27 MHz clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="pvr_dmx_cken" description="PVR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="pvr_bus_cken" description="PVR bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG64" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the TS function.PERI_CRG64 is a PVR-2 clock and soft reset control register." value="0x00005000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:24" property="RW"/>
				<Member name="pvr_ts1_clk_div" description="PVR TS1 clock divider&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="23:20" property="RW"/>
				<Member name="pvr_ts0_clk_div" description="PVR TS0 clock divider&lt;br&gt;0000: divided by 2&lt;br&gt;0001: divided by 4&lt;br&gt;0010: divided by 6&lt;br&gt;0011: divided by 8&lt;br&gt;0100: divided by 10&lt;br&gt;0101: divided by 12&lt;br&gt;0110: divided by 14&lt;br&gt;0111: divided by 16&lt;br&gt;1000: divided by 18&lt;br&gt;1001: divided by 20&lt;br&gt;1010: divided by 22&lt;br&gt;1011: divided by 24&lt;br&gt;1100: divided by 26&lt;br&gt;1101: divided by 28&lt;br&gt;1110: divided by 30&lt;br&gt;1111: divided by 32" range="19:16" property="RW"/>
				<Member name="pvr_ts1_clk_sel" description="PVR TS1 clock select&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="15:14" property="RW"/>
				<Member name="pvr_ts0_clk_sel" description="PVR TS0 clock select&lt;br&gt;00: 100 MHz&lt;br&gt;01: 150 MHz&lt;br&gt;10: 1200 MHz&lt;br&gt;11: 1500 MHz" range="13:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" property="RW"/>
				<Member name="pvr_dmx_clkdiv_cfg" description="PVR DEMUX clock divider select&lt;br&gt;0: configured by software&lt;br&gt;1: configured by hardware" range="10" property="RW"/>
				<Member name="sw_dmxclk_loaden" description="PVR pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" property="RW"/>
				<Member name="sw_dmx_clk_div" description="PVR pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="8:4" property="RW"/>
				<Member name="pvr_dmx_clk_sel" description="PVR DMX clock select&lt;br&gt;00: 250 MHz&lt;br&gt;01: 288 MHz&lt;br&gt;10: 200 MHz&lt;br&gt;11: 150 MHz" range="3:2" property="RW"/>
				<Member name="pvr_tsout1_pctrl" description="PVR TSOUT1 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="1" property="RW"/>
				<Member name="pvr_tsout0_pctrl" description="PVR TSOUT0 phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="0" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG67" description="an HDMITX_CTRL clock and soft reset control register." value="0x0000003F" startoffset="0x010C">
				<Member name="reserved" description="Reserved" range="31:15" property="RW"/>
				<Member name="hdmitx_ctrl_asclk_sel" description="HDMITX ASCLK clock select&lt;br&gt;0: HDMI PHY&lt;br&gt;1: CRG (100 MHz)" range="14" property="RW"/>
				<Member name="hdmitx_ctrl_osclk_sel" description="HDMITX OSCLK clock select&lt;br&gt;0: HDMI PHY&lt;br&gt;1: CRG (60 MHz)" range="13" property="RW"/>
				<Member name="hdmitx_ctrl_cec_clk_sel" description="HDMITX CEC clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 2.02 MHz" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="hdmitx_ctrl_srst_req" description="HDMI TX soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="hdmitx_ctrl_bus_srst_req" description="HDMI RX bus soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="hdmitx_ctrl_as_cken" description="HDMI TX AS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="hdmitx_ctrl_os_cken" description="HDMI TX OS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="hdmitx_ctrl_mhl_cken" description="HDMI TX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="hdmitx_ctrl_id_cken" description="HDMI RX ID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="hdmitx_ctrl_cec_cken" description="HDMI TX CEC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hdmitx_ctrl_bus_cken" description="HDMI TX bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x010C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG68" description="an HDMITX_PHY clock and soft reset control register." value="0x00000001" startoffset="0x0110">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="hdmitx_phy_srst_req" description="HDMI TX PHY soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="hdmitx_phy_bus_cken" description="HDMI TX PHY bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG69" description="an ADAC clock and soft reset control register." value="0x00000001" startoffset="0x0114">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="adac_cken" description="ADAC bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0114"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG70" description="an AIAO clock and soft reset control register." value="0x00000001" startoffset="0x0118">
				<Member name="reserved" description="Reserved" range="31:22" property="RW"/>
				<Member name="aiao_mclk_sel" description="AIAO MCLK source select&lt;br&gt;00: 1000 MHz from APLL1, integral multiple of 12.288 MHz&lt;br&gt;01: 1200 MHz&lt;br&gt;1X: 1500 MHz" range="21:20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:18" property="RW"/>
				<Member name="aiaoclk_loaden" description="AIAO pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="aiaoclk_skipcfg" description="AIAO pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:9" property="RW"/>
				<Member name="aiao_clk_sel" description="AIAO clock select&lt;br&gt;0: 200 MHz&lt;br&gt;1: 250 MHz" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="aiao_srst_req" description="AIAO soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="aiao_cken" description="AIAO clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG73" description="a GPU_LP clock and soft reset control register." value="0x00000207" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="gpu_sw_begin_cfg" description="GPU switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" property="RW"/>
				<Member name="gpu_begin_cfg_bypass" description="GPU switch start bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" property="RW"/>
				<Member name="gpu_div_cfg_bypass" description="GPU frequency division bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="gpu_freq_div_cfg_crg" description="GPU clock divider&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="gpu_freq_sel_cfg_crg" description="GPU clock select&lt;br&gt;000: 432 MHz&lt;br&gt;001: 400 MHz&lt;br&gt;010: 375 MHz&lt;br&gt;011: 345.6 MHz&lt;br&gt;100: 300 MHz&lt;br&gt;101: postdiv output of QPLL&lt;br&gt;110: 200 MHz&lt;br&gt;111: 150 MHz" range="2:0" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG74" description="a DDR_LP clock and soft reset control register." value="0x00000204" startoffset="0x0128">
				<Member name="reserved" description="Reserved" range="31:11" property="RW"/>
				<Member name="ddr_sw_begin_cfg" description="DDR switch start&lt;br&gt;0: not started&lt;br&gt;1: started" range="10" property="RW"/>
				<Member name="ddr_begin_cfg_bypass" description="DDR switch start bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="9" property="RW"/>
				<Member name="ddr_div_cfg_bypass" description="DDR frequency division bypass&lt;br&gt;0: signal output by the state machine&lt;br&gt;1: signal configured by registers" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:3" property="RW"/>
				<Member name="ddr_freq_sel_cfg_crg" description="DDR clock select&lt;br&gt;0XX: DPLL output&lt;br&gt;100: 24 MHz&lt;br&gt;101: 400 MHz&lt;br&gt;110: 300 MHz&lt;br&gt;111: 200 MHz" range="2:0" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG75" description="an APLL spread spectrum module control register." value="0x00000000" startoffset="0x012C">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="apll_ssmod_ctrl" description="ssmod_divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod_spread[8: 4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG76" description="a BPLL spread spectrum module control register." value="0x00000000" startoffset="0x0130">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="bpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG77" description="a DPLL spread spectrum module control register." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="dpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG79" description="a VPLL spread spectrum module control register." value="0x00000000" startoffset="0x013C">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="vpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG80" description="an HPLL spread spectrum module control register." value="0x00000000" startoffset="0x0140">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="hpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken [0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG81" description="an EPLL spread spectrum module control register." value="0x00000000" startoffset="0x0144">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="epll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG83" description="a QPLL spread spectrum module control register." value="0x00000000" startoffset="0x014C">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="qpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x014C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG84" description="a PLL lock status indicator register." value="0x00000000" startoffset="0x0150">
				<Member name="reserved" description="Reserved" range="31:9" property="RO"/>
				<Member name="pll_lock" description="0: apll_lock&lt;br&gt;1: bpll_lock&lt;br&gt;2: dpll_lock&lt;br&gt;3: vpll_lock&lt;br&gt;4: hpll_lock&lt;br&gt;5: epll_lock&lt;br&gt;6: qpll_lock&lt;br&gt;7: fpll_lock&lt;br&gt;8: mpll_lock" range="8:0" property="RO"/>
				<Register offset="0x0150"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG85" description="an SW_READBACK register." value="0x00000000" startoffset="0x0154">
				<Member name="reserved" description="Reserved" range="31:29" property="RO"/>
				<Member name="dsp_clk_seled" description="DSP clock switch completion indicator" range="28:27" property="RO"/>
				<Member name="hevc_b_clk_seled" description="HEVC B CLK clock switch completion indicator" range="26:25" property="RO"/>
				<Member name="hevc_c_clk_seled" description="HEVC C CLK clock switch completion indicator" range="24:23" property="RO"/>
				<Member name="hevc_a_clk_seled" description="HEVC A CLK clock switch completion indicator" range="22" property="RO"/>
				<Member name="vdh_clk_seled" description="VDH clock switch completion indicator" range="21" property="RO"/>
				<Member name="reserved" description="Reserved" range="20" property="RO"/>
				<Member name="sdio1_clk_seled" description="SDIO1 clock switch completion indicator" range="19:18" property="RO"/>
				<Member name="sdio0_clk_seled" description="SDIO0 clock switch completion indicator" range="17:16" property="RO"/>
				<Member name="nf_clk_seled" description="NF clock switch completion indicator" range="15" property="RO"/>
				<Member name="sfc_clk_seled" description="SFC clock switch completion indicator" range="14" property="RO"/>
				<Member name="reserved" description="Reserved" range="13:12" property="RO"/>
				<Member name="ddr_clk_mux" description="DDR clock switch completion indicator" range="11:9" property="RO"/>
				<Member name="ddr_clk_sw_ok_crg" description="DDR PLL switch completion indicator" range="8" property="RO"/>
				<Member name="gpu_clk_mux" description="GPU clock switch completion indicator" range="7:5" property="RO"/>
				<Member name="gpu_clk_sw_ok_crg" description="GPU PLL switch completion indicator" range="4" property="RO"/>
				<Member name="cpu_clk_mux" description="CPU clock switch completion indicator" range="3:1" property="RO"/>
				<Member name="cpu_clk_sw_ok_crg" description="CPU_PLL switch completion indicator" range="0" property="RO"/>
				<Register offset="0x0154"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG86" description="a CPU backup configuration register." value="0x11000000" startoffset="0x0158">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="cpu_pll_cfg0_sw" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0158"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG87" description="a CPU backup configuration register." value="0x02003064" startoffset="0x015C">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="cpu_pll_cfg1_sw" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x015C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG88" description="a DDR backup configuration register." value="0x13000000" startoffset="0x0160">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="ddr_pll_cfg0_sw" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x0160"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG89" description="a DDR backup configuration register." value="0x02001032" startoffset="0x0164">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="ddr_pll_cfg1_sw" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x0164"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG91" description="a USB_FREECLK_DEC control register." value="0x00000000" startoffset="0x016C">
				<Member name="reserved" description="Reserved" range="31:3" property="RO"/>
				<Member name="usb2_phy2_cnt_out" description="Readback of the USB2 PHY2 FREECLK count&lt;br&gt;0: FREECLK is not output.&lt;br&gt;1: FREECLK is output." range="2" property="RO"/>
				<Member name="usb2_phy1_cnt_out" description="Readback of the USB2 PHY1 FREECLK count&lt;br&gt;0: FREECLK is not output.&lt;br&gt;1: FREECLK is output." range="1" property="RO"/>
				<Member name="usb2_phy0_cnt_out" description="Readback of the USB2 PHY0 FREECLK count&lt;br&gt;0: FREECLK is not output.&lt;br&gt;1: FREECLK is output." range="0" property="RO"/>
				<Register offset="0x016C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG93" description="a VDH_RST_READBACK register." value="0x00000000" startoffset="0x0174">
				<Member name="reserved" description="Reserved" range="31:4" property="RO"/>
				<Member name="hevc_rst_ok" description="HEVC reset status indicator&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="3" property="RO"/>
				<Member name="vdh_mfd_rst_ok" description="MFD reset status indicator&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="2" property="RO"/>
				<Member name="vdh_scd_rst_ok" description="SCD reset status indicator&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="1" property="RO"/>
				<Member name="vdh_all_rst_ok" description="VDH global reset status indicator&lt;br&gt;1: reset&lt;br&gt;0: reset deasserted" range="0" property="RO"/>
				<Register offset="0x0174"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG94" description="a WDG clock and soft reset control register." value="0x00000007" startoffset="0x0178">
				<Member name="reserved" description="Reserved" range="31:7" property="RW"/>
				<Member name="wdg2_srst_req" description="WDG2 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="wdg1_srst_req" description="WDG1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="wdg0_srst_req" description="WDG0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" property="RW"/>
				<Member name="wdg2_cken" description="WDG2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="wdg1_cken" description="WDG1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="wdg0_cken" description="WDG0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0178"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG95" description="a PLL_TEST clock and soft reset control register." value="0x00000001" startoffset="0x017C">
				<Member name="reserved" description="Reserved" range="31:3" property="RW"/>
				<Member name="test_fq_clk_sel" description="pll_test_out[6] source select&lt;br&gt;0: fpll_fout4 clock&lt;br&gt;1: QPLL clock divided by 2" range="2" property="RW"/>
				<Member name="test_clk_sel" description="clk_test_out source select&lt;br&gt;0: CPU clock divided by 32&lt;br&gt;1: GPU clock divided by 16" range="1" property="RW"/>
				<Member name="pll_test_en" description="PLL test enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x017C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG96" description="an A9 RAM speed control register." value="0x0015555F" startoffset="0x0180">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="mem_adjust_cpu" description="l2_dataram_delay[26:22] speed adjustment parameter, not used&lt;br&gt;l2_tagram_delay[21:20] speed adjustment parameter&lt;br&gt;a9_ram_delay[19:0] speed adjustment parameter" range="26:0" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG97" description="a GPU RAM speed control register." value="0x00004212" startoffset="0x0184">
				<Member name="reserved" description="Reserved" range="31:16" property="RW"/>
				<Member name="mem_adjust_gpu" description="ema_rfs[15:13] speed adjustment parameter&lt;br&gt;emaw_rfs[12:11] speed adjustment parameter&lt;br&gt;ema_ras[10:8] speed adjustment parameter&lt;br&gt;emaw_ras[7:6] speed adjustment parameter&lt;br&gt;emaa_rft[5:3] speed adjustment parameter&lt;br&gt;emab_rft[2:0] speed adjustment parameter" range="15:0" property="RW"/>
				<Register offset="0x0184"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG98" description="a CI clock and soft reset control register." value="0x00000010" startoffset="0x0188">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="ci_cken" description="CI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="ci_srst_req" description="CI soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="ci_cksel" description="CI source select&lt;br&gt;0: 50 MHz&lt;br&gt;1: 27 MHz" range="0" property="RW"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG102" description="an HDDEC clock and soft reset control register." value="0x0000000F" startoffset="0x0198">
				<Member name="reserved" description="Reserved" range="31:7" property="RW"/>
				<Member name="hddec_pixel_srst_req" description="HDDEC PIXEL soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="hddec_det_srst_req" description="HDDEC DET soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="hddec_apb_srst_req" description="HDDEC APB soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="clk_apb_hddec_cken" description="HDDEC APB clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="clk_pixel_hddec_cken" description="HDDEC PIXEL clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="clk_sog2_hddec_cken" description="HDDEC SOG2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="clk_det_hddec_cken" description="HDDEC DET clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0198"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG103" description="a Demod clock and soft reset control register." value="0x0000000F" startoffset="0x019C">
				<Member name="reserved" description="Reserved" range="31:15" property="RW"/>
				<Member name="demod_fsclk_div" description="Relationship between the bit clock BCLK and the sampling clock FS&lt;br&gt;000: FS is BCLK divided by 16.&lt;br&gt;001: FS is BCLK divided by 32.&lt;br&gt;010: FS is BCLK divided by 48.&lt;br&gt;011: FS is BCLK divided by 64.&lt;br&gt;100: FS is BCLK divided by 128.&lt;br&gt;101: FS is BCLK divided by 256.&lt;br&gt;Other values: FS is BCLK divided by 8." range="14:12" property="RW"/>
				<Member name="demod_bclk_div" description="Relationship between the main clock MCLK and the bit clock BCLK&lt;br&gt;0000: BCLK is MCLK divided by 1.&lt;br&gt;0001: BCLK is MCLK divided by 3.&lt;br&gt;0010: BCLK is MCLK divided by 2.&lt;br&gt;0011: BCLK is MCLK divided by 4.&lt;br&gt;0100: BCLK is MCLK divided by 6.&lt;br&gt;0101: BCLK is MCLK divided by 8.&lt;br&gt;0110: BCLK is MCLK divided by 12.&lt;br&gt;0111: BCLK is MCLK divided by 16.&lt;br&gt;1000: BCLK is MCLK divided by 24.&lt;br&gt;1001: BCLK is MCLK divided by 32.&lt;br&gt;1010: BCLK is MCLK divided by 48.&lt;br&gt;1011: BCLK is MCLK divided by 64.&lt;br&gt;Other values: BCLK is MCLK divided by 8." range="11:8" property="RW"/>
				<Member name="pwm_sif_srst_req" description="PWM SIF soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="afe2_clkin_pctrl" description="AFE2 input clock inverse control&lt;br&gt;0: normal&lt;br&gt;1: inverted" range="6" property="RW"/>
				<Member name="demod_cksel" description="Demod clock source select (This bit is reserved for Hi3798C V100 because it does not support the Demod.)&lt;br&gt;0: clk_sif_aif&lt;br&gt;1: clk_aif_com (114.5 MHz)" range="5" property="RW"/>
				<Member name="demod_srst_req" description="Demod soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="pwm_sif_cken" description="PWM SIF clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="sif_cken" description="SIF clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="afe2_cken" description="AFE2 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="demod_cken" description="Demod clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x019C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG108" description="a timer clock and soft reset control register." value="0x0000003F" startoffset="0x01B0">
				<Member name="reserved" description="Reserved" range="31:14" property="RW"/>
				<Member name="timerab_srst_req" description="Timer soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="timercd_srst_req" description="Timer soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="timer89_srst_req" description="Timer soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" property="RW"/>
				<Member name="timer67_srst_req" description="Timer soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="timer45_srst_req" description="Timer soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="timer23_srst_req" description="Timer soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="timerab_cken" description="Timer clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="timercd_cken" description="Timer clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="timer89_cken" description="Timer clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="timer67_cken" description="Timer clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="timer45_cken" description="Timer clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="timer23_cken" description="Timer clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01B0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG109" description="an FPLL spread spectrum module control register." value="0x00000000" startoffset="0x01B4">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="fpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x01B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG110" description="an MPLL spread spectrum module control register." value="0x00000000" startoffset="0x01B8">
				<Member name="reserved" description="Reserved" range="31:13" property="RW"/>
				<Member name="mpll_ssmod_ctrl" description="ssmod divval[12:9]&lt;br&gt;SSMOD divval control&lt;br&gt;ssmod spread[8:4]&lt;br&gt;SSMOD spread control&lt;br&gt;0: 0&lt;br&gt;1: 0.1%&lt;br&gt;2: 0.2%&lt;br&gt;3: 0.3%&lt;br&gt;4: 0.4%&lt;br&gt;5: 0.5%&lt;br&gt;6: 0.6%&lt;br&gt;7: 0.7%&lt;br&gt;...&lt;br&gt;31: 3.1%&lt;br&gt;ssmod downspread[3]&lt;br&gt;SSMOD downspread control&lt;br&gt;0: central spread spectrum&lt;br&gt;1: down spread spectrum&lt;br&gt;ssmod_disable[2]&lt;br&gt;SSMOD disable control&lt;br&gt;0: enabled&lt;br&gt;1: disabled&lt;br&gt;ssmod_rst_req[1]&lt;br&gt;SSMOD reset control&lt;br&gt;0: not reset&lt;br&gt;1: reset&lt;br&gt;ssmod_cken[0]&lt;br&gt;SSMOD clock gating&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="12:0" property="RW"/>
				<Register offset="0x01B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL111" description="an FPLL-1 configuration register." value="0x15B55555" startoffset="0x01BC">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="fpll_ctrl0" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x01BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL112" description="an FPLL-2 configuration register." value="0x0000102F" startoffset="0x01C0">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="fpll_ctrl1" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x01C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL113" description="an MPLL-1 configuration register." value="0x14000000" startoffset="0x01C4">
				<Member name="reserved" description="Reserved" range="31" property="RW"/>
				<Member name="mpll_ctrl0" description="pll_postdiv2[30:28]&lt;br&gt;Level-2 output frequency divider of the PLL&lt;br&gt;pll_postdiv1[26:24]&lt;br&gt;Level-1 output frequency divider of the PLL&lt;br&gt;pll_frac[23:0]&lt;br&gt;Decimal frequency divider of the PLL" range="30:0" property="RW"/>
				<Register offset="0x01C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG_PLL114" description="an MPLL-2 configuration register." value="0x02002063" startoffset="0x01C8">
				<Member name="reserved" description="Reserved" range="31:27" property="RW"/>
				<Member name="mpll_ctrl1" description="pll_bypass[26]&lt;br&gt;PLL clock frequency division bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed&lt;br&gt;pll_dsmpd[25]&lt;br&gt;PLL decimal frequency division control&lt;br&gt;0: decimal frequency-division mode&lt;br&gt;1: integral frequency-division mode&lt;br&gt;pll_dacpd[24]&lt;br&gt;PLL test signal control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_foutpostdivpd[23]&lt;br&gt;Power-down control for the PLL FOUTPOSTDIV output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_fout4phasepd[22]&lt;br&gt;Power-down control for the PLL FOUT0?4 output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_foutvcopd[21]&lt;br&gt;Power-down control for the PLL FOUTVCO output&lt;br&gt;0: normal clock output&lt;br&gt;1: no clock output&lt;br&gt;pll_pd[20]&lt;br&gt;PLL power-down control&lt;br&gt;0: normal operating mode&lt;br&gt;1: power-down mode&lt;br&gt;pll_refdiv[17:12]&lt;br&gt;Frequency divider of the PLL reference clock&lt;br&gt;pll_fbdiv[11:0]&lt;br&gt;Integral frequency multiplier factor of the PLL" range="26:0" property="RW"/>
				<Register offset="0x01C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG115" description="a DMA clock and soft reset control register." value="0x00000001" startoffset="0x01CC">
				<Member name="reserved" description="Reserved" range="31:5" property="RW"/>
				<Member name="dma_srst_req" description="DMA soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="dma_cken" description="DMA clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG118" description="a VPSS0 clock and soft reset control register." value="0x00000001" startoffset="0x01D8">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="vpss0clk_loaden" description="VPSS0 pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="vpss0clk_skipcfg" description="VPSS0 pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="vpss0_clk_sel" description="VPSS0 clock select&lt;br&gt;00: 300 MHz&lt;br&gt;01: 500 MHz&lt;br&gt;10: 432 MHz&lt;br&gt;11: 400 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="vpss0_srst_req" description="VPSS0 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="vpss0_cken" description="VPSS0 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG119" description="a VPSS1 clock and soft reset control register." value="0x00000001" startoffset="0x01DC">
				<Member name="reserved" description="Reserved" range="31:18" property="RW"/>
				<Member name="vpss1clk_loaden" description="VPSS1 pulse filter/frequency scale enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="17" property="RW"/>
				<Member name="vpss1clk_skipcfg" description="VPSS1 pulse filter/frequency scale&lt;br&gt;0x0: No pulse is filtered out.&lt;br&gt;0x1: One pulse is filtered out.&lt;br&gt;0x2: Two pulses are filtered out.&lt;br&gt;The rule applies to other values." range="16:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="vpss1_clk_sel" description="VPSS1 clock select&lt;br&gt;00: 300 MHz&lt;br&gt;01: 500 MHz&lt;br&gt;10: 432 MHz&lt;br&gt;11: 400 MHz" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="vpss1_srst_req" description="VPSS1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="vpss1_cken" description="VPSS1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01DC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG120" description="an HDMI RX clock and soft reset control register." value="0x0003FFFF" startoffset="0x01E0">
				<Member name="reserved" description="Reserved" range="31:16" property="RW"/>
				<Member name="hdmirxphy_dp_clr_cken" description="dp_clr clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15:12" property="RW"/>
				<Member name="hdmirxphy_tmds_clk1x_cken" description="tmds_clk1x clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="11:8" property="RW"/>
				<Member name="hdmirxphy_pre_pll_cken" description="pre_pll clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7:4" property="RW"/>
				<Member name="hdmirxphy_tmds_div20sync_cken" description="tmds_div20sync clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3:0" property="RW"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG121" description="an HEVC clock and soft reset control register." value="0x00000001" startoffset="0x01E4">
				<Member name="reserved" description="Reserved" range="31:23" property="RW"/>
				<Member name="hevc_a_cksel" description="HEVC AXI clock select&lt;br&gt;0XX: 400 MHz&lt;br&gt;100: 375 MHz&lt;br&gt;101: 345.6 MHz&lt;br&gt;110: 327 MHz&lt;br&gt;111: 300 MHz" range="22:20" property="RW"/>
				<Member name="hevc_c_cksel" description="HEVC C clock select&lt;br&gt;00XX: 345.6 MHz&lt;br&gt;01XX: 327 MHz&lt;br&gt;10XX: 375 MHz&lt;br&gt;1100: 300 MHz&lt;br&gt;1101: 288 MHz&lt;br&gt;1110: 400 MHz" range="19:16" property="RW"/>
				<Member name="hevc_b_cksel" description="HEVC B clock select&lt;br&gt;00XX: 200 MHz&lt;br&gt;01XX: 216 MHz&lt;br&gt;10XX: 250 MHz&lt;br&gt;1100: 288 MHz&lt;br&gt;1101: 187 MHz&lt;br&gt;1110: 150 MHz" range="15:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="hevc_v_cksel" description="HEVC V clock select&lt;br&gt;00: 345.6 MHz&lt;br&gt;01: 327 MHz&lt;br&gt;10: 300 MHz&lt;br&gt;11: 375 MHz" range="9:8" property="RW"/>
				<Member name="hevc_srst_req" description="HEVC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" property="RW"/>
				<Member name="hevc_a_srst_req" description="HEVC AXI soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="6" property="RW"/>
				<Member name="hevc_p_srst_req" description="HEVC APB soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="hevc_c_srst_req" description="HEVC C soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="hevc_b_srst_req" description="HEVC B soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="3" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" property="RW"/>
				<Member name="hevc_v_srst_req" description="HEVC V soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="hevc_cken" description="HEVC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG122" description="a VDP clock and soft reset control register." value="0x00000000" startoffset="0x01E8">
				<Member name="reserved" description="Reserved" range="31:4" property="RW"/>
				<Member name="vo_hd_stb_tv_cksel" description="Clock select for vo_hd support for STB/TV&lt;br&gt;0: STB&lt;br&gt;1: TV" range="3" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:0" property="RW"/>
				<Register offset="0x01E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG123" description="a USB3 clock and soft reset control register." value="0x0FF0F0FF" startoffset="0x01EC">
				<Member name="reserved" description="Reserved" range="31:28" property="RW"/>
				<Member name="usb3_utmi_cken" description="USB3 CTRL UTMI clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" property="RW"/>
				<Member name="usb3_pcs_ref_cken" description="USB3 CTRL pcs_ref clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" property="RW"/>
				<Member name="usb3_mpll_dword_cken" description="USB3 CTRL DWORD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" property="RW"/>
				<Member name="usb3_mpll_qword_cken" description="USB3 CTRL QWORD clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" property="RW"/>
				<Member name="usb3_rx_cken" description="USB3 CTRL RX clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" property="RW"/>
				<Member name="usb3_suspend_cken" description="USB3 CTRL suspend clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" property="RW"/>
				<Member name="usb3_ref_cken" description="USB3 CTRL reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="21" property="RW"/>
				<Member name="usb3_bus_cken" description="USB3 CTRL bus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" property="RW"/>
				<Member name="usb3_ref_ssp_en" description="USB3 PHY super-speed domain clock enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" property="RW"/>
				<Member name="usb3_ref_use_pad" description="USB3 PHY reference clock select&lt;br&gt;0: internal CRG&lt;br&gt;1: pad" range="17" property="RW"/>
				<Member name="usb3_phy_refclk_sel" description="USB3 PHY REFCLK select&lt;br&gt;0: crystal oscillator clock&lt;br&gt;1: 100 MHz internal clock" range="16" property="RW"/>
				<Member name="usb3_phy_ref_cken" description="USB3 PHY REFCLK gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" property="RW"/>
				<Member name="usb3_phy_srst_treq" description="USB3 PHY TPOR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" property="RW"/>
				<Member name="usb3_phy_srst_req" description="USB3 PHY POR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" property="RW"/>
				<Member name="usb3_vcc_srst_req" description="USB3 CTRL VCC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:0" property="RW"/>
				<Register offset="0x01EC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG124" description="an MPLL configuration coefficient source register." value="0x00000000" startoffset="0x01F0">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="mpll_hdmi_cfg_bypass" description="MPLL configuration signal source select&lt;br&gt;0: from HDMI&lt;br&gt;1: from CRG" range="0" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG125" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QAMT function.PERI_CRG125 is a QAMT clock and soft reset control register." value="0x0000001F" startoffset="0x01F4">
				<Member name="reserved" description="Reserved" range="31:6" property="RW"/>
				<Member name="qamt_tsout_pctrl" description="QAMT TSOUT output clock phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="5" property="RW"/>
				<Member name="qamt_tsout_cken" description="QAM-T TSOUT clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="qamt_i2c_cken" description="QAM-T I2C clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="qamt_adc_cken" description="QAM-T ADC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="qamt_demo_cken" description="QAM-T DEMO clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="qamt_fec_cken" description="QAM-T FEC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01F4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG126" description="a VDAC clock and soft reset control register." value="0x000000F3" startoffset="0x01F8">
				<Member name="reserved" description="Reserved" range="31:20" property="RW"/>
				<Member name="vdac_b_clk_pctrl" description="VDAC B phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="19" property="RW"/>
				<Member name="vdac_g_clk_pctrl" description="VDAC G phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="18" property="RW"/>
				<Member name="vdac_r_clk_pctrl" description="VDAC R phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="17" property="RW"/>
				<Member name="vdac_c_clk_pctrl" description="VDAC C phase select&lt;br&gt;0: normal phase&lt;br&gt;1: inverted" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:0" property="RW"/>
				<Register offset="0x01F8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG127" description="a VDP clock and soft reset control register." value="0x0000000F" startoffset="0x01FC">
				<Member name="reserved" description="Reserved" range="31:6" property="RW"/>
				<Member name="vdp_clk_sel" description="VDP clock select&lt;br&gt;0: 300 MHz (default)&lt;br&gt;1: 345.6 MHz (not used)&lt;br&gt;2: 250 MHz&lt;br&gt;3: 200 MHz" range="5:4" property="RW"/>
				<Member name="vdp_cfg_cken" description="VDP CFG clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="hd_ppc_cken" description="VDP HD PPC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="sd_ppc_cken" description="VDP SD PPC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="vo_ppc_cken" description="VDP VO PPC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x01FC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG128" description="a PWM clock and soft reset control register." value="0x00000011" startoffset="0x0200">
				<Member name="reserved" description="Reserved" range="31:6" property="RW"/>
				<Member name="pwm02_srst_req" description="PWM 02 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="pwm02_cken" description="PWM 02 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="pwm35_srst_req" description="PWM 35 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="pwm35_cken" description="PWM 35 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG129" description="an EDID clock and soft reset control register." value="0x00000011" startoffset="0x0204">
				<Member name="reserved" description="Reserved" range="31:9" property="RW"/>
				<Member name="edid_cksel" description="EDID clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 4 MHz" range="8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" property="RW"/>
				<Member name="edid_bus_srst_req" description="EDID soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" property="RW"/>
				<Member name="edid_bus_cken" description="EDID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" property="RW"/>
				<Member name="edid_srst_req" description="EDID soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" property="RW"/>
				<Member name="edid_cken" description="EDID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0204"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG130" description="an HPLL hardware fine-tuning circuit lock status register." value="0x00000000" startoffset="0x0208">
				<Member name="reserved" description="Reserved" range="31:1" property="RO"/>
				<Member name="hard_ajust_lock" description="Lock indicator for the HPLL hardware fine-tuning circuit&lt;br&gt;0: not locked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x0208"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG131" description="a clock and soft reset control register for the HPLL fine-tuning circuit." value="0x00000000" startoffset="0x020C">
				<Member name="reserved" description="Reserved" range="31:21" property="RW"/>
				<Member name="hpll_sample_old_config" description="Whether the HPLL clock fine-tuning circuit loads the old configuration coefficient&lt;br&gt;0: not loaded&lt;br&gt;1: loaded (FBDIV and FRAC configuration coefficients)" range="20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" property="RW"/>
				<Member name="hpll_freq_config_end" description="HPLL coefficient configuration completion indicator. This bit must retain 1 during fine-tuning.&lt;br&gt;0: not complete&lt;br&gt;1: complete (FBDIV and FRAC configuration)" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" property="RW"/>
				<Member name="soft_ajust_clk_divval" description="Working clock divider for the HPLL clock software fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RW"/>
				<Member name="hard_ajust_clk_divval" description="Working clock divider for the HPLL clock hardware fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="3:0" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG132" description="a clock and soft reset control register for the HPLL fine-tuning circuit." value="0x00000010" startoffset="0x0210">
				<Member name="reserved" description="Reserved" range="31:10" property="RW"/>
				<Member name="hpll_freq_mode" description="HPLL clock configuration coefficient select&lt;br&gt;00: configuration coefficient directly transmitted from the configuration register&lt;br&gt;01: configuration coefficient after tuning by the hardware fine-tuning circuit&lt;br&gt;1X: configuration coefficient after tuning by the software fine-tuning circuit" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="hpll_ajust_srst_req" description="Soft reset request for the HPLL clock software and hardware fine-tuning circuit&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="hpll_ajust_cken" description="HPLL clock software and hardware fine-tuning circuit enable (enabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0210"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG133" description="a clock and soft reset control register for the HPLL fine-tuning circuit." value="0x00000000" startoffset="0x0214">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="step_int" description="Integral part of the step of the HPLL clock hardware fine-tuning circuit" range="11:0" property="RW"/>
				<Register offset="0x0214"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG134" description="a clock and soft reset control register for the HPLL fine-tuning circuit." value="0x00000000" startoffset="0x0218">
				<Member name="reserved" description="Reserved" range="31:24" property="RW"/>
				<Member name="step_frac" description="Decimal part of the step of the HPLL clock hardware fine-tuning circuit" range="23:0" property="RW"/>
				<Register offset="0x0218"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG135" description="an MPLL clock and soft reset control register." value="0x00000000" startoffset="0x021C">
				<Member name="reserved" description="Reserved" range="31:1" property="RW"/>
				<Member name="mpll_ref_cksel" description="MPLL reference clock select.&lt;br&gt;0: 24 MHz crystal oscillator clock (default)&lt;br&gt;1: 27 MHz" range="0" property="RW"/>
				<Register offset="0x021C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG136" description="an L2 RAM speed control register." value="0x00010842" startoffset="0x0220">
				<Member name="reserved" description="Reserved" range="31:20" property="RW"/>
				<Member name="mem_adjust_l2" description="l2_dataram_delay[19:0] speed adjustment parameter&lt;br&gt;Every five bits correspond to a bank." range="19:0" property="RW"/>
				<Register offset="0x0220"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG137" description="an FPLL hardware fine-tuning circuit lock status register." value="0x00000000" startoffset="0x0224">
				<Member name="reserved" description="Reserved" range="31:1" property="RO"/>
				<Member name="fpll_hard_ajust_lock" description="Lock indicator for the FPLL hardware fine-tuning circuit&lt;br&gt;0: not locked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x0224"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG138" description="a clock and soft reset control register for the FPLL fine-tuning circuit." value="0x00000000" startoffset="0x0228">
				<Member name="reserved" description="Reserved" range="31:21" property="RW"/>
				<Member name="fpll_pll_sample_old_config" description="Whether the FPLL clock fine-tuning circuit loads the old configuration coefficient&lt;br&gt;0: not loaded&lt;br&gt;1: loaded (FBDIV and FRAC configuration coefficients)" range="20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" property="RW"/>
				<Member name="fpll_pll_freq_config_end" description="FPLL coefficient configuration completion indicator. This bit must retain 1 during fine-tuning.&lt;br&gt;0: not complete&lt;br&gt;1: complete (FBDIV and FRAC configuration)" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" property="RW"/>
				<Member name="fpll_soft_ajust_clk_divval" description="Working clock divider for the FPLL clock software fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RW"/>
				<Member name="fpll_hard_ajust_clk_divval" description="Working clock divider for the FPLL clock hardware fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="3:0" property="RW"/>
				<Register offset="0x0228"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG139" description="a clock and soft reset control register for the FPLL fine-tuning circuit." value="0x00000010" startoffset="0x022C">
				<Member name="reserved" description="Reserved" range="31:10" property="RW"/>
				<Member name="fpll_pll_freq_mode" description="FPLL clock configuration coefficient select&lt;br&gt;00: configuration coefficient directly transmitted from the configuration register&lt;br&gt;01: configuration coefficient after tuning by the hardware fine-tuning circuit&lt;br&gt;1X: configuration coefficient after tuning by the software fine-tuning circuit" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="fpll_pll_ajust_srst_req" description="Soft reset request for the FPLL clock software and hardware fine-tuning circuit&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="fpll_pll_ajust_cken" description="FPLL clock software and hardware fine-tuning circuit enable (enabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x022C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG140" description="a clock and soft reset control register for the FPLL fine-tuning circuit." value="0x00000000" startoffset="0x0230">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="fpll_step_int" description="Integral part of the step of the FPLL clock hardware fine-tuning circuit" range="11:0" property="RW"/>
				<Register offset="0x0230"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG141" description="a clock and soft reset control register for the FPLL fine-tuning circuit." value="0x00000000" startoffset="0x0234">
				<Member name="reserved" description="Reserved" range="31:24" property="RW"/>
				<Member name="fpll_step_frac" description="Decimal part of the step of the FPLL clock hardware fine-tuning circuit" range="23:0" property="RW"/>
				<Register offset="0x0234"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG142" description="a DPLL hardware fine-tuning circuit lock status register." value="0x00000000" startoffset="0x0238">
				<Member name="reserved" description="Reserved" range="31:1" property="RO"/>
				<Member name="dpll_hard_ajust_lock" description="Lock indicator for the DPLL hardware fine-tuning circuit&lt;br&gt;0: not locked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x0238"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG143" description="a clock and soft reset control register for the DPLL fine-tuning circuit." value="0x00000000" startoffset="0x023C">
				<Member name="reserved" description="Reserved" range="31:21" property="RW"/>
				<Member name="dpll_pll_sample_old_config" description="Whether the DPLL clock fine-tuning circuit loads the old configuration coefficient&lt;br&gt;0: not loaded&lt;br&gt;1: loaded (FBDIV and FRAC configuration coefficients)" range="20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" property="RW"/>
				<Member name="dpll_pll_freq_config_end" description="DPLL coefficient configuration completion indicator. This bit must retain 1 during fine-tuning.&lt;br&gt;0: not complete&lt;br&gt;1: complete (FBDIV and FRAC configuration)" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" property="RW"/>
				<Member name="dpll_soft_ajust_clk_divval" description="Working clock divider for the DPLL clock software fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RW"/>
				<Member name="dpll_hard_ajust_clk_divval" description="Working clock divider for the DPLL clock hardware fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="3:0" property="RW"/>
				<Register offset="0x023C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG144" description="a clock and soft reset control register for the DPLL fine-tuning circuit." value="0x00000010" startoffset="0x0240">
				<Member name="reserved" description="Reserved" range="31:10" property="RW"/>
				<Member name="dpll_pll_freq_mode" description="DPLL clock configuration coefficient select&lt;br&gt;00: configuration coefficient directly transmitted from the configuration register&lt;br&gt;01: configuration coefficient after tuning by the hardware fine-tuning circuit&lt;br&gt;1X: configuration coefficient after tuning by the software fine-tuning circuit" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="dpll_pll_ajust_srst_req" description="Soft reset request for the DPLL clock software and hardware fine-tuning circuit&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="dpll_pll_ajust_cken" description="DPLL clock software and hardware fine-tuning circuit enable (enabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0240"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG145" description="a clock and soft reset control register for the DPLL fine-tuning circuit." value="0x00000000" startoffset="0x0244">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="dpll_step_int" description="Integral part of the step of the DPLL clock hardware fine-tuning circuit" range="11:0" property="RW"/>
				<Register offset="0x0244"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG146" description="a clock and soft reset control register for the DPLL fine-tuning circuit." value="0x00000000" startoffset="0x0248">
				<Member name="reserved" description="Reserved" range="31:24" property="RW"/>
				<Member name="dpll_step_frac" description="Decimal part of the step of the DPLL clock hardware fine-tuning circuit" range="23:0" property="RW"/>
				<Register offset="0x0248"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG147" description="a QPLL hardware fine-tuning circuit lock status register." value="0x00000000" startoffset="0x024C">
				<Member name="reserved" description="Reserved" range="31:1" property="RO"/>
				<Member name="qpll_hard_ajust_lock" description="Lock indicator for the QPLL hardware fine-tuning circuit&lt;br&gt;0: not locked&lt;br&gt;1: locked" range="0" property="RO"/>
				<Register offset="0x024C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG148" description="a clock and soft reset control register for the QPLL fine-tuning circuit." value="0x00000000" startoffset="0x0250">
				<Member name="reserved" description="Reserved" range="31:21" property="RW"/>
				<Member name="qpll_pll_sample_old_config" description="Whether the QPLL clock fine-tuning circuit loads the old configuration coefficient&lt;br&gt;0: not loaded&lt;br&gt;1: loaded (FBDIV and FRAC configuration coefficients)" range="20" property="RW"/>
				<Member name="reserved" description="Reserved" range="19:17" property="RW"/>
				<Member name="qpll_pll_freq_config_end" description="QPLL coefficient configuration completion indicator. This bit must retain 1 during fine-tuning.&lt;br&gt;0: not complete&lt;br&gt;1: complete (FBDIV and FRAC configuration)" range="16" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" property="RW"/>
				<Member name="qpll_soft_ajust_clk_divval" description="Working clock divider for the QPLL clock software fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="11:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:4" property="RW"/>
				<Member name="qpll_hard_ajust_clk_divval" description="Working clock divider for the QPLL clock hardware fine-tuning circuit&lt;br&gt;0: not divided&lt;br&gt;1: not divided&lt;br&gt;2: divided by 2&lt;br&gt;3: divided by 3&lt;br&gt;..." range="3:0" property="RW"/>
				<Register offset="0x0250"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG149" description="a clock and soft reset control register for the QPLL fine-tuning circuit." value="0x00000010" startoffset="0x0254">
				<Member name="reserved" description="Reserved" range="31:10" property="RW"/>
				<Member name="qpll_pll_freq_mode" description="QPLL clock configuration coefficient select&lt;br&gt;00: configuration coefficient directly transmitted from the configuration register&lt;br&gt;01: configuration coefficient after tuning by the hardware fine-tuning circuit&lt;br&gt;1X: configuration coefficient after tuning by the software fine-tuning circuit" range="9:8" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" property="RW"/>
				<Member name="qpll_pll_ajust_srst_req" description="Soft reset request for the QPLL clock software and hardware fine-tuning circuit&lt;br&gt;0: reset deasserted&lt;br&gt;1: reset" range="4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="qpll_pll_ajust_cken" description="QPLL clock software and hardware fine-tuning circuit enable (enabled by default)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0254"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG150" description="a clock and soft reset control register for the QPLL fine-tuning circuit." value="0x00000000" startoffset="0x0258">
				<Member name="reserved" description="Reserved" range="31:12" property="RW"/>
				<Member name="qpll_step_int" description="Integral part of the step of the QPLL clock hardware fine-tuning circuit" range="11:0" property="RW"/>
				<Register offset="0x0258"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG151" description="a clock and soft reset control register for the QPLL fine-tuning circuit." value="0x00000000" startoffset="0x025C">
				<Member name="reserved" description="Reserved" range="31:24" property="RW"/>
				<Member name="qpll_step_frac" description="Decimal part of the step of the QPLL clock hardware fine-tuning circuit" range="23:0" property="RW"/>
				<Register offset="0x025C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG152" description="an HDMI RX clock and soft reset control register." value="0x000000FF" startoffset="0x0260">
				<Member name="reserved" description="Reserved" range="31:26" property="RW"/>
				<Member name="reserve_for_eco_m0_add" description="reserve_for_eco_m0_add[0] is the DFT control signal, which is unavailable and does not need to be configured. The DFT signal only uses this ECO port." range="25:16" property="RW"/>
				<Member name="hdmirx_mpllref_cksel" description="MPLL reference clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 4 MHz" range="15" property="RW"/>
				<Member name="hdmirx_cec_cksel" description="CEC clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 4 MHz" range="14" property="RW"/>
				<Member name="hdmirx_cbus_cksel" description="CBUS clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 4 MHz" range="13" property="RW"/>
				<Member name="hdmirx_mosc_cksel" description="MOSC clock select&lt;br&gt;0: 2 MHz&lt;br&gt;1: 4 MHz" range="12" property="RW"/>
				<Member name="hdmirx_apb_srst_req" description="APB soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" property="RW"/>
				<Member name="hdmirx_cec_srst_req" description="CEC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="10" property="RW"/>
				<Member name="hdmirx_srst_req" description="HDMI RX soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" property="RW"/>
				<Member name="hdmirx_osc_srst_req" description="OSC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" property="RW"/>
				<Member name="hdmirx_mosc_cken" description="MOSC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" property="RW"/>
				<Member name="hdmirx_mpllref_pll_cken" description="MPLL ref_pll clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" property="RW"/>
				<Member name="hdmirx_mpllref_cken" description="MPLL reference clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" property="RW"/>
				<Member name="hdmirx_apb_cken" description="APB clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" property="RW"/>
				<Member name="hdmirx_cec_cken" description="CEC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" property="RW"/>
				<Member name="hdmirx_cbus_cken" description="CBUS clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" property="RW"/>
				<Member name="hdmirx_edid_cken" description="EDID clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" property="RW"/>
				<Member name="hdmirx_osc_cken" description="OSC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" property="RW"/>
				<Register offset="0x0260"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG154" description="a CPU source clock slowly varying switch control register." value="0x000013F1" startoffset="0x0268">
				<Member name="reserved" description="Reserved" range="31:15" property="RW"/>
				<Member name="cpu_cfg_num_step" description="Step (the value must be greater than 0)&lt;br&gt;1: The step is 1.&lt;br&gt;2: The step is 2.&lt;br&gt;This rule applies to other values." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="cpu_cfg_num" description="Start pulse interval&lt;br&gt;2: 2 pulse intervals&lt;br&gt;...&lt;br&gt;63: 63 pulse intervals" range="9:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="cpu_switch_bypass" description="Slowly varying bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="0" property="RW"/>
				<Register offset="0x0268"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CRG155" description="a GPU source clock slowly varying switch control register." value="0x000013F1" startoffset="0x026C">
				<Member name="reserved" description="Reserved" range="31:15" property="RW"/>
				<Member name="gpu_cfg_num_step" description="Step (the value must be greater than 0)&lt;br&gt;1: The step is 1.&lt;br&gt;2: The step is 2.&lt;br&gt;This rule applies to other values." range="14:12" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" property="RW"/>
				<Member name="gpu_cfg_num" description="Start pulse interval&lt;br&gt;2: 2 pulse intervals&lt;br&gt;...&lt;br&gt;63: 63 pulse intervals" range="9:4" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" property="RW"/>
				<Member name="gpu_switch_bypass" description="Slowly varying bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="0" property="RW"/>
				<Register offset="0x026C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PERI_CTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A20000"/>
			<RegisterGroup name="START_MODE" description="a system startup status query register." value="0x00000000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="31:24" value="0x00" property="RO"/>
				<Member name="jtag_sel_in" description="JTAG_SEL status indicator&lt;br&gt;1: The jtag_mux select signal from the pin is used.&lt;br&gt;0: The jtag_mux select signal configured in peri_ctrl is used." range="23" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="22" value="0x0" property="RO"/>
				<Member name="jtgprt_en" description="Security flag signal" range="21" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="20:13" value="0x00" property="RO"/>
				<Member name="nf_bootbw" description="Data width of the eMMC boot&lt;br&gt;0: 4 bits (eMMC)&lt;br&gt;1: 8 bits (eMMC)&lt;br&gt;NAND flash ECC CFG select&lt;br&gt;0: non-external ECC CFG&lt;br&gt;1: external ECC CFG" range="12" value="0x0" property="RO"/>
				<Member name="sfc_addr_mode" description="Boot SFC address mode&lt;br&gt;0: 3-byte address mode&lt;br&gt;1: 4-byte address mode" range="11" value="0x0" property="RO"/>
				<Member name="boot_sel" description="Boot memory type&lt;br&gt;00: SPI flash&lt;br&gt;01: NAND flash&lt;br&gt;11: eMMC&lt;br&gt;Other values: reserved" range="10:9" value="0x0" property="RO"/>
				<Member name="emmc_nand_pwr" description="Board eMMC/NAND flash voltage indicator&lt;br&gt;0: 3.3 V&lt;br&gt;1: 1.8 V" range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_STAT" description="a peripheral status indicator register." value="0x00000000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RO"/>
				<Member name="pad_jtag_mux" description="JTAG pin multiplexed as the JTAG function when JTAG_SEL is 1&lt;br&gt;00: A9_JTAG&lt;br&gt;01: DSP_JTAG&lt;br&gt;10: DDRC JTAG&lt;br&gt;11: A9_JTAG" range="2:1" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CTRL" description="a peripheral control register." value="0x00000000" startoffset="0x0008">
				<Member name="peri_jtagsel" description="JTAG interface select when JTAG_SEL is 0&lt;br&gt;000: A9_JTAG&lt;br&gt;001: reserved&lt;br&gt;010: DSP JTAG&lt;br&gt;011: reserved&lt;br&gt;100: reserved&lt;br&gt;101: reserved&lt;br&gt;110: DDRC_JTAG&lt;br&gt;111: reserved" range="31:29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28:20" value="0x000" property="RW"/>
				<Member name="io_driver_sel" description="IO pad driver select&lt;br&gt;0: pcb_1 determines the default value of the 2-/4-layer PCB.&lt;br&gt;1: IO_CONFIG driver value" range="19" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="18:14" value="0x00" property="RW"/>
				<Member name="peri_ld_en" description="Local dimming enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="13" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="12:11" value="0x0" property="RW"/>
				<Member name="peri_mven" description="peri_mven enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:2" value="0x00" property="RW"/>
				<Member name="sdio0_card_det_mode" description="Polarity of the SDIO0 card detection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="1" value="0x0" property="RW"/>
				<Member name="sdio1_card_det_mode" description="Polarity of the SDIO1 card detection signal&lt;br&gt;0: active low&lt;br&gt;1: active high" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_STAT" description="an A9 status query register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="core3_smpnamp" description="A9MP core 3 SMP/AMP indicator&lt;br&gt;0: SMP mode&lt;br&gt;1: AMP mode" range="3" value="0x0" property="RO"/>
				<Member name="core2_smpnamp" description="A9MP core 2 SMP/AMP indicator&lt;br&gt;0: SMP mode&lt;br&gt;1: AMP mode" range="2" value="0x0" property="RO"/>
				<Member name="core1_smpnamp" description="A9MP core 1 SMP/AMP indicator&lt;br&gt;0: SMP mode&lt;br&gt;1: AMP mode" range="1" value="0x0" property="RO"/>
				<Member name="core0_smpnamp" description="A9MP core 0 SMP/AMP indicator&lt;br&gt;0: SMP mode&lt;br&gt;1: AMP mode" range="0" value="0x0" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="CPU_SET" description="an A9 configuration register." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="core3_cfgnmfi" description="Whether core 3 masks the fast interrupt request (FIQ)&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit must be configured before the CPU core is reset." range="3" value="0x0" property="RW"/>
				<Member name="core2_cfgnmfi" description="Whether core 2 masks the FIQ&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit must be configured before the CPU core is reset." range="2" value="0x0" property="RW"/>
				<Member name="core1_cfgnmfi" description="Whether core 1 masks the FIQ&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit must be configured before the CPU core is reset." range="1" value="0x0" property="RW"/>
				<Member name="core0_cfgnmfi" description="Whether core 0 masks the FIQ&lt;br&gt;0: clear the NMFI bit in the CP15 c1 control register&lt;br&gt;1: set the NMFI bit in the CP15 c1 control register to 1&lt;br&gt;Note: This bit must be configured before the CPU core is reset." range="0" value="0x0" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="NF_CFG" description="a NAND flash configuration status query register." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:26" value="0x00" property="RO"/>
				<Member name="nf_boot_cfg_lock" description="Whether the pins of the NAND flash are locked" range="25:20" value="0x00" property="RO"/>
				<Member name="reserved" description="Reserved" range="19:16" value="0x0" property="RO"/>
				<Member name="nandc_boot_page0_cfg" description="Whether boot without pin configuration is enabled&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RO"/>
				<Member name="nandc_ecc_type_pad" description="See the corresponding NANDC boot pin code." range="14:11" value="0x0" property="RO"/>
				<Member name="nandc_sync_nand_pad" description="Whether the NAND flash is a synchronous one during booting&lt;br&gt;0: async NAND&lt;br&gt;1: sync NAND" range="10" value="0x0" property="RO"/>
				<Member name="nandc_randomizer_pad" description="Whether the randomizer of the NAND flash is enabled during booting&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RO"/>
				<Member name="nandc_addr_num_pad" description="Number of addresses sent to the NAND flash&lt;br&gt;0: 4 addresses&lt;br&gt;1: 5 addresses" range="8" value="0x0" property="RO"/>
				<Member name="nandc_page_size_pad" description="Page size of the NAND flash&lt;br&gt;000: reserved&lt;br&gt;001: 2 KB&lt;br&gt;010: 4 KB&lt;br&gt;011: 8 KB&lt;br&gt;100: 16 KB&lt;br&gt;101?111: reserved&lt;br&gt;The reset value depends on the NFC_PAGE_SIZE pin." range="7:5" value="0x0" property="RO"/>
				<Member name="nandc_block_size_pad" description="Block size of the NAND flash during booting&lt;br&gt;00: 64 pages, corresponding to the SLC NAND flash&lt;br&gt;01: 128 pages, corresponding to the MLC NAND flash&lt;br&gt;10: 256 pages&lt;br&gt;11: 512 pages" range="4:3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SEC_STAT" description="a peripheral security attribute query register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RO"/>
				<Member name="a9mp_pmupriv" description="CPU mode. Each bit corresponds to a core.&lt;br&gt;0: privileged mode&lt;br&gt;1: user mode" range="7:4" value="0x0" property="RO"/>
				<Member name="a9mp_pmusecure" description="CPU mode. Each bit corresponds to a core.&lt;br&gt;0: non-secure mode&lt;br&gt;1: secure mode" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_MASK" description="a USB wakeup interrupt mask register." value="0x00000000" startoffset="0x00B4">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="peri_usb_suspend_int_mask" description="USB2 PHY wakeup interrupt mask&lt;br&gt;Bit 3: USB2 PHY2&lt;br&gt;Bit 2: USB2 PHY1&lt;br&gt;Bit 1: USB3&lt;br&gt;Bit 0: USB2 PHY0" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_RAWSTAT" description="a raw USB wakeup interrupt status register." value="0x00000000" startoffset="0x00B8">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="peri_usb_suspend_int_rawstat" description="USB PHY suspend interrupt raw status&lt;br&gt;Bit 3: USB2 PHY2&lt;br&gt;Bit 2: USB2 PHY1&lt;br&gt;Bit 1: USB3&lt;br&gt;Bit 0: USB2 PHY0" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB_RESUME_INT_STAT" description="a USB wakeup interrupt status register." value="0x00000000" startoffset="0x00BC">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="peri_usb_suspend_int_stat" description="USB PHY suspend interrupt status&lt;br&gt;Bit 3: USB2 PHY2&lt;br&gt;Bit 2: USB2 PHY1&lt;br&gt;Bit 1: USB3&lt;br&gt;Bit 0: USB2 PHY0" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_A9TOMCE" description="an A9-to-MCE software interrupt register." value="0x00000000" startoffset="0x00C0">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_a9tomce" description="A9-to-MCE interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_A9TODSP0" description="an A9-to-DSP0 software interrupt register." value="0x00000000" startoffset="0x00C4">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_a9todsp0" description="A9-to-DSP0 interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_DSP0TOA9" description="a DSP0-to-A9 software interrupt register." value="0x00000000" startoffset="0x00C8">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_dsp0toa9" description="DSP0-to-A9 interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_A9TODSP1" description="an A9-to-DSP1 software interrupt register." value="0x00000000" startoffset="0x00CC">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_a9todsp1" description="A9-to-DSP1 interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_DSP1TOA9" description="a DSP1-to-A9 software interrupt register." value="0x00000000" startoffset="0x00D0">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_dsp1toa9" description="DSP1-to-A9 interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_DSP0TODSP1" description="an DSP0-to-DSP1 software interrupt register." value="0x00000000" startoffset="0x00D4">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_dsp0todsp1" description="DSP0-to-DSP1 interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_DSP1TODSP0" description="an DSP1-to-DSP0 software interrupt register." value="0x00000000" startoffset="0x00D8">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi_dsp1todsp0" description="DSP1-to-DSP0 interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0" description="a software interrupt 0 register." value="0x00000000" startoffset="0x00E4">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi0_a9" description="Software interrupt 0&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1" description="a software interrupt 1 register." value="0x00000000" startoffset="0x00E8">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi1_a9" description="Software interrupt 1&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2" description="a software interrupt 2 register." value="0x00000000" startoffset="0x00EC">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi2_a9" description="Software interrupt 2&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QAM function.PERI_QAM is a QAM control register." value="0x00000000" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="peri_qamt_i2c_devaddr" description="Address for the QAM-T I2C device" range="8:7" value="0x0" property="RW"/>
				<Member name="peri_qamc_i2c_devaddr" description="Address for the QAM-C I2C device" range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM_ADC0" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QAM function.PERI_QAM_ADC0 is QAM ADC control register 0." value="0x00000243" startoffset="0x0104">
				<Member name="peri_qamadc_rfalgq" description="Data saturation indicator of channel Q" range="31:29" value="0x0" property="RO"/>
				<Member name="peri_qamadc_rfalgi" description="Data saturation indicator of channel I" range="28:26" value="0x0" property="RO"/>
				<Member name="peri_qamadc_bitosync" description="Channel to which the current the bit belongs when ppsel is 1 and chsel is 0&lt;br&gt;0: channel I&lt;br&gt;1: channel Q" range="25" value="0x0" property="RO"/>
				<Member name="peri_qamadc_adcrdy" description="ADC ready signal. The high level indicates that the ADC can start to work properly." range="24" value="0x0" property="RO"/>
				<Member name="peri_qamadc_fsctrl" description="Digital gain control for the fsctrl data output end. The gain can be adjusted from 1x to 1.996x with 256 steps.&lt;br&gt;00: 1x &lt;br&gt;FF: 1.996x" range="23:16" value="0x00" property="RW"/>
				<Member name="peri_qamadc_bcal" description="Control word for backward calibration&lt;br&gt;00: normal calibration&lt;br&gt;01: Calibration stops but calibration signals are still generated.&lt;br&gt;10: invalid&lt;br&gt;11: Calibration stops and calibration signals are not generated." range="15:14" value="0x0" property="RW"/>
				<Member name="peri_qamadc_startcal" description="Calibration start period, active high" range="13" value="0x0" property="RW"/>
				<Member name="peri_qamadc_selof" description="Output format select&lt;br&gt;0: binary&lt;br&gt;1: binary complementary code" range="12" value="0x0" property="RW"/>
				<Member name="peri_qamadc_endoutz" description="Data output enable&lt;br&gt;1: output 0&lt;br&gt;0: output normal data" range="11" value="0x0" property="RW"/>
				<Member name="peri_qamadc_bctrl" description="Bias control word" range="10:6" value="0x09" property="RW"/>
				<Member name="peri_qamadc_endcr" description="Duty ratio control enable, active high. Duty ratio control must be disabled." range="5" value="0x0" property="RW"/>
				<Member name="peri_qamadc_chsel" description="Output timing format&lt;br&gt;0: Data is output from channel I.&lt;br&gt;1: Data is output from both channel I and channel Q." range="4" value="0x0" property="RW"/>
				<Member name="peri_qamadc_ppsel" description="Ping pong mode enable, active high" range="3" value="0x0" property="RW"/>
				<Member name="peri_qamadc_use_prev_f" description="0: Forward calibration starts when the ADC is powered on.&lt;br&gt;1: Forward calibration is not started, and the previous calibration value is used." range="2" value="0x0" property="RW"/>
				<Member name="peri_qamadc_opm" description="Working mode&lt;br&gt;00: power-off mode&lt;br&gt;01 or 10: low-power mode&lt;br&gt;11: normal operating mode" range="1:0" value="0x3" property="RW"/>
				<Register offset="0x0104"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QAM_ADC1" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QAM function.PERI_QAM_ADC1 is QAM ADC control register 1." value="0x00000080" startoffset="0x0108">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="peri_qamadc_i2c_resetz" description="Internal digital circuit reset, active low" range="8" value="0x0" property="RW"/>
				<Member name="peri_qamadc_enavcmin" description="Internal bias enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x1" property="RW"/>
				<Member name="peri_qamadc_i2c_devaddr" description="Address for the QAM ADC" range="6:0" value="0x00" property="RW"/>
				<Register offset="0x0108"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SD_LDO" description="an SD LDO control register." value="0x00000060" startoffset="0x011C">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="RO"/>
				<Member name="peri_sd_ldo_bypass" description="LDO bypass enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (the VIN voltage is directly output)" range="6" value="0x1" property="RW"/>
				<Member name="peri_sd_ldo_en" description="LDO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="peri_sd_ldo_vset" description="LDO output voltage&lt;br&gt;0: 1.8 V&lt;br&gt;1: 1.2 V" range="4" value="0x0" property="RW"/>
				<Member name="peri_sd_ldo_fuse" description="Reference voltage for accurately adjusting the internal voltage" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x011C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB2" description="a USB2 configuration register." value="0x00031DA8" startoffset="0x0120">
				<Member name="peri_usb2_ohci_0_cntsel_i_n" description="Interval for transmitting USB SOF packets&lt;br&gt;0: SOF packets are transmitted every 1 ms (normal interval).&lt;br&gt;1: The interval is reduced for simulation." range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:23" value="0x00" property="RW"/>
				<Member name="ss_hubsetup_min_i" description="Number of idle cycles after the full-speed preamble packet&lt;br&gt;0: 5 full-speed idle cycles&lt;br&gt;1: 4 full-speed idle cycles" range="22" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="21:10" value="0x0C7" property="RW"/>
				<Member name="peri_usb2_ss_ena_incr16_i" description="AHB burst 16 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="9" value="0x0" property="RW"/>
				<Member name="peri_usb2_ss_ena_incr8_i" description="AHB burst 8 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="peri_usb2_ss_ena_incr4_i" description="AHB burst 4 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="7" value="0x1" property="RW"/>
				<Member name="peri_usb2_ss_ena_incrx_align_i" description="Burst alignment enable&lt;br&gt;0: disabled (default)&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="peri_usb2_ss_autoppd_on_overcur_en_i" description="Automatic port power shutdown enable during overcurrent&lt;br&gt;0: disabled&lt;br&gt;1: enabled (default)" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="peri_usb2_ulpi_bypass_en_i" description="UTMI low pin interface (ULPI) bypass control. This bit must be set to 1.&lt;br&gt;0: ULPI mode&lt;br&gt;1: UTMI mode" range="3" value="0x1" property="RW"/>
				<Member name="peri_usb2_app_start_clk_i" description="OHCI clock control signal&lt;br&gt;0: The OHCI works properly. (default)&lt;br&gt;1: The OHCI clock is enabled in suspend mode." range="2" value="0x0" property="RW"/>
				<Member name="peri_usb2_ohci_susp_lgcy_i" description="Strap input signal when the OHCI is suspended. The default value is 0." range="1" value="0x0" property="RW"/>
				<Member name="peri_usb2_ss_word_if_i" description="Data bit width select signal of the UTMI interface&lt;br&gt;0: 8 bits (default)&lt;br&gt;1: 16 bits" range="0" value="0x0" property="RW"/>
				<Register offset="0x0120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_0" description="a USB3 configuration register." value="0x2E8BD000" startoffset="0x0124">
				<Member name="reserved" description="Reserved" range="31" value="0x0" property="RO"/>
				<Member name="peri_usb3_lane0_tx2rx_loopbk" description="Lane 0 TX-to-RX loopback enable" range="30" value="0x0" property="RW"/>
				<Member name="peri_usb3_pcs_tx_swing_full" description="TX signal swing (for the eye pattern test)" range="29:23" value="0x5D" property="RW"/>
				<Member name="peri_usb3_host_num_u3_port" description="Number of USB 3.0 super-speed ports" range="22:19" value="0x1" property="RW"/>
				<Member name="peri_usb3_host_u2_port_disable" description="USB 3.0 high-speed port enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="18" value="0x0" property="RW"/>
				<Member name="peri_usb3_bus_filter_bypass" description="UTMI bus signal filter enable&lt;br&gt;bus_filter_bypass[3]&lt;br&gt;The function of filtering out the utmiotg_iddig signal is disabled.&lt;br&gt;bus_filter_bypass[2]&lt;br&gt;The function of filtering out the utmisrp_bvalid and utmisrp_sessend signals is disabled.&lt;br&gt;bus_filter_bypass[1]&lt;br&gt;The function of filtering out the pipe3_PowerPresent signal of port U3 is disabled.&lt;br&gt;bus_filter_bypass[0]&lt;br&gt;The function of filtering out all utmiotg_vbusvalid signal of port U2 is disabled." range="17:14" value="0xF" property="RW"/>
				<Member name="peri_usb3_host_u3_port_disable" description="USB 3.0 super-speed port enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="13" value="0x0" property="RW"/>
				<Member name="peri_usb3_pcs_tx_deemph_6db" description="Preemphasis of 6 dB reduction (for the eye pattern test)" range="12:7" value="0x20" property="RW"/>
				<Member name="peri_usb3_hub_port_overcurrent" description="Port overcurrent protection&lt;br&gt;0: no overcurrent&lt;br&gt;1: overcurrent" range="6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="5" value="0x0" property="RW"/>
				<Member name="peri_usb3_hub_vbus_ctrl" description="Downlink port power control&lt;br&gt;0: Vbus disabled&lt;br&gt;1: Vbus enabled" range="4" value="0x0" property="RO"/>
				<Member name="peri_usb3_pwr_ctrl" description="Power control&lt;br&gt;usb_pwr_ctrl[0]: power switch&lt;br&gt;usb_pwr_ctrl[1]: overcurrent protection enable&lt;br&gt;usb_pwr_ctrl[2]: power switch polarity&lt;br&gt;usb_pwr_ctrl[3]: power switch polarity" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x0124"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_1" description="a USB3 configuration register." value="0x540000A0" startoffset="0x0128">
				<Member name="peri_usb3_pcs_tx_deemph_3p5db" description="Reduction of 3.5 dB preemphasis (for the eye pattern test)" range="31:26" value="0x15" property="RW"/>
				<Member name="peri_usb3_host_current_belt" description="Current BELT value" range="25:14" value="0x000" property="RO"/>
				<Member name="peri_usb3_hub_port_perm_attach" description="Device permanent insertion&lt;br&gt;0: yes&lt;br&gt;1: no" range="13:12" value="0x0" property="RW"/>
				<Member name="peri_usb3_lane0_ext_pclk_req" description="Lane 0 external PIPE clock enable" range="11" value="0x0" property="RW"/>
				<Member name="peri_usb3_host_num_u2_port" description="Number of USB 3.0 high-speed ports" range="10:7" value="0x1" property="RW"/>
				<Member name="peri_usb3_fladj_30mhz_reg" description="High-speed signal jitter adjustment&lt;br&gt;The mac3_clock and utmi_clock are adjusted to 125 μs." range="6:0" value="0x20" property="RW"/>
				<Register offset="0x0128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_2" description="a USB3 configuration register." value="0x000000F0" startoffset="0x012C">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RO"/>
				<Member name="peri_usb3_reg_sel" description="USB3 configuration space select&lt;br&gt;0: configuration space&lt;br&gt;Non-0: debug space" range="15:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="peri_usb3_pcs_rx_los_mask_val" description="Number of reference clock cycles for masking the LFPS signals that are being received&lt;br&gt;Value = 10 us/Tref_clk&lt;br&gt;If ref_clkdiv2 is used, Value = 10 μs/(2 x Tref_clk)." range="9:0" value="0x0F0" property="RW"/>
				<Register offset="0x012C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_PHY_0" description="a USB3 PHY configuration register." value="0x00000000" startoffset="0x0130">
				<Member name="peri_usb3_phy_rtunereq" description="Impedance tune request" range="31" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_crwrite" description="Register write control signal" range="30" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_crread" description="Register read control signal" range="29" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_crdatain" description="Current input data" range="28:13" value="0x0000" property="RW"/>
				<Member name="peri_usb3_phy_crcapdata" description="Register data capture control signal. cr_data_in[15:0] are transferred to the written data." range="12" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_crcapaddr" description="Register address capture control signal. cr_data_in[15:0] are transferred to the address register." range="11" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_loopbackenb0" description="Loopback enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_vatestenb" description="Charging connection/disconnection detection enable&lt;br&gt;1: The data detection voltage is enabled.&lt;br&gt;0: The data detection voltage is disabled." range="9:8" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_atereset" description="ATE test reset signal&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="7" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_testpowerdownssp" description="Power-off control for the super-speed function circuit" range="6" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_testpowerdownhsp" description="Power-off control for the high-speed function circuit" range="5" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_acjtlevel" description="AC JTAG test level control. It is set to 0 when the JTAG test is not performed." range="4:0" value="0x00" property="RW"/>
				<Register offset="0x0130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_PHY_1" description="USB3 PHY configuration register 1." value="0x00000000" startoffset="0x0134">
				<Member name="reserved" description="Reserved" range="31:17" value="0x0000" property="RW"/>
				<Member name="peri_usb3_phy_crack" description="Controller signal (as the response to the CRWRITE, CRREAD, CRCAPDATA, and CRCAPSDDR signals)" range="16" value="0x0" property="RO"/>
				<Member name="peri_usb3_phy_crdataout" description="Current input data" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x0134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_PHY_2" description="USB3 PHY configuration register 2." value="0x02345580" startoffset="0x0138">
				<Member name="reserved" description="Reserved" range="31:29" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_sscrange" description="Spread spectrum clock range" range="28:26" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_sscen" description="Spread spectrum enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="24" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_refclkdiv2" description="Reference clock divided by 2" range="23" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_mpll_refsscclken" description="Spread reference clock output. It is 20 MHz and provides the clock for the hardcore of the clock source of ref_alt_clk." range="22" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_mpll_multiplier" description="MPLL frequency multiplication&lt;br&gt;The MPLL frequency is multiplied to obtain the specific working frequency." range="21:15" value="0x68" property="RW"/>
				<Member name="peri_usb3_phy_fsel" description="Reference clock frequency. When REFCLKSEL is 10:&lt;br&gt;100111: 100 MHz&lt;br&gt;101010: 24 MHz&lt;br&gt;110001: 20 MHz&lt;br&gt;111000: 19.2 MHz&lt;br&gt;Other values: reserved" range="14:9" value="0x2A" property="RW"/>
				<Member name="peri_usb3_phy_retenablen" description="Low digital power indicator, indicating that the VP digital power is decreased in suspend mode&lt;br&gt;1: The normal operating mode is used.&lt;br&gt;0: The analog power is shut down." range="8" value="0x1" property="RW"/>
				<Member name="peri_usb3_phy_refclksel" description="Reference clock select signal." range="7:6" value="0x2" property="RW"/>
				<Member name="peri_usb3_phy_commononn" description="Common module enable&lt;br&gt;1: The HS bias and PLL modules are disabled in suspend or sleep mode.&lt;br&gt;0: The HS bias and PLL modules are enabled in suspend or sleep mode." range="5" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_tx0_termoffset" description="TX termination compensation tune enable" range="4:0" value="0x00" property="RW"/>
				<Register offset="0x0138"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_PHY_3" description="USB3 PHY configuration register 3." value="0x08CDC884" startoffset="0x013C">
				<Member name="reserved" description="Reserved" range="31:29" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_txrestune0" description="USB matched source impedance tune" range="28:27" value="0x1" property="RW"/>
				<Member name="peri_usb3_phy_txpreemppulsetune0" description="TX preemphasis time in high-speed mode&lt;br&gt;1: 580 μs&lt;br&gt;0: 2 x 580 μs" range="26" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_txpreempamptune0" description="TX preemphasis tune in high-speed mode&lt;br&gt;11: 1800 μA&lt;br&gt;10: 1200 μA&lt;br&gt;01: 600 μA&lt;br&gt;00: Preemphasis is disabled." range="25:24" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_txhsxvtune0" description="TX DP/DM voltage tune in high-speed mode&lt;br&gt;11: default configuration&lt;br&gt;10: +15 mV&lt;br&gt;01: ?15 mV&lt;br&gt;00: reserved" range="23:22" value="0x3" property="RW"/>
				<Member name="peri_usb3_phy_txfslstune0" description="Source impedance tune in full-speed or low-speed mode&lt;br&gt;Hot codes are used. The impedance is reduced by 2.5% each time a hot code is added, and increased by 2.5% each time a hot code is reduced." range="21:18" value="0x3" property="RW"/>
				<Member name="peri_usb3_phy_sqrxtune0" description="High-speed data detection level tune&lt;br&gt;The level decreases by 5% each time a binary value is added, and vice versa." range="17:15" value="0x3" property="RW"/>
				<Member name="peri_usb3_phy_otgtune0" description="Vbus valid threshold adjust, 1 bit = 1.5%" range="14:12" value="0x4" property="RW"/>
				<Member name="peri_usb3_phy_compdistune0" description="Disconnection event detection voltage threshold. This field is used to set the voltage threshold for the disconnection event between the device and the host." range="11:9" value="0x4" property="RW"/>
				<Member name="peri_usb3_phy_sscrefclksel" description="Spread spectrum reference clock select" range="8:0" value="0x084" property="RW"/>
				<Register offset="0x013C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_PHY_4" description="USB3 PHY configuration register 4." value="0x0001134D" startoffset="0x0140">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="RW"/>
				<Member name="peri_usb3_phy_txbitstuffenh0" description="Bit-stuffing enable for the transfer of Serdes PHY upper eight bits&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="19" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_txbitstuffen0" description="Bit-stuffing enable for the transfer of Serdes PHY lower eight bits&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="18" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_txenablen0" description="USB 1.1 (full speed) data enable&lt;br&gt;1: disabled&lt;br&gt;0: enabled" range="17" value="0x0" property="RW"/>
				<Member name="peri_usb3_phy_txvboostlvl" description="TX voltage increase" range="16:14" value="0x4" property="RW"/>
				<Member name="peri_usb3_phy_loslevel" description="Sensitivity level control for the loss-of-signal (LOS) detector" range="13:9" value="0x09" property="RW"/>
				<Member name="peri_usb3_phy_losbias" description="Level threshold control for the LOS detector" range="8:6" value="0x5" property="RW"/>
				<Member name="peri_usb3_phy_txvreftune0" description="DC voltage tune in high-speed mode&lt;br&gt;The voltage is increased by 1.25% each time the binary value 1 is added, and vice versa." range="5:2" value="0x3" property="RW"/>
				<Member name="peri_usb3_phy_txrisetune0" description="Rising/Falling edge time tune for the TX end in high-speed mode&lt;br&gt;The rising/falling edge time decreases by 4% each time the binary value 1 is added, and vice versa." range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0140"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB2_PHY_0" description="USB2 PHY configuration register 0." value="0x00000000" startoffset="0x0144">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="RW"/>
				<Member name="peri_usb2_phy_test_rddata" description="Data read signal of the debugging channel" range="24:17" value="0x00" property="RO"/>
				<Member name="peri_usb2_phy_test_wrdata" description="Data write signal of the debugging channel" range="16:9" value="0x00" property="RW"/>
				<Member name="peri_usb2_phy_test_addr" description="Address signal of the debugging channel" range="8:3" value="0x00" property="RW"/>
				<Member name="peri_usb2_phy_test_wren" description="Read/Write enable signal of the debugging channel" range="2" value="0x0" property="RW"/>
				<Member name="peri_usb2_phy_test_clk" description="Clock signal of the debugging channel" range="1" value="0x0" property="RW"/>
				<Member name="peri_usb2_phy_test_rstn" description="Reset signal of the debugging channel" range="0" value="0x0" property="RW"/>
				<Register offset="0x0144"/>
			</RegisterGroup>
			<RegisterGroup name="DSP_CTRL" description="a DSP0 control register." value="0x00002404" startoffset="0x0180">
				<Member name="reserved" description="Reserved" range="31:14" value="0x00000" property="RW"/>
				<Member name="peri_syn_dbg_sel_dsp1" description="DSP DBG sync select signal. This bit must be set to 1 when a simulator is connected over the JTAG for debugging." range="13" value="0x1" property="RW"/>
				<Member name="peri_wdg1_en_dsp1" description="WDG2 enable (for DSP1)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="peri_ocdhaltonreset_dsp1" description="Debug mode after reset&lt;br&gt;0: normal mode&lt;br&gt;1: OCD mode" range="10" value="0x1" property="RW"/>
				<Member name="peri_statvectorsel_dsp1" description="Start vector&lt;br&gt;0: default (0xfa820400)&lt;br&gt;1: alternative (0x07000000)" range="9" value="0x0" property="RW"/>
				<Member name="peri_runstall_dsp1" description="Start and stall&lt;br&gt;0: run&lt;br&gt;1: stall" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="peri_wdg1_en_dsp0" description="WDG1 enable (for DSP0)&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="peri_ocdhaltonreset_dsp0" description="Debug mode after reset&lt;br&gt;0: normal mode&lt;br&gt;1: OCD mode" range="2" value="0x1" property="RW"/>
				<Member name="peri_statvectorsel_dsp0" description="Start vector&lt;br&gt;0: default (0xfa820800)&lt;br&gt;1: alternative (0x07800000)" range="1" value="0x0" property="RW"/>
				<Member name="peri_runstall_dsp0" description="Start and stall DSP0&lt;br&gt;0: run&lt;br&gt;1: stall" range="0" value="0x0" property="RW"/>
				<Register offset="0x0180"/>
			</RegisterGroup>
			<RegisterGroup name="DSP_STATUS" description="a DSP0 status register." value="0x00000000" startoffset="0x0188">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="peri_xocdmode_dsp1" description="Debug mode&lt;br&gt;0: non-debug mode&lt;br&gt;1: debug mode" range="3" value="0x0" property="RO"/>
				<Member name="peri_pwaitmode_dsp1" description="WATII mode&lt;br&gt;0: non-WATII mode&lt;br&gt;1: WATII mode" range="2" value="0x0" property="RO"/>
				<Member name="peri_xocdmode_dsp0" description="Debug mode&lt;br&gt;0: non-debug mode&lt;br&gt;1: debug mode" range="1" value="0x0" property="RO"/>
				<Member name="peri_pwaitmode_dsp0" description="WATII mode&lt;br&gt;0: non-WATII mode&lt;br&gt;1: WATII mode" range="0" value="0x0" property="RO"/>
				<Register offset="0x0188"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DDRPHY_TEST0" description="DDR PHY test register 0." value="0x00000000" startoffset="0x01B4">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RO"/>
				<Member name="peri_ddrphy1_dbgmux_sel" description="Select signal for DDR PHY debugging" range="7:4" value="0x0" property="RW"/>
				<Member name="peri_ddrphy0_dbgmux_sel" description="Select signal for DDR PHY debugging" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x01B4"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CHIP_INFO4" description="chip information register 4." value="0x00000000" startoffset="0x01E0">
				<Member name="peri_chipset_info" description="From ca chipset_info[31:0]" range="31:3" value="0x00000000" property="RO"/>
				<Member name="dts_flag" description="Support for DTS&lt;br&gt;0: not supported&lt;br&gt;1: supported" range="2" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="1" value="0x0" property="RO"/>
				<Member name="dolby_flag" description="Support for Dolby&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="0" value="0x0" property="RO"/>
				<Register offset="0x01E0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SW_SET" description="PEIR_SW_SET is a software flag configuration register." value="0x00000000" startoffset="0x01F0">
				<Member name="peri_sw_set" description="Software flag configuration register" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x01F0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_QOS_CFG00" description="QoS control register 0." value="0x00000000" startoffset="0x0200">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="RW"/>
				<Member name="mdck_rgmii_clk_mux (reserved)" description="Signal source of the MDCK0 pin&lt;br&gt;0: from rgmii0_mdio_ck&lt;br&gt;1: from the differential output of rgmii0_txck" range="14" value="0x0" property="RW"/>
				<Member name="peri_hevc_reorder_en" description="HEVC read reorder enable&lt;br&gt;0: controlled by the HEVC internal control register&lt;br&gt;1: disabled" range="13" value="0x0" property="RW"/>
				<Member name="hevc_id_cmp_bypass" description="hevc_id_cmp module bypass&lt;br&gt;0: not bypassed&lt;br&gt;1: bypassed" range="12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11" value="0x0" property="RW"/>
				<Member name="peri_qamc_qamt_sel" description="QAM TSOUT port source select (This bit is reserved for Hi3798C V100.)&lt;br&gt;0: from QAM-T&lt;br&gt;1: from QAM-C" range="10" value="0x0" property="RW"/>
				<Member name="peri_dvb4_bypass" description="Source select for the PVR DVB4 stream port (This bit is reserved for Hi3798C V100.)&lt;br&gt;0: from CICARD&lt;br&gt;1: reserved" range="9" value="0x0" property="RW"/>
				<Member name="peri_dvb3_bypass" description="Source select for the PVR DVB3 stream port (This bit is reserved for Hi3798C V100.)&lt;br&gt;1: from CICARD&lt;br&gt;0: reserved" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0200"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_OD_CTRL" description="a chip pin OD control register." value="0x00007FFF" startoffset="0x083C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="RO"/>
				<Member name="peri_spi0_do_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="14" value="0x1" property="RW"/>
				<Member name="peri_spi0_csn_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="13" value="0x1" property="RW"/>
				<Member name="peri_spi0_clk_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="12" value="0x1" property="RW"/>
				<Member name="peri_uart2_txd_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="11" value="0x1" property="RW"/>
				<Member name="peri_demo_agc_od_sel" description="OD select (This bit is reserved for Hi3798C V100.)&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="10" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x3" property="RW"/>
				<Member name="peri_dimming_pwm_1d3_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="7" value="0x1" property="RW"/>
				<Member name="peri_dimming_pwm_1d2_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="6" value="0x1" property="RW"/>
				<Member name="peri_dimming_pwm_1d1_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="5" value="0x1" property="RW"/>
				<Member name="peri_dimming_pwm_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="4" value="0x1" property="RW"/>
				<Member name="peri_sim1_rst_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="3" value="0x1" property="RW"/>
				<Member name="peri_sim0_rst_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="2" value="0x1" property="RW"/>
				<Member name="peri_sim0_pwren_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="1" value="0x1" property="RW"/>
				<Member name="peri_sim1_pwren_od_sel" description="OD select&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="0" value="0x1" property="RW"/>
				<Register offset="0x083C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_SOC_FUSE" description="an SOC_FUSE status register." value="0x00000000" startoffset="0x0840">
				<Member name="H265" description="Support for H.265&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="31" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="30:28" value="0x0" property="RO"/>
				<Member name="VC1" description="Support for VC1 specifications&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="27" value="0x0" property="RO"/>
				<Member name="VP6" description="Support for VP6 specifications&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="26" value="0x0" property="RO"/>
				<Member name="VP8" description="Support for VP8 specifications&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="25" value="0x0" property="RO"/>
				<Member name="mven" description="Macrovision enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:21" value="0x0"/>
				<Member name="chip_id" description="Chip ID" range="20:16" value="0x00" property="RO"/>
				<Member name="otp_ctrl_vdac" description="Four ADAC channels enable&lt;br&gt;Bits 15?12 correspond to channels 3?0 respectively.&lt;br&gt;When the OTP value is 0, channels are controlled by the VDP register by default.&lt;br&gt;When the OTP value is 1, the enable bit of the corresponding channel is forcibly set to 0, that is, the channel is forcibly powered off." range="15:12" value="0x0" property="RO"/>
				<Member name="H264" description="Support for H.264&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="11" value="0x0" property="RO"/>
				<Member name="MPEG4" description="Support for MPEG4&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="10" value="0x0" property="RO"/>
				<Member name="AVS" description="Support for AVS&lt;br&gt;0: supported&lt;br&gt;1: not supported" range="9" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="8:0" value="0x000" property="RO"/>
				<Register offset="0x0840"/>
			</RegisterGroup>
			<RegisterGroup name="GPU_DDR_MUX" description="a GPU AXI PORT1 to DDR port select register." value="0x00000001" startoffset="0x0850">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="gpu_ddr_mux" description="GPU AXI PORT1 to DDR port select&lt;br&gt;0: DDR PORT3&lt;br&gt;1: DDR PORT2" range="0" value="0x1" property="RW"/>
				<Register offset="0x0850"/>
			</RegisterGroup>
			<RegisterGroup name="HDMITX_MHLNX_CLK_SEL" description="an hdmi_tx clock channel select register." value="0x00000000" startoffset="0x860">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="peri_hdmitx_mhlnx_clk_sel" description="hdmi_tx clock channel select signal&lt;br&gt;0: high-frequency clock mode&lt;br&gt;1: low-frequency clock mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x860"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_AGC_SEL" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the AGC function.PERI_AGC_SEL is a board AGC source select register." value="0x00000000" startoffset="0x0864">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="RW"/>
				<Member name="peri_agc_rf_sel" description="Board AGC source select (This signal is output to a pin.)&lt;br&gt;0: reserved&lt;br&gt;1: tuner AGC" range="2" value="0x0" property="RW"/>
				<Member name="peri_agc_sel" description="Tuner AGC source select&lt;br&gt;00: reserved&lt;br&gt;01: QAM-C AGC&lt;br&gt;10: QAM-T AGC" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x0864"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI0_DSP" description="a DSP software interrupt 0 register." value="0x00000000" startoffset="0x0868">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi0_dsp" description="swi0_dsp interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x0868"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI1_DSP" description="a DSP software interrupt 1 register." value="0x00000000" startoffset="0x086C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi1_dsp" description="swi1_dsp interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x086C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI2_DSP" description="a DSP software interrupt 2 register." value="0x00000000" startoffset="0x0870">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi2_dsp" description="swi2_dsp interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x0870"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI3_DSP" description="a DSP software interrupt 3 register." value="0x00000000" startoffset="0x0874">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi3_dsp" description="swi3_dsp interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x0874"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI4_DSP" description="a DSP software interrupt 4 register." value="0x00000000" startoffset="0x0878">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RO"/>
				<Member name="int_swi4_dsp" description="swi4_dsp interrupt&lt;br&gt;0: clear the interrupt&lt;br&gt;1: send an interrupt request" range="0" value="0x0" property="RW"/>
				<Register offset="0x0878"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_INT_SWI_DSP_MASK" description="a software interrupt 0 mask register." value="0x00000000" startoffset="0x087C">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RO"/>
				<Member name="int_swi4_mask_dsp0" description="Mask control for software interrupt 4 transmitted to DSP0&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="int_swi4_mask_dsp1" description="Mask control for software interrupt 4 transmitted to DSP1&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="int_swi3_mask_dsp0" description="Mask control for software interrupt 3 transmitted to DSP0&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="int_swi3_mask_dsp1" description="Mask control for software interrupt 3 transmitted to DSP1&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="int_swi2_mask_dsp0" description="Mask control for software interrupt 2 transmitted to DSP0&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="int_swi2_mask_dsp1" description="Mask control for software interrupt 2 transmitted to DSP1&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="int_swi1_mask_dsp0" description="Mask control for software interrupt 1 transmitted to DSP0&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="int_swi1_mask_dsp1" description="Mask control for software interrupt 1 transmitted to DSP1&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="int_swi0_mask_dsp0" description="Mask control for software interrupt 0 transmitted to DSP0&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="int_swi0_mask_dsp1" description="Mask control for software interrupt 0 transmitted to DSP1&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x087C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_CI_SEL" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the CI function.PERI_CI_SEL is a board CI ce and cd select register." value="0x00000000" startoffset="0x0880">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="peri_ci_sel" description="Board CI ce and cd select signal&lt;br&gt;0: ce and cd signals of card 1&lt;br&gt;1: ce and cd signals of card 2" range="0" value="0x0" property="RW"/>
				<Register offset="0x0880"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_EMMC_LDO" description="an eMMC LDO control register." value="0x00000060" startoffset="0x0884">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="RO"/>
				<Member name="peri_emmc_ldo_bypass" description="LDO bypass enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled (the VIN voltage is directly output)" range="6" value="0x1" property="RW"/>
				<Member name="peri_emmc_ldo_en" description="LDO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x1" property="RW"/>
				<Member name="peri_emmc_ldo_vset" description="LDO output voltage&lt;br&gt;0: 1.8 V&lt;br&gt;1: 1.2 V" range="4" value="0x0" property="RW"/>
				<Member name="peri_emmc_ldo_fuse" description="Reference voltage for accurately adjusting the internal voltage" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x0884"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_DDC_EDID_TIMEOUT" description="a VGA read EDID timeout indicator register." value="0x00000070" startoffset="0x0888">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="peri_ddc_filter_sel" description="DDC filtering select&lt;br&gt;10: 3-order filtering&lt;br&gt;11: 5-order filtering&lt;br&gt;Other values: no filtering" range="9:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RW"/>
				<Member name="peri_reg_ddc_en" description="ddc_edid enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="6" value="0x1" property="RW"/>
				<Member name="peri_reg_ddc_del_en" description="SCL path delay enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="5" value="0x1" property="RW"/>
				<Member name="peri_ddc_sda_del_en" description="SDA path delay enable&lt;br&gt;1: enabled&lt;br&gt;0: disabled" range="4" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:1" value="0x0" property="RW"/>
				<Member name="peri_ddc_edid_timeout" description="Debug" range="0" value="0x0" property="RO"/>
				<Register offset="0x0888"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_AIAO_RX1_SD_SEL" description="an AIAO RX1 channel data select register." value="0x00000000" startoffset="0x0890">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="peri_aiao_rx1_sd_sel" description="AIAO RX1 channel data select&lt;br&gt;0: from the audio Demod&lt;br&gt;1: from the board I2S1" range="0" value="0x0" property="RW"/>
				<Register offset="0x0890"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_OTP_NAND_CFG" description="a NANDC boot mode configuration register." value="0x00000000" startoffset="0x08A8">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="peri_otp_nand_cfg_sel" description="NANDC configuration signal source&lt;br&gt;0: from the pin&lt;br&gt;1: from the OTP" range="8" value="0x0" property="RW"/>
				<Member name="peri_otp_nand_cfg" description="NANDC configuration signal" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x08A8"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_IO_OEN" description="&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;This register does not need to be configured for Hi3798C V100 because it does not support the QAM function.PERI_IO_OEN is a pin OEN enable control register." value="0xFFFFFFFF" startoffset="0x08AC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x3FFFFFFF" property="RW"/>
				<Member name="peri_qam_tso_oen" description="qam_tso data (clk/data/sync/vld) output enable control&lt;br&gt;0: output&lt;br&gt;1: not output" range="1" value="0x1" property="RW"/>
				<Member name="peri_tso0_oen" description="TSO0 data (clk/data/sync/vld) output enable control&lt;br&gt;0: output&lt;br&gt;1: not output" range="0" value="0x1" property="RW"/>
				<Register offset="0x08AC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SYSCTRL" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8000000"/>
			<RegisterGroup name="SC_CTRL" description="a system control register. It is used to specify the operations to be performed by the system." value="0x00000200" startoffset="0x000">
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="31:11" value="0x000000" property="RO"/>
				<Member name="por_sel" description="POR reset source select&lt;br&gt;0: off-chip reset source&lt;br&gt;1: on-chip reset source" range="10" value="0x0" property="RO"/>
				<Member name="remapstat" description="Address remap status&lt;br&gt;0: remap clear&lt;br&gt;1: remap" range="9" value="0x1" property="RO"/>
				<Member name="remapclear" description="Address remap clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved. Reading this bit returns 0 and writing to this bit has no effect." range="7:6" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_div" description="MCU bus clock divider&lt;br&gt;00: divided by 1&lt;br&gt;01: divided by 2&lt;br&gt;10: divided by 3&lt;br&gt;11: divided by 4" range="5:4" value="0x0" property="RW"/>
				<Member name="mcu_bus_clk_sel_stat" description="MCU bus clock status&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="mcu_bus_clk_sel" description="MCU bus clock select&lt;br&gt;00: 24 MHz&lt;br&gt;01: 200 MHz&lt;br&gt;10: 100 kHz&lt;br&gt;11: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSRES" description="a system reset register." value="0x00000000" startoffset="0x0004">
				<Member name="softresreq" description="Writing any value to this register soft-resets the system." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOW_POWER_CTRL" description="a low-power control register." value="0x00000002" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="bus_core_pd_idleack" description="Power-down acknowledgement" range="8" value="0x0" property="RO"/>
				<Member name="bus_core_pd_idle" description="Power-down completion" range="7" value="0x0" property="RO"/>
				<Member name="bus_core_pd_idlereq" description="Power-down request" range="6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="mcu_lp_subsys_iso" description="Isolation area control enable&lt;br&gt;0: disabled. That is, signals are not isolated.&lt;br&gt;1: enabled. That is, signals are isolated." range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="RW"/>
				<Member name="stb_poweroff" description="STANDBY_PWROFF control&lt;br&gt;0: The STANDBY_PWROFF pin outputs low level (the power-off area is powered off).&lt;br&gt;1: The STANDBY_PWROFF pin outputs high level (the power-off area is not powered off)." range="1" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SC_HDMI_RX_HPD_PWR_PCTRL" description="an MCU subsystem HDMI RX PWR5V and HPD pin logic normal/inverted control register." value="0x00000000" startoffset="0x0044">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="RW"/>
				<Member name="hdmi_rx_5v_det_mux" description="HDMI RX PWR5V[3:0] input pin source select&lt;br&gt;0: normal/inverted signal from the HDMI RX PWR5V pin&lt;br&gt;1: from hdmi_rx_5v_det_reg[3:0]" range="15:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="RW"/>
				<Member name="dma_cken" description="DMA_UART clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="dma_srst_req" description="DMA_UART soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="8" value="0x0" property="RW"/>
				<Member name="hdmi_rx_hpd_pctrl" description="Normal/inverted for the HDMI RX HPD[3:0] output pin logic&lt;br&gt;0: normal&lt;br&gt;1: inverted" range="7:4" value="0x0" property="RW"/>
				<Member name="hdmi_rx_pwr_pctrl" description="Normal/inverted for the HDMI RX PWR5V[3:0] input pin logic&lt;br&gt;0: normal&lt;br&gt;1: inverted" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SC_CLKGATE_SRST_CTRL" description="an MCU internal module clock gating and soft reset control register." value="0x6FC01555" startoffset="0x0048">
				<Member name="peri_hdmirx_cec_sel" description="HDMIRX_CEC pin signal source select&lt;br&gt;0: from HDMIRX_3T1&lt;br&gt;1: from HDMIRX_PORT0" range="31" value="0x0" property="RW"/>
				<Member name="hdmirx_cbus_cken" description="HDMI_RX_3T1 hdmirx_cbus clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="30" value="0x1" property="RW"/>
				<Member name="hdmirx_edid_cken" description="HDMI_RX_3T1 hdmirx_edid clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="29" value="0x1" property="RW"/>
				<Member name="pd_rst_req" description="POR request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="28" value="0x0" property="RW"/>
				<Member name="hdmirx_mpllref_pll_cken" description="HDMI_RX_3T1 hdmirx_mpllref_pll clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="27" value="0x1" property="RW"/>
				<Member name="hdmirx_mpllref_cken" description="HDMI_RX_3T1 hdmirx_mpllref clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="26" value="0x1" property="RW"/>
				<Member name="hdmirx_cec_cken" description="HDMI_RX_3T1 hdmirx_cec clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="25" value="0x1" property="RW"/>
				<Member name="hdmirx_apb_cken" description="HDMI_RX_3T1 hdmirx_apb clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="24" value="0x1" property="RW"/>
				<Member name="hdmirx_osc_cken" description="HDMI_RX_3T1 hdmirx_osc clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="23" value="0x1" property="RW"/>
				<Member name="hdmirx_mosc_cken" description="HDMI_RX_3T1 hdmirx_mosc clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="22" value="0x1" property="RW"/>
				<Member name="hdmirx_cbus_cksel" description="HDMI_RX_3T1 cbus_clk clock source select&lt;br&gt;0: 24 MHz crystal oscillator clock&lt;br&gt;1: 20 MHz" range="21" value="0x0" property="RW"/>
				<Member name="hdmirx_mpllref_cksel" description="HDMI_RX_3T1 mpll_ref_clk clock source select&lt;br&gt;0: 24 MHz crystal oscillator clock&lt;br&gt;1: 27 MHz" range="20" value="0x0" property="RW"/>
				<Member name="hdmirx_cec_cksel" description="HDMI_RX_3T1 cec_clk clock source select&lt;br&gt;0: 2 MHz (crystal oscillator clock divided by 12)&lt;br&gt;1: 2.02 MHz" range="19" value="0x0" property="RW"/>
				<Member name="hdmirx_mosc_cksel" description="HDMI_RX_3T1 mosdc_clk clock source select&lt;br&gt;0: 24 MHz crystal oscillator clock&lt;br&gt;1: 20 MHz" range="18" value="0x0" property="RW"/>
				<Member name="hdmirx_srst_req" description="HDMI_RX_3T1 hdmirx soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="17" value="0x0" property="RW"/>
				<Member name="hdmirx_cec_srst_req" description="hdmirx_cec soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="16" value="0x0" property="RW"/>
				<Member name="hdmirx_apb_srst_req" description="HDMI_RX_3T1 hdmirx_apb soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="15" value="0x0" property="RW"/>
				<Member name="hdmirx_osc_srst_req" description="HDMI_RX_3T1 hdmirx_osc soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="14" value="0x0" property="RW"/>
				<Member name="uart1_srst_req" description="UART1 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="13" value="0x0" property="RW"/>
				<Member name="uart1_cken" description="UART1 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="12" value="0x1" property="RW"/>
				<Member name="timer01_srst_req" description="Timer01 soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="11" value="0x0" property="RW"/>
				<Member name="timer01_cken" description="Timer01 clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="10" value="0x1" property="RW"/>
				<Member name="ledc_srst_req" description="LEDC soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="9" value="0x0" property="RW"/>
				<Member name="ledc_cken" description="LEDC clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:6" value="0x1" property="RW"/>
				<Member name="ir_srst_req" description="IR soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="5" value="0x0" property="RW"/>
				<Member name="ir_cken" description="IR clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x1" property="RW"/>
				<Member name="pwm_srst_req" description="PWM soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="3" value="0x0" property="RW"/>
				<Member name="pwm_cken" description="PWM clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x1" property="RW"/>
				<Member name="mce_srst_req" description="MCE soft reset request&lt;br&gt;0: not reset&lt;br&gt;1: reset" range="1" value="0x0" property="RW"/>
				<Member name="mce_cken" description="MCE clock gating&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SC_WDG_RST_CTRL" description="a software-controlled WDG reset register." value="0x00000000" startoffset="0x0050">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="RW"/>
				<Member name="wdg_rst_ctrl" description="Software-controlled WDG_RST signal source&lt;br&gt;0: WDG0_RST&lt;br&gt;1: Timer01 interrupt" range="0" value="0x0" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SC_DDRPHY_LP_EN" description="a DDR PHY low-power control register." value="0x00000005" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="ddrphy1_lp_en" description="DDR PHY1 retention function control register" range="3:2" value="0x1" property="RW"/>
				<Member name="ddrphy0_lp_en" description="DDR PHY0 retention function control register" range="1:0" value="0x1" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_CTRL" description="an HPM control register." value="0x00000000" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_rst_req" description="HPM reset request control&lt;br&gt;0: no reset request&lt;br&gt;1: valid reset request" range="7" value="0x0" property="RW"/>
				<Member name="mcu_hpm_en" description="HPM enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="mcu_hpm_div" description="Clock divider of the HPM working clock" range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_HPM_STAT" description="an HPM status register." value="0x00000000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="mcu_hpm_valid" description="HPM data validity indicator&lt;br&gt;0: invalid&lt;br&gt;1: valid" range="10" value="0x0" property="RO"/>
				<Member name="mcu_hpm_pc_org" description="HPM code pattern (AVS entry) for identifying the current process" range="9:0" value="0x000" property="RO"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SC_MCU_LDO_CTRL" description="an MCU LDO control register." value="0x00000008" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RW"/>
				<Member name="mcu_ldo_vset" description="mcu_ldo_vset value&lt;br&gt;0000: 0.94 V&lt;br&gt;0001: 0.96 V&lt;br&gt;0010: 0.98 V&lt;br&gt;0011: 1.00 V&lt;br&gt;0100: 1.02 V&lt;br&gt;0101: 1.04 V&lt;br&gt;0110: 1.06 V&lt;br&gt;0111: 1.08 V&lt;br&gt;1000: 1.10 V (default)&lt;br&gt;1001: 1.12 V&lt;br&gt;1010: 1.14 V&lt;br&gt;1011: 1.16 V&lt;br&gt;1100: 1.18 V&lt;br&gt;1101: 1.20 V&lt;br&gt;1110: 1.22 V&lt;br&gt;1111: 1.24 V" range="3:0" value="0x8" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN0" description="system general register 0." value="0x00000000" startoffset="0x0080">
				<Member name="sc_gen0" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN1" description="system general register 1." value="0x00000000" startoffset="0x0084">
				<Member name="sc_gen1" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN2" description="system general register 2." value="0x00000000" startoffset="0x0088">
				<Member name="sc_gen2" description="System general register. This register is used to save the system status as required.&lt;br&gt;Bootstrap flag&lt;br&gt;0: no bootstrap&lt;br&gt;1: UART&lt;br&gt;2: USB (For BOOTROM)" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0088"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN3" description="system general register 3." value="0x00000000" startoffset="0x008C">
				<Member name="sc_gen3" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x008C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN4" description="system general register 4." value="0x00000000" startoffset="0x0090">
				<Member name="sc_gen4" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0090"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN5" description="system general register 5." value="0x00000000" startoffset="0x0094">
				<Member name="sc_gen5" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0094"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN6" description="system general register 6." value="0x00000000" startoffset="0x0098">
				<Member name="sc_gen6" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0098"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN7" description="system general register 7." value="0x00000000" startoffset="0x009C">
				<Member name="sc_gen7" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x009C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN8" description="system general register 8." value="0x00000000" startoffset="0x00A0">
				<Member name="sc_gen8" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN9" description="system general register 9." value="0x00000000" startoffset="0x00A4">
				<Member name="sc_gen9" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN10" description="system general register 10." value="0x00000000" startoffset="0x00A8">
				<Member name="sc_gen10" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00A8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN11" description="system general register 11." value="0x00000000" startoffset="0x00AC">
				<Member name="sc_gen11" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00AC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN12" description="system general register 12." value="0x00000000" startoffset="0x00B0">
				<Member name="sc_gen12" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN13" description="system general register 13." value="0x00000000" startoffset="0x00B4">
				<Member name="sc_gen13" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN14" description="system general register 14." value="0x00000000" startoffset="0x00B8">
				<Member name="sc_gen14" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00B8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN15" description="system general register 15." value="0x00000000" startoffset="0x00BC">
				<Member name="sc_gen15" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00BC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN16" description="system general register 16." value="0x00000000" startoffset="0x00C0">
				<Member name="sc_gen16" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00C0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN17" description="system general register 17." value="0x00000000" startoffset="0x00C4">
				<Member name="sc_gen17" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00C4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN18" description="system general register 18." value="0x00000000" startoffset="0x00C8">
				<Member name="sc_gen18" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00C8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN19" description="system general register 19." value="0x00000000" startoffset="0x00CC">
				<Member name="sc_gen19" description="System general register. This register is used to save the system status as required. (for BOOTROM)" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00CC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN20" description="system general register 20." value="0x00000000" startoffset="0x00D0">
				<Member name="sc_gen20" description="System general register. This register is used to save the system status as required. (for BOOTROM)" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00D0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN21" description="system general register 21." value="0x00000000" startoffset="0x00D4">
				<Member name="sc_gen21" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00D4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN22" description="system general register 22." value="0x00000000" startoffset="0x00D8">
				<Member name="sc_gen22" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00D8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN23" description="system general register 23." value="0x00000000" startoffset="0x00DC">
				<Member name="sc_gen23" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00DC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN24" description="system general register 24." value="0x00000000" startoffset="0x00E0">
				<Member name="sc_gen24" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00E0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN25" description="system general register 25." value="0x00000000" startoffset="0x00E4">
				<Member name="sc_gen25" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00E4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN26" description="system general register 26." value="0x00000000" startoffset="0x00E8">
				<Member name="sc_gen26" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00E8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN27" description="system general register 27." value="0x00000000" startoffset="0x00EC">
				<Member name="sc_gen27" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00EC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN28" description="system general register 28." value="0x00000000" startoffset="0x00F0">
				<Member name="sc_gen28" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00F0"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN29" description="system general register 29." value="0x00000000" startoffset="0x00F4">
				<Member name="sc_gen29" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00F4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN30" description="system general register 30." value="0x00000000" startoffset="0x00F8">
				<Member name="sc_gen30" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00F8"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN31" description="system general register 31." value="0x00000000" startoffset="0x00FC">
				<Member name="sc_gen31" description="System general register. This register is used to save the system status as required.&lt;br&gt;It is controlled by POR but not soft reset." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x00FC"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYS_DBG0" description="system debugging register 0." value="0x00000001" startoffset="0x0100">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="mcu_noc_mainpending" description="MCU bus debugging signal" range="9" value="0x0" property="RO"/>
				<Member name="core_pwr_active" description="Whether the MCU has accessed the powered-off core area&lt;br&gt;0: no&lt;br&gt;1: yes" range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:1" value="0x00" property="RW"/>
				<Member name="chip_vision" description="Chip small version&lt;br&gt;0: reserved&lt;br&gt;1: Hi3798C V100" range="0" value="0x1" property="RO"/>
				<Register offset="0x0100"/>
			</RegisterGroup>
			<RegisterGroup name="SC_LOCKEN" description="a write protection control register. This register provides a write protection mechanism for the following key registers of the system controller:&lt;ul&gt;&lt;li&gt;SC_CTRLSC_SYSRESWhen the value 0x4F50_454E is written to SC_LOCKEN, the write protection function of the preceding key registers is disabled. In this case, the attributes of the key registers are changed to writable, that is, these registers can be written. When any value instead of 0x4F50_454E is written to SC_LOCKEN, the attributes of the key registers are changed to read-only. In this case, writing these registers has no effect.You can check whether the key registers are write-protected by reading SC_LOCKEN. For example:&lt;/li&gt;&lt;li&gt;If the value 0x756E_4C4F is returned, write protection is disabled, and you can write to the key registers.&lt;/li&gt;&lt;li&gt;If the value 0x4C4F_434B is returned, write protection is enabled, and writing to these registers has no effect.The reset value of SC_LOCKEN is 0x756E_4C4F, indicating that the key registers are not write-protected.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x020C">
				<Member name="sc_locken" description="Write protection indicator of key system registers. For details, see the function description of SC_LOCKEN." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_SYSID" description="a chip ID register." value="0x19050100" startoffset="0x0EE0">
				<Member name="sc_sysid" description="Major release of the chip" range="31:0" value="0x19050100" property="RO"/>
				<Register offset="0x0EE0"/>
			</RegisterGroup>
			<RegisterGroup name="AMP_MUTE" description="a board audio AMP mute control register." value="0x00000003" startoffset="0x0EE4">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RW"/>
				<Member name="amp_mute_out_oen" description="Board audio AMP mute output enable&lt;br&gt;0: output enabled, chip output mute control&lt;br&gt;1: board mute circuit control" range="1" value="0x1" property="RW"/>
				<Member name="amp_mute_out" description="Board audio AMP mute enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RW"/>
				<Register offset="0x0EE4"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN32" description="system general register 32." value="0x00000000" startoffset="0x0F00">
				<Member name="sc_gen32" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F00"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN33" description="system general register 33." value="0x00000000" startoffset="0x0F04">
				<Member name="sc_gen33" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F04"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN34" description="system general register 34." value="0x00000000" startoffset="0x0F08">
				<Member name="sc_gen34" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F08"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN35" description="system general register 35." value="0x00000000" startoffset="0x0F0C">
				<Member name="sc_gen35" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F0C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN36" description="system general register 36." value="0x00000000" startoffset="0x0F10">
				<Member name="sc_gen36" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F10"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN37" description="system general register 37." value="0x00000000" startoffset="0x0F14">
				<Member name="sc_gen37" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F14"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN38" description="system general register 38." value="0x00000000" startoffset="0x0F18">
				<Member name="sc_gen38" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F18"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN39" description="system general register 39." value="0x00000000" startoffset="0x0F1C">
				<Member name="sc_gen39" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F1C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN40" description="system general register 40." value="0x00000000" startoffset="0x0F20">
				<Member name="sc_gen40" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F20"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN41" description="system general register 41." value="0x00000000" startoffset="0x0F24">
				<Member name="sc_gen41" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F24"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN42" description="system general register 42." value="0x00000000" startoffset="0x0F28">
				<Member name="sc_gen42" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F28"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN43" description="system general register 43." value="0x00000000" startoffset="0x0F2C">
				<Member name="sc_gen43" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F2C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN44" description="system general register 44." value="0x00000000" startoffset="0x0F30">
				<Member name="sc_gen44" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F30"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN45" description="system general register 45." value="0x00000000" startoffset="0x0F34">
				<Member name="sc_gen45" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F34"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN46" description="system general register 46." value="0x00000000" startoffset="0x0F38">
				<Member name="sc_gen46" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F38"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN47" description="system general register 47." value="0x00000000" startoffset="0x0F3C">
				<Member name="sc_gen47" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F3C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN48" description="system general register 48." value="0x00000000" startoffset="0x0F40">
				<Member name="sc_gen48" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F40"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN49" description="system general register 49." value="0x00000000" startoffset="0x0F44">
				<Member name="sc_gen49" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F44"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN50" description="system general register 50." value="0x00000000" startoffset="0x0F48">
				<Member name="sc_gen50" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F48"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN51" description="system general register 51." value="0x00000000" startoffset="0x0F4C">
				<Member name="sc_gen51" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F4C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN52" description="system general register 52." value="0x00000000" startoffset="0x0F50">
				<Member name="sc_gen52" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F50"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN53" description="system general register 53." value="0x00000000" startoffset="0x0F54">
				<Member name="sc_gen53" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F54"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN54" description="system general register 54." value="0x00000000" startoffset="0x0F58">
				<Member name="sc_gen54" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F58"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN55" description="system general register 55." value="0x00000000" startoffset="0x0F5C">
				<Member name="sc_gen55" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F5C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN56" description="system general register 56." value="0x00000000" startoffset="0x0F60">
				<Member name="sc_gen56" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F60"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN57" description="system general register 57." value="0x00000000" startoffset="0x0F64">
				<Member name="sc_gen57" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F64"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN58" description="system general register 58." value="0x00000000" startoffset="0x0F68">
				<Member name="sc_gen58" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F68"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN59" description="system general register 59." value="0x00000000" startoffset="0x0F6C">
				<Member name="sc_gen59" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F6C"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN60" description="system general register 60." value="0x00000000" startoffset="0x0F70">
				<Member name="sc_gen60" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F70"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN61" description="system general register 61." value="0x00000000" startoffset="0x0F74">
				<Member name="sc_gen61" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F74"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN62" description="system general register 62." value="0x00000000" startoffset="0x0F78">
				<Member name="sc_gen62" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F78"/>
			</RegisterGroup>
			<RegisterGroup name="SC_GEN63" description="system general register 63." value="0x00000000" startoffset="0x0F7C">
				<Member name="sc_gen63" description="System general register. This register is used to save the system status as required." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0F7C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DMAC" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xFF440000"/>
			<RegisterGroup name="INT_STAT" description="an interrupt status register of processor X." value="0x00000000" startoffset="0x0000+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_stat" description="Status of the masked interrupts for each DMAC channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. The interrupt request may be an error interrupt or a transfer completion interrupt." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x0"/>
				<Register offset="0x40"/>
				<Register offset="0x80"/>
				<Register offset="0xc0"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TC1" description="a channel transfer completion interrupt status register of processor X." value="0x00000000" startoffset="0x0004+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_tc1" description="Status of the masked channel transfer completion interrupts for each DMAC channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x4"/>
				<Register offset="0x44"/>
				<Register offset="0x84"/>
				<Register offset="0xc4"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TC2" description="a linked list node transfer completion interrupt status register of processor X." value="0x00000000" startoffset="0x0008+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_tc2" description="Status of the masked linked list node transfer completion interrupts for each DMAC channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x8"/>
				<Register offset="0x48"/>
				<Register offset="0x88"/>
				<Register offset="0xc8"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR1" description="a configuration error interrupt status register of processor X." value="0x00000000" startoffset="0x000C+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err1" description="Status of the masked configuration error interrupts for each DMA channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No configuration error interrupt is generated.&lt;br&gt;1: A configuration error interrupt is generated.&lt;br&gt;This interrupt is generated in the following cases:&lt;br&gt;1. Account is set to 0.&lt;br&gt;2. The ID of the linked channel is that of the current channel.&lt;br&gt;3. The linked channel does not exist (this issue occurs only when the number of channels is less than 16).&lt;br&gt;4. When narrow transfer is supported, the reserved value of the burst size is configured.&lt;br&gt;5. The configured address is not aligned with the burst size during FIX transfer.&lt;br&gt;6. The reserved value of flow_ctrl is configured.&lt;br&gt;7. The reserved value of chain_en is configured.&lt;br&gt;8. The configuration error interrupt is generated when the previous issues occurs in the configuration for the linked list node." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0xc"/>
				<Register offset="0x4c"/>
				<Register offset="0x8c"/>
				<Register offset="0xcc"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR2" description="a data transfer error interrupt status register of processor X." value="0x00000000" startoffset="0x0010+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err2" description="Status of the masked data transfer error interrupts for each DMAC channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x10"/>
				<Register offset="0x50"/>
				<Register offset="0x90"/>
				<Register offset="0xd0"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR3" description="a linked list read error interrupt status register of processor X." value="0x00000000" startoffset="0x0014+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err3" description="Status of the masked linked list read error interrupts for each DMA channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x14"/>
				<Register offset="0x54"/>
				<Register offset="0x94"/>
				<Register offset="0xd4"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TC1_MASK" description="a channel transfer completion interrupt mask register of processor X." value="0x00000000" startoffset="0x0018+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_tc1_mask" description="Mask of the transfer completion interrupts for each DMA channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x18"/>
				<Register offset="0x58"/>
				<Register offset="0x98"/>
				<Register offset="0xd8"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TC2_MASK" description="a linked list node transfer completion interrupt status register of processor X." value="0x00000000" startoffset="0x001C+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_tc2_mask" description="Mask of the linked list node transfer completion interrupts for each DMA channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x1c"/>
				<Register offset="0x5c"/>
				<Register offset="0x9c"/>
				<Register offset="0xdc"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR1_MASK" description="a configuration error interrupt mask register of processor X." value="0x00000000" startoffset="0x0020+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err1_mask" description="Mask of the configuration error interrupts for each DMAC channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x20"/>
				<Register offset="0x60"/>
				<Register offset="0xa0"/>
				<Register offset="0xe0"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR2_MASK" description="a data transfer error interrupt status register of processor X." value="0x00000000" startoffset="0x0024+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err2_mask" description="Mask of data transfer error interrupts for each DMA channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x24"/>
				<Register offset="0x64"/>
				<Register offset="0xa4"/>
				<Register offset="0xe4"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR3_MASK" description="a linked list read error interrupt mask register of processor X." value="0x00000000" startoffset="0x0028+0x40*in">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err3_mask" description="Mask of linked list read error interrupts for each DMA channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x28"/>
				<Register offset="0x68"/>
				<Register offset="0xa8"/>
				<Register offset="0xe8"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TC1_RAW" description="a raw channel transfer completion interrupt status register." value="0x00000000" startoffset="0x0600">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_tc1_raw" description="Status of the raw channel transfer completion interrupts for each channel. Bit[15:0] map to channels 15?0.&lt;br&gt;When this register is read:&lt;br&gt;0: No channel transfer completion interrupt is generated.&lt;br&gt;1: A channel transfer completion interrupt is generated.&lt;br&gt;When this register is written:&lt;br&gt;1: The channel transfer completion interrupt is cleared.&lt;br&gt;0: The original value is retained." range="15:0" value="0x0000" property="RWC"/>
				<Register offset="0x0600"/>
			</RegisterGroup>
			<RegisterGroup name="INT_TC2_RAW" description="a raw linked list node transfer completion interrupt status register." value="0x00000000" startoffset="0x0608">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_tc2_raw" description="Status of linked list node transfer completion interrupts for each DMA channel. Bit[15:0] map to channels 15?0.&lt;br&gt;When this register is read:&lt;br&gt;0: No linked list node transfer completion interrupt is generated.&lt;br&gt;1: A linked list node transfer completion interrupt is generated.&lt;br&gt;When this register is written:&lt;br&gt;1: The linked list node transfer completion interrupt is cleared.&lt;br&gt;0: The original value is retained." range="15:0" value="0x0000" property="RWC"/>
				<Register offset="0x0608"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR1_RAW" description="a raw configuration error interrupt status register." value="0x00000000" startoffset="0x0610">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err1_raw" description="Status of the configuration error interrupts for each channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated.&lt;br&gt;When this register is written:&lt;br&gt;1: The configuration error interrupt is cleared.&lt;br&gt;0: The original value is retained." range="15:0" value="0x0000" property="RWC"/>
				<Register offset="0x0610"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR2_RAW" description="a raw data transfer error interrupt status register." value="0x00000000" startoffset="0x0618">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err2_raw" description="Status of the raw data transfer error interrupts for each channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No transfer error interrupt is generated.&lt;br&gt;1: A transfer error interrupt is generated.&lt;br&gt;When this register is written:&lt;br&gt;1: The data transfer error interrupt is cleared.&lt;br&gt;0: The original value is retained." range="15:0" value="0x0000" property="RWC"/>
				<Register offset="0x0618"/>
			</RegisterGroup>
			<RegisterGroup name="INT_ERR3_RAW" description="a raw linked list read error interrupt status register." value="0x00000000" startoffset="0x0620">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="int_err3_raw" description="Status of raw linked list read error interrupts for each channel. Bit[15:0] map to channels 15?0.&lt;br&gt;0: No linked list read error interrupt is generated.&lt;br&gt;1: A linked list read error interrupt is generated.&lt;br&gt;When this register is written:&lt;br&gt;1: The linked list read error interrupt is cleared.&lt;br&gt;0: The original value is retained." range="15:0" value="0x0000" property="RWC"/>
				<Register offset="0x0620"/>
			</RegisterGroup>
			<RegisterGroup name="SREQ" description="a single transfer request register." value="0x00000000" startoffset="0x660">
				<Member name="sreq" description="Whether to generate the DMA single transfer request&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA single transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The corresponding peripheral does not initiate a single transfer request.&lt;br&gt;1: The corresponding peripheral initiates a single transfer request." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x660"/>
			</RegisterGroup>
			<RegisterGroup name="LSREQ" description="a last single transfer request register." value="0x00000000" startoffset="0x664">
				<Member name="lsreq" description="Whether to generate the DMA last single transfer request&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last single transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The corresponding peripheral does not initiate a last single transfer request.&lt;br&gt;1: The corresponding peripheral initiates a last single transfer request." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x664"/>
			</RegisterGroup>
			<RegisterGroup name="BREQ" description="a burst transfer request register." value="0x00000000" startoffset="0x668">
				<Member name="breq" description="Whether to generate the DMA burst transfer request&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The corresponding peripheral does not initiate a burst transfer request.&lt;br&gt;1: The corresponding peripheral initiates a burst transfer request." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x668"/>
			</RegisterGroup>
			<RegisterGroup name="LBREQ" description="a last burst transfer request register." value="0x00000000" startoffset="0x66C">
				<Member name="lbreq" description="Whether to generate the DMA last burst transfer request&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The corresponding peripheral does not initiate a last burst transfer request.&lt;br&gt;1: The corresponding peripheral initiates a last burst transfer request." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x66C"/>
			</RegisterGroup>
			<RegisterGroup name="FREQ" description="a flush transfer request register." value="0x00000000" startoffset="0x670">
				<Member name="freq" description="Whether to generate the DMA flush transfer request&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA flush transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The corresponding peripheral does not initiate a flush transfer request.&lt;br&gt;1: The corresponding peripheral initiates a flush transfer request." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x670"/>
			</RegisterGroup>
			<RegisterGroup name="LFREQ" description="a last flush transfer request register." value="0x00000000" startoffset="0x674">
				<Member name="lfreq" description="Whether to generate the DMA last flush transfer request&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last flush transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The corresponding peripheral does not initiate a last flush transfer request.&lt;br&gt;1: The corresponding peripheral initiates a last flush transfer request." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x674"/>
			</RegisterGroup>
			<RegisterGroup name="CH_PRI" description="a priority control register." value="0x00000000" startoffset="0x688">
				<Member name="ch15_pri" description="Channel 15 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="31:30" value="0x0" property="RW"/>
				<Member name="ch14_pri" description="Channel 14 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="29:28" value="0x0" property="RW"/>
				<Member name="ch13_pri" description="Channel 13 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="27:26" value="0x0" property="RW"/>
				<Member name="ch12_pri" description="Channel 12 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="25:24" value="0x0" property="RW"/>
				<Member name="ch11_pri" description="Channel 11 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="23:22" value="0x0" property="RW"/>
				<Member name="ch10_pri" description="Channel 10 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="21:20" value="0x0" property="RW"/>
				<Member name="ch9_pri" description="Channel 9 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="19:18" value="0x0" property="RW"/>
				<Member name="ch8_pri" description="Channel 8 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="17:16" value="0x0" property="RW"/>
				<Member name="ch7_pri" description="Channel 7 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="15:14" value="0x0" property="RW"/>
				<Member name="ch6_pri" description="Channel 6 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="13:12" value="0x0" property="RW"/>
				<Member name="ch5_pri" description="Channel 5 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="11:10" value="0x0" property="RW"/>
				<Member name="ch4_pri" description="Channel 4 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="9:8" value="0x0" property="RW"/>
				<Member name="ch3_pri" description="Channel 3 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="7:6" value="0x0" property="RW"/>
				<Member name="ch2_pri" description="Channel 2 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="5:4" value="0x0" property="RW"/>
				<Member name="ch1_pri" description="Channel 1 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="3:2" value="0x0" property="RW"/>
				<Member name="ch0_pri" description="Channel 0 priority configuration&lt;br&gt;00: 0 (highest priority)&lt;br&gt;01: 1&lt;br&gt;10: 2&lt;br&gt;11: 3 (lowest priority)" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x688"/>
			</RegisterGroup>
			<RegisterGroup name="CH_STAT" description="a global DMA status register." value="0x00000000" startoffset="0x690">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="ch_stat" description="DMAC channel enable&lt;br&gt;1: The corresponding DMAC channel is working.&lt;br&gt;0: The corresponding DMAC channel is not working." range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x690"/>
			</RegisterGroup>
			<RegisterGroup name="SEC_CTRL" description="a DMA global security control register." value="0x00000002" startoffset="0x0694">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="intr_sec_ctrl" description="Interrupt security control (accessed by only secure operations)&lt;br&gt;0: Secure operations can access interrupt information of only secure channels. Secure interrupts are reported by using dma_intr, and non-secure interrupts are reported by using dma_intr_ns.&lt;br&gt;1: Secure operations can access information of all channels. Secure interrupts and non-secure interrupts are reported by using dma_intr. However, dma_intr_ns reports only non-secure interrupts." range="1" value="0x1" property="RW"/>
				<Member name="global_sec" description="Global register security control (accessed by only secure operations)&lt;br&gt;0: CH_PRI and DMA_CTRL can be accessed by only secure operations.&lt;br&gt;1: CH_PRI and DMA_CTRL can be accessed by both secure and non-secure operations." range="0" value="0x0" property="RW"/>
				<Register offset="0x0694"/>
			</RegisterGroup>
			<RegisterGroup name="DMA_CTRL" description="a DMA global control register." value="0x00000000" startoffset="0x0698">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="-"/>
				<Member name="conf_out4" description="When the macro definition of the outstanding number is 8:&lt;br&gt;1: The outstanding number is 4.&lt;br&gt;0: The outstanding number is 8.&lt;br&gt;When the macro definition of the outstanding number is 4, this bit cannot be written. Bit 0 is read.&lt;br&gt;Note: Modification on the outstanding is valid only when all the channels are idle and the corresponding CH_STAT register is set to all 0s. Otherwise, the modification is invalid." range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="-"/>
				<Member name="halt_req" description="DMA HALT request configuration register&lt;br&gt;When this bit is read:&lt;br&gt;1: The DMA has received the HALT request but has not entered the HALT state.&lt;br&gt;0: The DMA has not received the HALT request or the DMA has entered the HALT state.&lt;br&gt;When this bit is written:&lt;br&gt;1: A DMA HALT request is initiated.&lt;br&gt;0: no effect. The original value is retained." range="1" value="0x0" property="RW"/>
				<Member name="halt_ack" description="Whether the DMA enters the HALT state&lt;br&gt;When this bit is read:&lt;br&gt;1: The DMA has entered the HALT state.&lt;br&gt;0: The DMA has not entered the HALT state.&lt;br&gt;When this bit is written:&lt;br&gt;1: The DMA HALT state is disabled.&lt;br&gt;0: no effect. The original value is retained." range="0" value="0x0" property="RWC"/>
				<Register offset="0x0698"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CURR_CNT1" description="a 3D transfer remaining size state register of channel X." value="0x00000000" startoffset="0x0700+0x10*cn">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="curr_c_count" description="Number of remaining frames in the current 3D transfer of channel X" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x700"/>
				<Register offset="0x710"/>
				<Register offset="0x720"/>
				<Register offset="0x730"/>
				<Register offset="0x740"/>
				<Register offset="0x750"/>
				<Register offset="0x760"/>
				<Register offset="0x770"/>
				<Register offset="0x780"/>
				<Register offset="0x790"/>
				<Register offset="0x7a0"/>
				<Register offset="0x7b0"/>
				<Register offset="0x7c0"/>
				<Register offset="0x7d0"/>
				<Register offset="0x7e0"/>
				<Register offset="0x7f0"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CURR_CNT0" description="a 1D and 2D transfer remaining size state register of channel X." value="0x00000000" startoffset="0x0704+0x10*cn">
				<Member name="curr_b_count" description="Number of remaining arrays in the current 2D transfer of channel X" range="31:16" value="0x0000" property="RO"/>
				<Member name="curr_a_count" description="Number of remaining bytes in the current 1D transfer of channel X" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x704"/>
				<Register offset="0x714"/>
				<Register offset="0x724"/>
				<Register offset="0x734"/>
				<Register offset="0x744"/>
				<Register offset="0x754"/>
				<Register offset="0x764"/>
				<Register offset="0x774"/>
				<Register offset="0x784"/>
				<Register offset="0x794"/>
				<Register offset="0x7a4"/>
				<Register offset="0x7b4"/>
				<Register offset="0x7c4"/>
				<Register offset="0x7d4"/>
				<Register offset="0x7e4"/>
				<Register offset="0x7f4"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CURR_SRC_ADDR" description="a source address register of channel X." value="0x00000000" startoffset="0x0708+0x10*cn">
				<Member name="curr_src_addr" description="Source address of the current transfer of channel X" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x708"/>
				<Register offset="0x718"/>
				<Register offset="0x728"/>
				<Register offset="0x738"/>
				<Register offset="0x748"/>
				<Register offset="0x758"/>
				<Register offset="0x768"/>
				<Register offset="0x778"/>
				<Register offset="0x788"/>
				<Register offset="0x798"/>
				<Register offset="0x7a8"/>
				<Register offset="0x7b8"/>
				<Register offset="0x7c8"/>
				<Register offset="0x7d8"/>
				<Register offset="0x7e8"/>
				<Register offset="0x7f8"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CURR_DES_ADDR" description="a destination address register of channel X." value="0x00000000" startoffset="0x070C+0x10*cn">
				<Member name="curr_des_addr" description="Destination address of the current transfer of channel X" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x70c"/>
				<Register offset="0x71c"/>
				<Register offset="0x72c"/>
				<Register offset="0x73c"/>
				<Register offset="0x74c"/>
				<Register offset="0x75c"/>
				<Register offset="0x76c"/>
				<Register offset="0x77c"/>
				<Register offset="0x78c"/>
				<Register offset="0x79c"/>
				<Register offset="0x7ac"/>
				<Register offset="0x7bc"/>
				<Register offset="0x7cc"/>
				<Register offset="0x7dc"/>
				<Register offset="0x7ec"/>
				<Register offset="0x7fc"/>
			</RegisterGroup>
			<RegisterGroup name="CX_LLI" description="a linked list address register of channel X." value="0x00000000" startoffset="0x0800+0x40*cn">
				<Member name="lli" description="Bit[31:5] of the address for the next linked list node of channel X. The linked list address must be 256-bit aligned.&lt;br&gt;When channel link is enabled, bit[11:8] indicates the ID of the next linked channel." range="31:5" value="0x0000000" property="RW"/>
				<Member name="reserved" description="Reserved" range="4:2" value="0x0" property="-"/>
				<Member name="chain_en" description="Channel link enable&lt;br&gt;00: Both the linked list link enable and the channel link enable are invalid.&lt;br&gt;01: The linked list link enable is invalid, but the channel link enable is valid.&lt;br&gt;10: The linked list link enable is valid, but the channel link enable is invalid.&lt;br&gt;11: reserved. A configuration error interrupt is reported if the reserved value is configured." range="1:0" value="0x0" property="RW"/>
				<Register offset="0x800"/>
				<Register offset="0x840"/>
				<Register offset="0x880"/>
				<Register offset="0x8c0"/>
				<Register offset="0x900"/>
				<Register offset="0x940"/>
				<Register offset="0x980"/>
				<Register offset="0x9c0"/>
				<Register offset="0xa00"/>
				<Register offset="0xa40"/>
				<Register offset="0xa80"/>
				<Register offset="0xac0"/>
				<Register offset="0xb00"/>
				<Register offset="0xb40"/>
				<Register offset="0xb80"/>
				<Register offset="0xbc0"/>
			</RegisterGroup>
			<RegisterGroup name="CX_BINDX" description="a 2D address offset configuration register of channel X." value="0x00000000" startoffset="0x0804+0x40*cn">
				<Member name="src_bsign" description="2D source address offset sign bit&lt;br&gt;1: negative&lt;br&gt;0: positive" range="31" value="0x0" property="RW"/>
				<Member name="src_bindx" description="2D source address offset configuration, indicating the absolute value of the offset. Bit[31] is the sign bit." range="30:16" value="0x0000" property="RW"/>
				<Member name="des_bsign" description="2D destination address offset sign bit&lt;br&gt;1: negative&lt;br&gt;0: positive" range="15" value="0x0" property="RW"/>
				<Member name="des_bindx" description="2D destination address offset configuration, indicating the absolute value of the offset. Bit[15] is the sign bit." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x804"/>
				<Register offset="0x844"/>
				<Register offset="0x884"/>
				<Register offset="0x8c4"/>
				<Register offset="0x904"/>
				<Register offset="0x944"/>
				<Register offset="0x984"/>
				<Register offset="0x9c4"/>
				<Register offset="0xa04"/>
				<Register offset="0xa44"/>
				<Register offset="0xa84"/>
				<Register offset="0xac4"/>
				<Register offset="0xb04"/>
				<Register offset="0xb44"/>
				<Register offset="0xb84"/>
				<Register offset="0xbc4"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CINDX" description="a 3D address offset configuration register of channel X." value="0x00000000" startoffset="0x0808+0x40*cn">
				<Member name="src_csign" description="3D source address offset sign bit.&lt;br&gt;1: negative&lt;br&gt;0: positive" range="31" value="0x0" property="RW"/>
				<Member name="src_cindx" description="3D source address offset configuration, indicating the absolute value of the offset. Bit[31] is the sign bit." range="30:16" value="0x0000" property="RW"/>
				<Member name="des_csign" description="3D destination address offset sign bit&lt;br&gt;1: negative&lt;br&gt;0: positive" range="15" value="0x0" property="RW"/>
				<Member name="des_cindx" description="3D destination address offset configuration, indicating the absolute value of the offset. Bit[15] is the sign bit." range="14:0" value="0x0000" property="RW"/>
				<Register offset="0x808"/>
				<Register offset="0x848"/>
				<Register offset="0x888"/>
				<Register offset="0x8c8"/>
				<Register offset="0x908"/>
				<Register offset="0x948"/>
				<Register offset="0x988"/>
				<Register offset="0x9c8"/>
				<Register offset="0xa08"/>
				<Register offset="0xa48"/>
				<Register offset="0xa88"/>
				<Register offset="0xac8"/>
				<Register offset="0xb08"/>
				<Register offset="0xb48"/>
				<Register offset="0xb88"/>
				<Register offset="0xbc8"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CNT1" description="a transfer length configuration register of channel X." value="0x00000000" startoffset="0x080C+0x40*cn">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="c_count" description="3D transfer length configuration (1?65535)&lt;br&gt;It refers to the number of frames in a block. The value 0 indicates that there is no 3D transfer. The number of frames is c_count plus 1." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x80c"/>
				<Register offset="0x84c"/>
				<Register offset="0x88c"/>
				<Register offset="0x8cc"/>
				<Register offset="0x90c"/>
				<Register offset="0x94c"/>
				<Register offset="0x98c"/>
				<Register offset="0x9cc"/>
				<Register offset="0xa0c"/>
				<Register offset="0xa4c"/>
				<Register offset="0xa8c"/>
				<Register offset="0xacc"/>
				<Register offset="0xb0c"/>
				<Register offset="0xb4c"/>
				<Register offset="0xb8c"/>
				<Register offset="0xbcc"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CNT0" description="a transfer length configuration register of channel X." value="0x00000000" startoffset="0x0810+0x40×cn">
				<Member name="b_count" description="2D transfer length configuration (1–65535)&lt;br&gt;It refers to the number of arrays in a frame. The number of arrays in a frame is b_count plus 1." range="31:16" value="0x0000" property="RW"/>
				<Member name="a_count" description="1D transfer length configuration (1?65535)&lt;br&gt;It refers to the least number of bytes in an array. A configuration error interrupt is reported when Acount is set to 0." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x810"/>
				<Register offset="0x850"/>
				<Register offset="0x890"/>
				<Register offset="0x8d0"/>
				<Register offset="0x910"/>
				<Register offset="0x950"/>
				<Register offset="0x990"/>
				<Register offset="0x9d0"/>
				<Register offset="0xa10"/>
				<Register offset="0xa50"/>
				<Register offset="0xa90"/>
				<Register offset="0xad0"/>
				<Register offset="0xb10"/>
				<Register offset="0xb50"/>
				<Register offset="0xb90"/>
				<Register offset="0xbd0"/>
			</RegisterGroup>
			<RegisterGroup name="CX_SRC_ADDR" description="a source address register of channel X." value="0x00000000" startoffset="0x0814+0x40*cn">
				<Member name="src_addr" description="Source address of channel X" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x814"/>
				<Register offset="0x854"/>
				<Register offset="0x894"/>
				<Register offset="0x8d4"/>
				<Register offset="0x914"/>
				<Register offset="0x954"/>
				<Register offset="0x994"/>
				<Register offset="0x9d4"/>
				<Register offset="0xa14"/>
				<Register offset="0xa54"/>
				<Register offset="0xa94"/>
				<Register offset="0xad4"/>
				<Register offset="0xb14"/>
				<Register offset="0xb54"/>
				<Register offset="0xb94"/>
				<Register offset="0xbd4"/>
			</RegisterGroup>
			<RegisterGroup name="CX_DES_ADDR" description="a destination address register of channel X." value="0x00000000" startoffset="0x0818+0x40*cn">
				<Member name="des_addr" description="Destination address of channel X" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x818"/>
				<Register offset="0x858"/>
				<Register offset="0x898"/>
				<Register offset="0x8d8"/>
				<Register offset="0x918"/>
				<Register offset="0x958"/>
				<Register offset="0x998"/>
				<Register offset="0x9d8"/>
				<Register offset="0xa18"/>
				<Register offset="0xa58"/>
				<Register offset="0xa98"/>
				<Register offset="0xad8"/>
				<Register offset="0xb18"/>
				<Register offset="0xb58"/>
				<Register offset="0xb98"/>
				<Register offset="0xbd8"/>
			</RegisterGroup>
			<RegisterGroup name="CX_CONFIG" description="a configuration register of channel X." value="0x00000000" startoffset="0x081C+0x40*cn">
				<Member name="si" description="Source address increment configuration&lt;br&gt;0: The source address is not incremented.&lt;br&gt;1: The source address is incremented each time a data segment is transferred.&lt;br&gt;If the source device is a peripheral, the source address is not incremented. If the source device is a memory, the source address is incremented." range="31" value="0x0" property="RW"/>
				<Member name="di" description="Destination address increment configuration&lt;br&gt;0: The destination address is not incremented.&lt;br&gt;1: The destination address is incremented each time a data segment is transferred.&lt;br&gt;If the destination device is a peripheral, the destination address is not incremented. If the destination device is a memory, the destination address is incremented." range="30" value="0x0" property="RW"/>
				<Member name="smode" description="Source address increment mode&lt;br&gt;0: A-sync mode. 3D address offset is the interval between the start address for the last array in a frame and that for the first array in the next frame.&lt;br&gt;1: AB-sync mode. 3D address offset is the interval between the start address for the first array in a frame and that for the first array in the next frame." range="29" value="0x0" property="RW"/>
				<Member name="dmode" description="Destination address increment mode&lt;br&gt;0: A-sync mode. 3D address offset is the interval between the start address for the last array in a frame and that for the first array in the next frame.&lt;br&gt;1: AB-sync mode. 3D address offset is the interval between the start address for the first array in a frame and that for the first array in the next frame." range="28" value="0x0" property="RW"/>
				<Member name="sl" description="Burst length on the source side&lt;br&gt;0000: 1&lt;br&gt;0001: 2&lt;br&gt;...&lt;br&gt;1111: 16" range="27:24" value="0x0" property="RW"/>
				<Member name="dl" description="Burst length on the destination side&lt;br&gt;0000: 1&lt;br&gt;0001: 2&lt;br&gt;...&lt;br&gt;1111: 16" range="23:20" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="19" value="0x0" property="-"/>
				<Member name="sw" description="Source data width&lt;br&gt;000: 8 bits&lt;br&gt;001: 16 bits&lt;br&gt;010: 32 bits&lt;br&gt;011: 64 bits&lt;br&gt;100: 128 bits&lt;br&gt;101: 256 bits&lt;br&gt;110 and 111: reserved" range="18:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="dw" description="Destination data width&lt;br&gt;000: 8 bits&lt;br&gt;001: 16 bits&lt;br&gt;010: 32 bits&lt;br&gt;011: 64 bits&lt;br&gt;100: 128 bits&lt;br&gt;101: 256 bits&lt;br&gt;110 and 111: reserved" range="14:12" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="11:10" value="0x0" property="-"/>
				<Member name="peri" description="Peripheral request signal. If the signal is sent from one memory to another memory, these bits are ignored. A maximum of 32 requests are supported. Therefore, bit 9 is not used. Bit[8:4] are used actually. The valid values of peri vary according to the valid number of peripheral requests in the request macro definition configuration for different peripherals. If the macro definition uses only 16 peripheral requests, the values from 0 to 15 for the peri field are valid. The values for the upper bits can be configured, but are ignored." range="9:4" value="0x00" property="RW"/>
				<Member name="flow_ctrl" description="Flow control type and transfer type&lt;br&gt;00: transfer between two memories, DMAC flow control.&lt;br&gt;01: transfer between a memory and a peripheral, DMAC flow control&lt;br&gt;10: transfer between a memory and a peripheral, peripheral flow control&lt;br&gt;11: reserved. A configuration error interrupt is reported if the reserved value is configured." range="3:2" value="0x0" property="RW"/>
				<Member name="itc_en" description="Linked list node transfer completion interrupt enable. This bit is used to configure whether to trigger a linked list node transfer completion interrupt after the current linked list node transfer is complete.&lt;br&gt;0: A linked list node transfer completion interrupt is not triggered after the current linked list node transfer is complete.&lt;br&gt;1: A linked list transfer completion interrupt is triggered after the current linked list node transfer is complete, but a linked list node transfer completion interrupt will not be triggered when the last linked list node transfer is complete.&lt;br&gt;Note: A channel transfer completion interrupt is reported when all linked list node transfers are complete no matter whether this bit is set to 0 or 1." range="1" value="0x0" property="RW"/>
				<Member name="ch_en" description="Current channel enable&lt;br&gt;Running status of the current channel (when this register is written)&lt;br&gt;0: disabled/reset&lt;br&gt;1: enabled&lt;br&gt;Status of the current channel (when this register is read)&lt;br&gt;0: The current channel stops running.&lt;br&gt;1: The current channel is running (The current channel is always enabled when the linked list transfer is enabled)." range="0" value="0x0" property="RW"/>
				<Register offset="0x81c"/>
				<Register offset="0x85c"/>
				<Register offset="0x89c"/>
				<Register offset="0x8dc"/>
				<Register offset="0x91c"/>
				<Register offset="0x95c"/>
				<Register offset="0x99c"/>
				<Register offset="0x9dc"/>
				<Register offset="0xa1c"/>
				<Register offset="0xa5c"/>
				<Register offset="0xa9c"/>
				<Register offset="0xadc"/>
				<Register offset="0xb1c"/>
				<Register offset="0xb5c"/>
				<Register offset="0xb9c"/>
				<Register offset="0xbdc"/>
			</RegisterGroup>
			<RegisterGroup name="CX_AXI_CONF" description="an AXI special operation configuration register of channel X." value="0x00000000" startoffset="0x0820+0x40*cn">
				<Member name="reserved" description="Reserved" range="31:24" value="0x00" property="-"/>
				<Member name="awcache" description="Cache type of the AXI bus write command, compliant with the AXI bus protocol" range="23:20" value="0x0" property="RW"/>
				<Member name="awprot" description="Protection type of the AXI bus write command, compliant with the AXI bus protocol" range="19:17" value="0x0" property="RW"/>
				<Member name="awuser" description="Write sideband information of the ARM CPU ACP interface&lt;br&gt;Bit[4:1]: inner attribute bits&lt;br&gt;0000: strongly-ordered&lt;br&gt;0001: device&lt;br&gt;0011: normal memory non-cacheable&lt;br&gt;0110: write-through&lt;br&gt;0111: write-back no write allocate&lt;br&gt;1111: write-back write allocate&lt;br&gt;Bit[0]: shared bit" range="16:12" value="0x00" property="RW"/>
				<Member name="arcache" description="Cache type of the AXI bus read command, compliant with the AXI bus protocol" range="11:8" value="0x0" property="RW"/>
				<Member name="arprot" description="Protection type of the AXI bus read command, compliant with the AXI bus protocol" range="7:5" value="0x0" property="RW"/>
				<Member name="aruser" description="Read sideband information of the ARM CPU ACP interface&lt;br&gt;Bit[4:1]: inner attribute bits&lt;br&gt;0000: strongly-ordered&lt;br&gt;0001: device&lt;br&gt;0011: normal memory non-cacheable&lt;br&gt;0110: write-through&lt;br&gt;0111: write-back no write allocate&lt;br&gt;1111: write-back write allocate&lt;br&gt;Bit[0]: shared bit" range="4:0" value="0x00" property="RW"/>
				<Register offset="0x820"/>
				<Register offset="0x860"/>
				<Register offset="0x8a0"/>
				<Register offset="0x8e0"/>
				<Register offset="0x920"/>
				<Register offset="0x960"/>
				<Register offset="0x9a0"/>
				<Register offset="0x9e0"/>
				<Register offset="0xa20"/>
				<Register offset="0xa60"/>
				<Register offset="0xaa0"/>
				<Register offset="0xae0"/>
				<Register offset="0xb20"/>
				<Register offset="0xb60"/>
				<Register offset="0xba0"/>
				<Register offset="0xbe0"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Timer" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8002000"/>
			<Module baseAddress="0xF8A29000"/>
			<Module baseAddress="0xF8A2A000"/>
			<Module baseAddress="0xF8A2B000"/>
			<Module baseAddress="0xF8A81000"/>
			<Module baseAddress="0xF8A82000"/>
			<Module baseAddress="0xF8A83000"/>
			<RegisterGroup name="TIMER0_LOAD" description="an initial count value register. It is used to set the initial count value of a timer. Each timer (timer 0–timer D) has one such register.When a timer is in periodic mode and the count value decreases to 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is directly written to TIMERx_LOAD, the value of the current counter is changed to the written value at the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer remains.If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter is changed to the written value of TIMERx_LOAD at the next rising edge. From then on, each time the counter decreases to 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, the written value of TIMERx_BGLOAD is returned when TIMERx_LOAD is read.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="timer0_load" description="Initial count value of timer 0" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_LOAD" description="an initial count value register. It is used to set the initial count value of a timer. Each timer (timer 0–timer D) has one such register.When a timer is in periodic mode and the count value decreases to 0, the value of TIMERx_LOAD is reloaded to the counter. When a value is directly written to TIMERx_LOAD, the value of the current counter is changed to the written value at the next rising edge of the TIMCLK enabled by TIMCLKENx.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The minimum valid value written to TIMERx_LOAD is 1.&lt;/li&gt;&lt;li&gt;When 0 is written to TIMERx_LOAD, the dual-timer submodule immediately generates an interrupt.When a value is written to TIMERx_BGLOAD, the value of TIMERx_LOAD is overwritten, but the current value of the timer remains.If values are written to TIMERx_BGLOAD and TIMERx_LOAD before the rising edge of TIMCLK enabled by TIMCLKENx is reached, the value of the counter is changed to the written value of TIMERx_LOAD at the next rising edge. From then on, each time the counter decreases to 0, the last value written to TIMERx_BGLOAD or TIMERx_LOAD is reloaded.After TIMERx_BGLOAD and TIMERx_LOAD are written twice respectively, the written value of TIMERx_BGLOAD is returned when TIMERx_LOAD is read.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x020">
				<Member name="timer1_load" description="Initial count value of timer 1" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_VALUE" description="a current count value register. It provides the current value of the counter that is counting down.Each timer (timer 0–timer D) has one such register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newly loaded value of the counter in the PCLK domain without waiting for the next clock edge of the TIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bit mode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x004">
				<Member name="timer0_value" description="Current count value of timer 0 that is counting down" range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_VALUE" description="a current count value register. It provides the current value of the counter that is counting down.Each timer (timer 0–timer D) has one such register.After a value is written to TIMERx_LOAD, TIMERx_VALUE immediately reflects the newly loaded value of the counter in the PCLK domain without waiting for the next clock edge of the TIMCLK enabled by TIMCLKENx.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When a timer is in 16-bit mode, the upper 16 bits of the 32-bit TIMERx_VALUE are not automatically set to 0. If TIMERx_LOAD is never written after the timer is switched from 32-bit mode to 16-bit mode, the upper 16 bits of TIMERx_VALUE may be non-zero values." value="0xFFFFFFFF" startoffset="0x024">
				<Member name="timer0_value" description="Current count value of timer 1 that is counting down" range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_CONTROL" description="a timer control register. Each timer (timer 0–timer D) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 and TIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this value is used, 8-level prescaling is considered. That is, the clock frequency of the timer is divided by 256." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode&lt;br&gt;0: periodic mode or free-running mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_CONTROL" description="a timer control register. Each timer (timer 0–timer D) has one such register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;When the periodic mode is selected, TIMERx_CONTROL[timermode] must be set to 1 and TIMERx_CONTROL[oneshot] must be set to 0." value="0x00000020" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="timeren" description="Timer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="timermode" description="Timer count mode&lt;br&gt;0: free-running mode&lt;br&gt;1: periodic mode" range="6" value="0x0" property="RW"/>
				<Member name="intenable" description="TIMERx_RIS interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="4" value="0x0" property="-"/>
				<Member name="timerpre" description="Timer prescaling divider&lt;br&gt;00: no prescaling. That is, the clock frequency of the timer is divided by 1.&lt;br&gt;01: 4-level prescaling. That is, the clock frequency of the timer is divided by 16.&lt;br&gt;10: 8-level prescaling. That is, the clock frequency of the timer is divided by 256.&lt;br&gt;11: undefined. If this value is used, the prescaling divider is 10." range="3:2" value="0x0" property="RW"/>
				<Member name="timersize" description="Counter select&lt;br&gt;0: 16-bit counter&lt;br&gt;1: 32-bit counter" range="1" value="0x0" property="RW"/>
				<Member name="oneshot" description="Count mode&lt;br&gt;0: periodic mode&lt;br&gt;1: one-shot mode" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_INTCLR" description="an interrupt clear register. Writing any value to this register clears the interrupt of the counter. Each timer (timer 0–timer D) has one such register.&lt;B&gt;CAUTION&lt;/B&gt;This register is write-only. Writing any value to this register clears the timer interrupt. No written value is recorded in this register and no default reset value is defined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00C">
				<Member name="timer0_intclr" description="Writing to this register clears the output interrupts of timer 0." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_INTCLR" description="an interrupt clear register. Writing any value to this register clears the interrupt of the counter. Each timer (timer 0–timer D) has one such register.&lt;B&gt;CAUTION&lt;/B&gt;This register is write-only. Writing any value to this register clears the timer interrupt. No written value is recorded in this register and no default reset value is defined.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="timer1_intclr" description="Writing to this register clears the output interrupts of timer 1." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_RIS" description="a raw interrupt register. Each timer (timer 0–timer D) has one such register." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0ris" description="Raw interrupt status of timer 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_RIS" description="a raw interrupt register. Each timer (timer 0–timer D) has one such register." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved&lt;br&gt;Writing to this field has no effect and reading this field returns 0." range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1ris" description="Raw interrupt status of timer 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_MIS" description="a masked interrupt register. Each timer (timer 0–timer D) has one such register." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="timer0mis" description="Masked interrupt status of timer 0&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_MIS" description="a masked interrupt register. Each timer (timer 0–timer D) has one such register." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="timer1mis" description="Masked interrupt status of timer 1&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="0" value="0x0" property="RO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER0_BGLOAD" description="an initial count value register in periodic mode. Each timer (timer 0–timer D) has one such register.This register contains the initial count value of the timer. In periodic mode, this register is used to reload the initial count value when the count value of the timer decreases to 0.This register provides another way for accessing TIMERx_LOAD. After a value is written to TIMERx_BGLOAD, the timer, however, does not count starting from the new written value immediately." value="0x00000000" startoffset="0x018">
				<Member name="timer0bgload" description="Initial count value of timer 0&lt;br&gt;Note: This register differs from TIMER0_LOAD. For details, see the description of TIMERx_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="TIMER1_BGLOAD" description="an initial count value register in periodic mode. Each timer (timer 0–timer D) has one such register.This register contains the initial count value of the timer. In periodic mode, this register is used to reload the initial count value when the count value of the timer decreases to 0.This register provides another way for accessing TIMERx_LOAD. After a value is written to TIMERx_BGLOAD, the timer, however, does not count starting from the new written value immediately." value="0x00000000" startoffset="0x038">
				<Member name="timer1bgload" description="Initial count value of timer 1&lt;br&gt;Note: This register differs from TIMER1_LOAD. For details, see the description of TIMERx_LOAD." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="DMA" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF840F800"/>
			<RegisterGroup name="DMAC_INT_STAT" description="an interrupt status register. It shows the masked DMAC interrupt status. If certain bits of DMAC_INT_TC_STAT and DMAC_INT_ERR_STAT are masked at the same time, the corresponding bit of DMAC_INT_STAT is also masked. Each bit of DMAC_INT_STAT maps to one DMAC channel. When a bit is 1, an interrupt request is generated in the corresponding channel and the interrupt request may be an error interrupt or a transfer completion interrupt." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_stat" description="Masked interrupt status of each DMA channel. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated. The interrupt request may be an error interrupt or a transfer completion interrupt." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_STAT" description="a transfer completion interrupt status register. It shows the status of the masked transfer completion interrupts. The corresponding mask bit is DMAC_CX_CONFIG[itc], where X is the channel number ranging from 0 to 3. This register must work with the DMAC_INT_STAT register." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_tc_stat" description="Masked transfer completion interrupt status. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_TC_CLR" description="a transfer completion interrupt clear register. It is used to clear transfer completion interrupts." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_tc_clr" description="Transfer completion interrupt clear. Bit[3:0] map to channels 3–0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3:0" value="0x0" property="WO"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_STAT" description="an error interrupt status register. It shows the masked error interrupt status. The corresponding mask bit is DMAC_CX_CONFIG[ie]." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_err_stat" description="Masked error interrupt status. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_INT_ERR_CLR" description="an error interrupt clear register. It is used to clear error interrupts." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="int_err_clr" description="Error interrupt clear. Bit[3:0] map to channels 3–0.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3:0" value="0x0" property="WO"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_TC_STATUS" description="a raw transfer completion interrupt status register. It shows the status of the raw transfer completion interrupt of each channel." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="raw_int_tc_stat" description="Raw transfer completion interrupt status. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No transfer completion interrupt is generated.&lt;br&gt;1: A transfer completion interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_RAW_INT_ERR_STATUS" description="a raw error interrupt status register. It shows the status of the raw error interrupt of each channel." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="raw_int_err_stat" description="Raw error interrupt status of each channel. Bit[3:0] map to channels 3–0.&lt;br&gt;0: No error interrupt is generated.&lt;br&gt;1: An error interrupt is generated." range="3:0" value="0x0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_ENBLD_CHNS" description="a channel enable register that shows the enabled channels.If a bit of DMAC_ENBLD_CHNS is 1, the corresponding channel is enabled. An enable bit in the DMAC_CX_CONFIG register determines whether a corresponding channel is enabled. If the DMA transfer over a channel is complete, the corresponding bit in the DMAC_ENBLD_CHNS register is cleared." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="enabled_channels" description="Channel enable. Bit[3:0] map to channels 3–0.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3:0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_BREQ" description="a burst request register for software. It is used for the software to control whether to generate a DMA burst request.Reading this register queries the device that is requesting the DMA burst transfer. This register and any peripheral each can generate a DMA request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;You are advised not to use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_breq" description="Whether to generate DMA burst requests by the software&lt;br&gt;For details about the request corresponding to each bit, see Table 3-92.&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not send a DMA burst request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a DMA burst transfer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_SREQ" description="a DMA single request register for software. It is used for the software to control whether to generate a DMA single transfer request.Reading this register queries the device that is requesting the DMA single transfer. This register and any of the 16 DMA request input signals of the DMAC each can generate a DMA request.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;You are advised not to use a software DMA request and a hardware DMA request at the same time." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_sreq" description="Whether to generate a DMA single transfer request by the software&lt;br&gt;For details about the request corresponding to each bit, see Table 3-92.&lt;br&gt;When this register is written:&lt;br&gt;0: no effect&lt;br&gt;1: A DMA single transfer request is generated. When the transfer is complete, the corresponding bit is cleared.&lt;br&gt;When this register is read:&lt;br&gt;0: The peripheral corresponding to the request signal DMACBREQ[15:0] does not send a DMA single request.&lt;br&gt;1: The peripheral corresponding to the request signal DMACBREQ[15:0] is requesting a single DMA transfer." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LBREQ" description="a software last burst request register. It is used for the software to control whether to generate a DMA last burst transfer request." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_lbreq" description="Whether to generate a DMA last burst transfer request by the software&lt;br&gt;For details about the request corresponding to each bit, see Table 3-92.&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last burst transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" value="0x0000" property="WO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SOFT_LSREQ" description="a software last single request register. It is used for the software to control whether to generate a DMA last single transfer request." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="soft_lsreq" description="Whether to generate a DMA last single transfer request by the software&lt;br&gt;For details about the request corresponding to each bit, see Table 3-92.&lt;br&gt;0: no effect&lt;br&gt;1: A DMA last single transfer request is generated. When the transfer is complete, the corresponding bit is cleared." range="15:0" value="0x0000" property="WO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CONFIG" description="a configuration register for configuring the DMAC. You can change the endianness mode of the two master interfaces of the DMAC by writing to m1 (bit[1]) and m2 (bit[2]) of this register. After reset, the two master interfaces are set to little endian mode.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The two master interfaces work in little endian mode." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000" property="-"/>
				<Member name="m2" description="Endianness mode of master 2&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="2" value="0x0" property="RW"/>
				<Member name="m1" description="Endianness mode of master 1&lt;br&gt;0: little endian mode&lt;br&gt;1: big endian mode" range="1" value="0x0" property="RW"/>
				<Member name="e" description="DMAC enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_SYNC" description="a synchronization register. It is used to enable or disable the synchronization logic provided for DMA request signals." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="dmac_sync" description="Sync logic enable for DMA request signals of the corresponding peripheral&lt;br&gt;For details about the request corresponding to each bit, see Table 3-92.&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_SRC_ADDR" description="a source address register. It shows the source addresses (sorted by byte) of the data to be transmitted.Its offset address is 0x100+X*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.Before a channel is enabled, its corresponding register must be programmed by software. After the channel is enabled, the register is updated in any of the following cases:&lt;ul&gt;&lt;li&gt;The source address is incremented.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.If a channel is active, no valid information can be obtained when this register is read. This is because that after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel stops data transfer. At this time, the read value is the last source address read by the DMAC.The source and destination addresses must be aligned with the transfer widths of the source and destination devices.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x100+X*0x20">
				<Member name="src_addr" description="DMA source address" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x100"/>
				<Register offset="0x120"/>
				<Register offset="0x140"/>
				<Register offset="0x160"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_DEST_ADDR" description="a destination address register. Its offset address is 0x104+X*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.This register contains the destination address (sorted by byte) of the data to be transferred. Before a channel is enabled, its corresponding register must be programmed by software. After the channel is enabled, the register is updated in any of the following cases:&lt;ul&gt;&lt;li&gt;The destination address is incremented.&lt;/li&gt;&lt;li&gt;A complete data block is transferred and then loaded from LLI nodes.If a channel is active, no valid information can be obtained when this register is read. This is because that after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel stops data transfer. At this time, the read value is the last destination address written by the DMAC.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x104+X*0x20">
				<Member name="dest_addr" description="DMA destination address" range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x104"/>
				<Register offset="0x124"/>
				<Register offset="0x144"/>
				<Register offset="0x164"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CXLLI" description="an LLI register. Its offset address is 0x108+X*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.The data structure of the DMAC LLI node is as follows:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;DMAC_CX_SRC_ADDR specifies the start address of the source deviceDMAC_CX_DEST_ADDR specifies the start address of the destination device.&lt;/li&gt;&lt;li&gt;DMAC_CXLLI specifies the address of the next nodeDMAC_CX_CONTROL specifies the master, data width, burst size, address increment, and transfer size of the source device and destination device.Structure of the linked list for the DMAC&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;The LLI field value must be less than or equal to 0xFFFF_FFF0. Otherwise, the address is wrapped around to 0x0000_0000 during a 4-word burst transfer. As a result, the data structure of LLI nodes cannot be stored in a consecutive address area.If the LLI field is set to 0, the current node is at the end of the linked list. In this case, the corresponding channel is disabled after data blocks corresponding to the current node are transferred." value="0x00000000" startoffset="0x108+X*0x20">
				<Member name="lli" description="LLI. Bit[31:2] in the next LLI node address and the address bit[1:0] are set to 0. A linked list address must be 4-byte aligned." range="31:2" value="0x00000000" property="RW"/>
				<Member name="reserved" description="Reserved. This bit value must be set to 0 during write operations and masked during read operations." range="1" value="0x0" property="RW"/>
				<Member name="lm" description="Master for loading the next LLI node&lt;br&gt;0: master 1&lt;br&gt;1: master 2" range="0" value="0x0" property="RW"/>
				<Register offset="0x108"/>
				<Register offset="0x128"/>
				<Register offset="0x148"/>
				<Register offset="0x168"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONTROL" description="a channel control register. Its offset address is 0x10C+I*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.This register contains the control information about the DMA channels, such as the transfer size, burst size, and transfer bit width.Before a channel is enabled, its corresponding register must be programmed by software. After the channel is enabled, the register is updated when being loaded from a linked list node after a complete data block is transferred.If a channel is active, no valid information can be obtained when this register is read. This is because after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel stops data transfer." value="0x00000000" startoffset="0x10C+X*0x20">
				<Member name="i" description="Transfer completion interrupt enable&lt;br&gt;This bit determines whether the current LLI node triggers a transfer completion interrupt.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="31" value="0x0" property="RW"/>
				<Member name="prot" description="HPROT[2:0] access protection signal transmitted by the master" range="30:28" value="0x0" property="RW"/>
				<Member name="di" description="Destination address increment&lt;br&gt;0: The destination address is not incremented.&lt;br&gt;1: The destination address is incremented each time a data segment is transferred.&lt;br&gt;If the destination device is a peripheral, the destination address is not incremented. If the destination device is a memory, the destination address is incremented." range="27" value="0x0" property="RW"/>
				<Member name="si" description="Source address increment&lt;br&gt;0: The source address is not incremented.&lt;br&gt;1: The source address is incremented each time a data segment is transferred.&lt;br&gt;If the source device is a peripheral, the source address is not incremented. If the source device is a memory, the source address is incremented." range="26" value="0x0" property="RW"/>
				<Member name="d" description="Master for accessing the destination device" range="25" value="0x0" property="RW"/>
				<Member name="s" description="Master for accessing the source device" range="24" value="0x0" property="RW"/>
				<Member name="dwidth" description="Transfer bit width of the destination device&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For details about the mapping between the value of DWidth and the bit width, see Table 3-95." range="23:21" value="0x0" property="RW"/>
				<Member name="swidth" description="Transfer bit width of the source device&lt;br&gt;The transfer bit width is invalid if it is greater than the bit width of the master.&lt;br&gt;The data widths of the destination and source devices can be different. The hardware automatically packs and unpacks the data.&lt;br&gt;For details about the mapping between the value of SWidth and the bit width, see Table 3-95." range="20:18" value="0x0" property="RW"/>
				<Member name="dbsize" description="Burst size of the destination device, indicating the number of data segments to be transferred by the destination device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid&lt;br&gt;It must be set to a burst size supported by the destination device. If the destination device is a memory, set it to the storage area size beyond the storage address boundary.&lt;br&gt;For details about the mapping between the value of DBSize and the transfer size, see Table 3-94." range="17:15" value="0x0" property="RW"/>
				<Member name="sbsize" description="Burst size of the source device, indicating the number of data segments to be transferred by the source device in a burst transfer, that is, the number of transferred data segments when DMACCxBREQ is valid&lt;br&gt;It must be set to a burst size supported by the source device. If the source device is a memory, set it to the storage area size beyond the storage address boundary.&lt;br&gt;For details about the mapping between the value of SBSize and the transfer size, see table Table 3-95." range="14:12" value="0x0" property="RW"/>
				<Member name="transfersize" description="The DMA transfer size can be configured by writing to this register only when the DMAC is a flow controller. This field indicates the amount of data to be transferred by the source device.&lt;br&gt;When this register is read, the amount of data transferred through the bus connected to the destination device is obtained.&lt;br&gt;If a channel is active, no valid information can be obtained when this register is read. This is because that after software obtains the register value, the value has changed during data transfer. Therefore, this register is read after the channel is enabled and data transfer stops." range="11:0" value="0x000" property="RW"/>
				<Register offset="0x10c"/>
				<Register offset="0x12c"/>
				<Register offset="0x14c"/>
				<Register offset="0x16c"/>
			</RegisterGroup>
			<RegisterGroup name="DMAC_CX_CONFIG" description="a channel configuration register. Its offset address is 0x110+X*0x20. X ranges from 0 to 3, corresponding to DMA channels 0 to 3.This register is not updated when a new linked list node is loaded." value="0x00000000" startoffset="0x110+X*0x20">
				<Member name="reserved" description="Reserved&lt;br&gt;This bit must be set to 0 during write operations and masked during read operations." range="31:19" value="0x0000" property="-"/>
				<Member name="h" description="Halt bit&lt;br&gt;0: The DMA request is allowed.&lt;br&gt;1: The subsequent DMA requests are ignored and data in the channel FIFO is completely transmitted.&lt;br&gt;This bit can work with the Active bit and the Channel Enable bit to disable a DMA channel without data loss." range="18" value="0x0" property="RW"/>
				<Member name="a" description="Active bit&lt;br&gt;0: There is no data in the channel FIFO.&lt;br&gt;1: There is data in the channel FIFO.&lt;br&gt;This bit can work with the Halt bit and the Channel Enable bit to disable a DMA channel without data loss." range="17" value="0x0" property="RO"/>
				<Member name="l" description="Lock bit&lt;br&gt;0: Disable lock transfer on the bus.&lt;br&gt;1: Enable lock transfer on the bus." range="16" value="0x0" property="RW"/>
				<Member name="itc" description="Transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="15" value="0x0" property="RW"/>
				<Member name="ie" description="Transfer error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="flow_cntrl" description="Flow control and transfer type&lt;br&gt;This field specifies the flow controller and transfer type. The flow controller can be the DMAC, source device, or destination device.&lt;br&gt;The transfer type can be memory to peripheral, peripheral to memory, peripheral to peripheral, or memory to memory. For details, see Table 3-97." range="13:11" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved&lt;br&gt;This bit must be set to 0 during write operations and masked during read operations." range="10" value="0x0" property="-"/>
				<Member name="dest_peripheral" description="Destination device&lt;br&gt;The field is used to select a peripheral request signal as the request signal for the DMA destination device of the channel.&lt;br&gt;If the destination device for DMA transfer is a memory, this field is ignored." range="9:6" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved&lt;br&gt;This bit must be set to 0 during write operations and masked during read operations." range="5" value="0x0" property="-"/>
				<Member name="src_peripheral" description="Source device&lt;br&gt;This field is used to select a peripheral request signal as the request signal for the DMA source device of the channel.&lt;br&gt;If the source device for DMA transfer is a memory, this field is ignored." range="4:1" value="0x0" property="RW"/>
				<Member name="e" description="Channel enable&lt;br&gt;Reading this field obtains the current channel status.&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;Clearing this bit can disable a channel. When this bit is cleared, the current bus transfer continues until the data transfer is complete. Then, the channel is disabled and the remaining data in the FIFO is lost. When the last LLI node is transferred or an error occurs during transfer, the channel is also disabled and this bit is cleared. If you want to disable a channel without data loss, the Halt bit must be set to 1 so that the subsequent DMA requests are ignored by the channel. After this, the Active bit must be polled until its value becomes 0, indicating that there is no data in the channel FIFO. At this time, the Enable bit can be cleared.&lt;br&gt;To enable a channel by setting this bit to 1, you must reinitialize the channel. If a channel is enabled by setting this bit to 1 only, unexpected results may occur." range="0" value="0x0" property="RW"/>
				<Register offset="0x110"/>
				<Register offset="0x130"/>
				<Register offset="0x150"/>
				<Register offset="0x170"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="Watchdog" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A2C000"/>
			<Module baseAddress="0xF8A2D000"/>
			<Module baseAddress="0xF8A2E000"/>
			<RegisterGroup name="WDG_LOAD" description="an initial count value register. It is used to configure the initial count value for the internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0000">
				<Member name="wdg_load" description="Initial count value" range="31:0" value="0xFFFFFFFF" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_VALUE" description="a current count value register. It is used to read the current count value of the internal counter of the watchdog." value="0xFFFFFFFF" startoffset="0x0004">
				<Member name="wdogvalue" description="Current count value of the watchdog counter" range="31:0" value="0xFFFFFFFF" property="RO"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_CONTROL" description="a control register. It is used to enable or disable the watchdog and control the interrupt and reset functions." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="resen" description="Output enable of the watchdog reset signal&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="inten" description="Output enable of the watchdog interrupt signal&lt;br&gt;0: The counter stops counting, the current count value remains unchanged, and the watchdog is disabled.&lt;br&gt;1: Both the counter and the interrupt are enabled. In addition, the watchdog is enabled." range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_INTCLR" description="an interrupt clear register. It is used to clear watchdog interrupts so that the watchdog can reload an initial value for counting. This register is write-only. Writing any value to this register clears the watchdog interrupts. No written value is recorded in this register and no default reset value is defined." value="0x00000000" startoffset="0x000C">
				<Member name="wdg_intclr" description="Writing any value to this register clears the watchdog interrupts and enables the watchdog to reload an initial count value from WDG_LOAD to restart counting." range="31:0" value="0x00000000" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_RIS" description="a raw interrupt register. It shows the raw interrupt status of the watchdog." value="0x00000000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="wdogris" description="Raw watchdog interrupt status. When the count value decreases to 0, this bit is set to 1.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_MIS" description="a masked interrupt register. It shows the masked interrupt status of the watchdog." value="0x00000000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="wdogmis" description="Masked watchdog interrupt status&lt;br&gt;0: No interrupt is generated or the interrupt is masked.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="WDG_LOCK" description="a lock register. It is used to control the write and read permission for the watchdog registers." value="0x00000000" startoffset="0x0C00">
				<Member name="wdg_lock" description="Writing 0x1ACC_E551 to this register enables the write permission for all watchdog registers.&lt;br&gt;Writing any value except 0x1ACC_E551 disables the write permission for all watchdog registers.&lt;br&gt;Reading this register returns the lock status but not the value written to this register.&lt;br&gt;0x0000_0000: The write access is allowed (unlocked).&lt;br&gt;0x0000_0001: The write access is not allowed (locked)." range="31:0" value="0x00000000" property="RW"/>
				<Register offset="0x0C00"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="GPIO" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B21000"/>
			<Module baseAddress="0xF8B22000"/>
			<Module baseAddress="0xF8B23000"/>
			<Module baseAddress="0xF8B24000"/>
			<Module baseAddress="0xF8B25000"/>
			<Module baseAddress="0xF8B26000"/>
			<Module baseAddress="0xF8B27000"/>
			<Module baseAddress="0xF8B28000"/>
			<Module baseAddress="0xF8B29000"/>
			<Module baseAddress="0xF8B29000"/>
			<Module baseAddress="0xF8B2A000"/>
			<Module baseAddress="0xF8B2B000"/>
			<Module baseAddress="0xF8B2C000"/>
			<Module baseAddress="0xF8B2D000"/>
			<Module baseAddress="0xF8B2E000"/>
			<Module baseAddress="0xF8004000"/>
			<Module baseAddress="0xF8009000"/>
			<RegisterGroup name="GPIO_DATA" description="a GPIO data register. It is used to buffer the input or output data.When the corresponding bit of GPIO_DIR is configured as output, the values written to GPIO_DATA are output to the corresponding pin (ensure that the configuration of pin multiplexing is correct). If the bit is configured as input, the value of the corresponding input pin is read.&lt;B&gt;CAUTION&lt;/B&gt;When the corresponding bits of GPIO_DIR are set to inputs, the pin values are returned if the read operation is valid. When the corresponding bits are set to outputs, the written values are returned if the read operation is valid.The GPIO_DATA register masks the read and write operations on bits by using PADDR[9:2]. This register corresponds to 256 address spaces. PADDR[9:2] correspond to GPIO_DATA[7:0]. When a PADDR bit is high, the corresponding bit in GPIO_DATA can be read or written; when the corresponding bit is low, the read or write operation is not allowed. For example:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;If the address is 0x3FC (0b11_1111_1100), operations on all the eight bits of GPIO_DATA[7:0] are valid.&lt;/li&gt;&lt;li&gt;If the address is 0x200 (0b10_0000_0000), the operation on only GPIO_DATA[7] is valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x000" endoffset="0x3FC">
				<Member name="gpio_data" description="GPIO input data when the GPIO is configured as input or GPIO output data when the GPIO is configured as output&lt;br&gt;Each bit can be separately controlled. This register works with GPIO_DIR." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0"/>
				<Register offset="0x4"/>
				<Register offset="0x8"/>
				<Register offset="0xc"/>
				<Register offset="0x10"/>
				<Register offset="0x14"/>
				<Register offset="0x18"/>
				<Register offset="0x1c"/>
				<Register offset="0x20"/>
				<Register offset="0x24"/>
				<Register offset="0x28"/>
				<Register offset="0x2c"/>
				<Register offset="0x30"/>
				<Register offset="0x34"/>
				<Register offset="0x38"/>
				<Register offset="0x3c"/>
				<Register offset="0x40"/>
				<Register offset="0x44"/>
				<Register offset="0x48"/>
				<Register offset="0x4c"/>
				<Register offset="0x50"/>
				<Register offset="0x54"/>
				<Register offset="0x58"/>
				<Register offset="0x5c"/>
				<Register offset="0x60"/>
				<Register offset="0x64"/>
				<Register offset="0x68"/>
				<Register offset="0x6c"/>
				<Register offset="0x70"/>
				<Register offset="0x74"/>
				<Register offset="0x78"/>
				<Register offset="0x7c"/>
				<Register offset="0x80"/>
				<Register offset="0x84"/>
				<Register offset="0x88"/>
				<Register offset="0x8c"/>
				<Register offset="0x90"/>
				<Register offset="0x94"/>
				<Register offset="0x98"/>
				<Register offset="0x9c"/>
				<Register offset="0xa0"/>
				<Register offset="0xa4"/>
				<Register offset="0xa8"/>
				<Register offset="0xac"/>
				<Register offset="0xb0"/>
				<Register offset="0xb4"/>
				<Register offset="0xb8"/>
				<Register offset="0xbc"/>
				<Register offset="0xc0"/>
				<Register offset="0xc4"/>
				<Register offset="0xc8"/>
				<Register offset="0xcc"/>
				<Register offset="0xd0"/>
				<Register offset="0xd4"/>
				<Register offset="0xd8"/>
				<Register offset="0xdc"/>
				<Register offset="0xe0"/>
				<Register offset="0xe4"/>
				<Register offset="0xe8"/>
				<Register offset="0xec"/>
				<Register offset="0xf0"/>
				<Register offset="0xf4"/>
				<Register offset="0xf8"/>
				<Register offset="0xfc"/>
				<Register offset="0x100"/>
				<Register offset="0x104"/>
				<Register offset="0x108"/>
				<Register offset="0x10c"/>
				<Register offset="0x110"/>
				<Register offset="0x114"/>
				<Register offset="0x118"/>
				<Register offset="0x11c"/>
				<Register offset="0x120"/>
				<Register offset="0x124"/>
				<Register offset="0x128"/>
				<Register offset="0x12c"/>
				<Register offset="0x130"/>
				<Register offset="0x134"/>
				<Register offset="0x138"/>
				<Register offset="0x13c"/>
				<Register offset="0x140"/>
				<Register offset="0x144"/>
				<Register offset="0x148"/>
				<Register offset="0x14c"/>
				<Register offset="0x150"/>
				<Register offset="0x154"/>
				<Register offset="0x158"/>
				<Register offset="0x15c"/>
				<Register offset="0x160"/>
				<Register offset="0x164"/>
				<Register offset="0x168"/>
				<Register offset="0x16c"/>
				<Register offset="0x170"/>
				<Register offset="0x174"/>
				<Register offset="0x178"/>
				<Register offset="0x17c"/>
				<Register offset="0x180"/>
				<Register offset="0x184"/>
				<Register offset="0x188"/>
				<Register offset="0x18c"/>
				<Register offset="0x190"/>
				<Register offset="0x194"/>
				<Register offset="0x198"/>
				<Register offset="0x19c"/>
				<Register offset="0x1a0"/>
				<Register offset="0x1a4"/>
				<Register offset="0x1a8"/>
				<Register offset="0x1ac"/>
				<Register offset="0x1b0"/>
				<Register offset="0x1b4"/>
				<Register offset="0x1b8"/>
				<Register offset="0x1bc"/>
				<Register offset="0x1c0"/>
				<Register offset="0x1c4"/>
				<Register offset="0x1c8"/>
				<Register offset="0x1cc"/>
				<Register offset="0x1d0"/>
				<Register offset="0x1d4"/>
				<Register offset="0x1d8"/>
				<Register offset="0x1dc"/>
				<Register offset="0x1e0"/>
				<Register offset="0x1e4"/>
				<Register offset="0x1e8"/>
				<Register offset="0x1ec"/>
				<Register offset="0x1f0"/>
				<Register offset="0x1f4"/>
				<Register offset="0x1f8"/>
				<Register offset="0x1fc"/>
				<Register offset="0x200"/>
				<Register offset="0x204"/>
				<Register offset="0x208"/>
				<Register offset="0x20c"/>
				<Register offset="0x210"/>
				<Register offset="0x214"/>
				<Register offset="0x218"/>
				<Register offset="0x21c"/>
				<Register offset="0x220"/>
				<Register offset="0x224"/>
				<Register offset="0x228"/>
				<Register offset="0x22c"/>
				<Register offset="0x230"/>
				<Register offset="0x234"/>
				<Register offset="0x238"/>
				<Register offset="0x23c"/>
				<Register offset="0x240"/>
				<Register offset="0x244"/>
				<Register offset="0x248"/>
				<Register offset="0x24c"/>
				<Register offset="0x250"/>
				<Register offset="0x254"/>
				<Register offset="0x258"/>
				<Register offset="0x25c"/>
				<Register offset="0x260"/>
				<Register offset="0x264"/>
				<Register offset="0x268"/>
				<Register offset="0x26c"/>
				<Register offset="0x270"/>
				<Register offset="0x274"/>
				<Register offset="0x278"/>
				<Register offset="0x27c"/>
				<Register offset="0x280"/>
				<Register offset="0x284"/>
				<Register offset="0x288"/>
				<Register offset="0x28c"/>
				<Register offset="0x290"/>
				<Register offset="0x294"/>
				<Register offset="0x298"/>
				<Register offset="0x29c"/>
				<Register offset="0x2a0"/>
				<Register offset="0x2a4"/>
				<Register offset="0x2a8"/>
				<Register offset="0x2ac"/>
				<Register offset="0x2b0"/>
				<Register offset="0x2b4"/>
				<Register offset="0x2b8"/>
				<Register offset="0x2bc"/>
				<Register offset="0x2c0"/>
				<Register offset="0x2c4"/>
				<Register offset="0x2c8"/>
				<Register offset="0x2cc"/>
				<Register offset="0x2d0"/>
				<Register offset="0x2d4"/>
				<Register offset="0x2d8"/>
				<Register offset="0x2dc"/>
				<Register offset="0x2e0"/>
				<Register offset="0x2e4"/>
				<Register offset="0x2e8"/>
				<Register offset="0x2ec"/>
				<Register offset="0x2f0"/>
				<Register offset="0x2f4"/>
				<Register offset="0x2f8"/>
				<Register offset="0x2fc"/>
				<Register offset="0x300"/>
				<Register offset="0x304"/>
				<Register offset="0x308"/>
				<Register offset="0x30c"/>
				<Register offset="0x310"/>
				<Register offset="0x314"/>
				<Register offset="0x318"/>
				<Register offset="0x31c"/>
				<Register offset="0x320"/>
				<Register offset="0x324"/>
				<Register offset="0x328"/>
				<Register offset="0x32c"/>
				<Register offset="0x330"/>
				<Register offset="0x334"/>
				<Register offset="0x338"/>
				<Register offset="0x33c"/>
				<Register offset="0x340"/>
				<Register offset="0x344"/>
				<Register offset="0x348"/>
				<Register offset="0x34c"/>
				<Register offset="0x350"/>
				<Register offset="0x354"/>
				<Register offset="0x358"/>
				<Register offset="0x35c"/>
				<Register offset="0x360"/>
				<Register offset="0x364"/>
				<Register offset="0x368"/>
				<Register offset="0x36c"/>
				<Register offset="0x370"/>
				<Register offset="0x374"/>
				<Register offset="0x378"/>
				<Register offset="0x37c"/>
				<Register offset="0x380"/>
				<Register offset="0x384"/>
				<Register offset="0x388"/>
				<Register offset="0x38c"/>
				<Register offset="0x390"/>
				<Register offset="0x394"/>
				<Register offset="0x398"/>
				<Register offset="0x39c"/>
				<Register offset="0x3a0"/>
				<Register offset="0x3a4"/>
				<Register offset="0x3a8"/>
				<Register offset="0x3ac"/>
				<Register offset="0x3b0"/>
				<Register offset="0x3b4"/>
				<Register offset="0x3b8"/>
				<Register offset="0x3bc"/>
				<Register offset="0x3c0"/>
				<Register offset="0x3c4"/>
				<Register offset="0x3c8"/>
				<Register offset="0x3cc"/>
				<Register offset="0x3d0"/>
				<Register offset="0x3d4"/>
				<Register offset="0x3d8"/>
				<Register offset="0x3dc"/>
				<Register offset="0x3e0"/>
				<Register offset="0x3e4"/>
				<Register offset="0x3e8"/>
				<Register offset="0x3ec"/>
				<Register offset="0x3f0"/>
				<Register offset="0x3f4"/>
				<Register offset="0x3f8"/>
				<Register offset="0x3fc"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_DIR" description="a GPIO direction control register. It is used to configure the direction of each GPIO pin." value="0x00" startoffset="0x400">
				<Member name="gpio_dir" description="GPIO direction control. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: input&lt;br&gt;1: output" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x400"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IS" description="a GPIO interrupt trigger mode register. It is used to configure the interrupt trigger mode." value="0x00" startoffset="0x404">
				<Member name="gpio_is" description="GPIO interrupt trigger mode. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: edge-sensitive mode&lt;br&gt;1: level-sensitive mode" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x404"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IBE" description="a GPIO interrupt edge control register. It is used to configure the edge trigger mode of each GPIO pin." value="0x00" startoffset="0x408">
				<Member name="gpio_ibe" description="GPIO interrupt edge control. Bit[7:0] correspond to GPIO_DATA[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: single-edge-sensitive mode. GPIO_IEV controls whether the interrupt is rising-edge-sensitive or falling-edge-sensitive.&lt;br&gt;1: dual-edge-sensitive mode" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x408"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IEV" description="a GPIO interrupt trigger event register. It is used to configure the interrupt trigger event of a GPIO pin." value="0x00" startoffset="0x40C">
				<Member name="gpio_iev" description="GPIO interrupt trigger event. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: The interrupt is triggered by the falling edge or low level.&lt;br&gt;1: The interrupt is triggered by the rising edge or high level." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x40C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IE" description="a GPIO interrupt mask register. It is used to mask GPIO interrupts." value="0x00" startoffset="0x410">
				<Member name="gpio_ie" description="GPIO interrupt mask. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x410"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RIS" description="a GPIO raw interrupt status register. It is used to query the raw interrupt status of each GPIO pin." value="0x00" startoffset="0x414">
				<Member name="gpio_ris" description="GPIO raw interrupt status. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively, indicating the unmasked interrupt status. This status is not under the mask control of the GPIO_IE register.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;0: No interrupt is generated." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x414"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_MIS" description="a GPIO masked interrupt status register. It is used to query the masked interrupt status of each GPIO pin." value="0x00" startoffset="0x418">
				<Member name="gpio_mis" description="GPIO masked interrupt status. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively, indicating the masked interrupt status. This status can be masked and controlled by the GPIO_IE register.&lt;br&gt;0: The interrupt is invalid.&lt;br&gt;1: The interrupt is valid." range="7:0" value="0x00" property="RO"/>
				<Register offset="0x418"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_IC" description="a GPIO interrupt clear register. It is used to clear the GPIO_RIS and GPIO_MIS registers and interrupts generated by GPIO pins." value="0x00" startoffset="0x41C">
				<Member name="gpio_ic" description="GPIO interrupt clear. Bit[7:0] correspond to GPIO_DATA bit[7:0] respectively. Each bit can be separately controlled.&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7:0" value="0x00" property="WC"/>
				<Register offset="0x41C"/>
			</RegisterGroup>
			<RegisterGroup name="GPIO_RESERVED" description="a reserved GPIO register. It must be configured as required." value="0x00" startoffset="0x420">
				<Member name="reserved" description="This field must be set to 0x00." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x420"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="I2C" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B10000"/>
			<Module baseAddress="0xF8B11000"/>
			<Module baseAddress="0xF8B12000"/>
			<Module baseAddress="0xF8B13000"/>
			<Module baseAddress="0xF8B16000"/>
			<Module baseAddress="0xF8B17000"/>
			<Module baseAddress="0xF8B1C000"/>
			<Module baseAddress="0xF8B1D000"/>
			<RegisterGroup name="I2C_CTRL" description="an I2C control register. It is used to enable I2C modules and mask interrupts." value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="-"/>
				<Member name="i2c_en" description="I2C enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="int_mask" description="Global I2C interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="int_start_mask" description="Master start condition TX completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="int_stop_mask" description="Master stop condition TX completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="int_tx_mask" description="Master TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="int_rx_mask" description="Master RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="int_ack_err_mask" description="Slave ACK error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="int_arb_loss_mask" description="Bus arbitration failure interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_done_mask" description="Bus transfer completion interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_COM" description="an I2C command register. It is used to configure the commands for the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, the corresponding interrupts must be cleared. I2C_COM bit[3:0] are automatically cleared after operations are complete.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:5" value="0x0000000" property="-"/>
				<Member name="op_ack" description="Whether the master sends an ACK as a receiver&lt;br&gt;0: yes&lt;br&gt;1: no" range="4" value="0x0" property="RW"/>
				<Member name="op_start" description="Start condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="3" value="0x0" property="RW"/>
				<Member name="op_rd" description="Read operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="2" value="0x0" property="RW"/>
				<Member name="op_we" description="Write operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="1" value="0x0" property="RW"/>
				<Member name="op_stop" description="Stop condition operation&lt;br&gt;0: The operation is complete.&lt;br&gt;1: The operation is valid." range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_ICR" description="an I2C interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;When a new interrupt is generated, the I2C module automatically clears the corresponding bit of I2C_ICR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:7" value="0x0000000" property="-"/>
				<Member name="clr_int_start" description="Master start condition TX completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WC"/>
				<Member name="clr_int_stop" description="Master stop condition TX completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WC"/>
				<Member name="clr_int_tx" description="Master TX interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WC"/>
				<Member name="clr_int_rx" description="Master RX interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="clr_int_ack_err" description="Slave ACK error interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="clr_int_arb_loss" description="Bus arbitration failure interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="clr_int_done" description="Bus transfer completion interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WC"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SR" description="an I2C module status register. It is used to read the operating status of the I2C module.&lt;B&gt;CAUTION&lt;/B&gt;I2C_SR bit[1] indicates the I2C bus arbitration failure. When I2C_SR bit[1] is valid, the current operation fails. Before clearing I2C_SR bit[1], you must clear other interrupts, clear I2C_COM or write a new operation command to I2C_COM and then clear I2C_SR bit[1].&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="bus_busy" description="Bus busy flag&lt;br&gt;0: ready&lt;br&gt;1: busy" range="7" value="0x0" property="RO"/>
				<Member name="int_start" description="Master start condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="int_stop" description="Master stop condition TX completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="int_tx" description="Master TX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="int_rx" description="Master RX interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="int_ack_err" description="Slave ACK error interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="int_arb_loss" description="Bus arbitration failure interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="int_done" description="Bus transfer completion interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_H" description="an I2C SCL high-level cycle number register. It is used to configure the number of SCL high-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_h" description="Number of SCL high-level cycles. The actual number of SCL high-level cycles is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_SCL_L" description="an I2C SCL low-level cycle number register. It is used to configure the number of SCL low-level cycles when the I2C module is working.&lt;B&gt;CAUTION&lt;/B&gt;During or before system initialization, set I2C_CTRL bit[7] to 0.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="scl_l" description="Number of SCL low-level cycles. The actual number of SCL low-level cycles is the configured value multiplied by 2." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_TXR" description="an I2C TX data register. It is used to configure the data to be transmitted.&lt;B&gt;CAUTION&lt;/B&gt;After data transmission is complete, the I2C module does not modify I2C_TXR.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_txr" description="Data to be transmitted from the master" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="I2C_RXR" description="an I2C RX data register. It is used to store data received by the master from the slave.&lt;B&gt;CAUTION&lt;/B&gt;Data in I2C_RXR is valid when I2C_SR bit[3] is 1. The data is retained until the next read operation starts.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="i2c_rxr" description="Data received by the master" range="7:0" value="0x00" property="RO"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IR" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8001000"/>
			<RegisterGroup name="IR_EN" description="an IR RX enable control register.&lt;B&gt;CAUTION&lt;/B&gt;Before configuring other registers, set IR_EN[ir_en] to 1 by using software. Otherwise, configuring other registers has no effect. When IR_EN[ir_en] is 0, other registers are read-only and the read values are their reset values.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_en" description="IR RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="IR_CFG" description="an IR configuration register.&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.The reference clock frequency supported by the IR module ranges from 1 MHz to 128 MHz. The following describes the relationship between the frequency and the clock divider ir_freq:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;When the reference clock frequency is 1 MHz, ir_freq must be set to 0x00.&lt;/li&gt;&lt;li&gt;When the reference clock frequency is 128 MHz, ir_freq must be set to 0x7F.When the frequency of the IR reference clock ranging from 1 MHz to 128 MHz is not an integer, the clock divider is selected based on the rounded reference clock frequency. For example, if the reference clock frequency is 12.1 MHz, the clock divider is 0x0B; if the reference clock frequency is 12.8 MHz, the clock divider is 0x0C.The following describes the relationship between the frequency offset and the count deviation. If the base frequency is f and the frequency variation is Df, the frequency offset ratio is Df/f. If the count deviation of the counter is Dcnt, and the judge level width is s (in μs), the count deviation Dcnt is calculated as follows: Dcnt = 0.1 x s x ratio. Therefore, when the clock has frequency offset, the valid range of the parameter value needs to be shifted. If the frequency increases, the corresponding margin range is changed to [min + Dcnt, max + Dcnt], where min and max indicate the margins without frequency offset. If the frequency decreases, the offset range is changed to [min ? Dcnt, max ? Dcnt]. Take the margin of the start bit in the lead code as an example. If the base frequency is 100 MHz, and the frequency increases by 0.1 MHz, the ratio is 0.001 (0.1/100). If s is 9000 μs, Dcnt is calculated as follows: Dcnt = 0.1 x 9000 x 0.001 = 1. In this case, the margin range of ir_leads must be changed to [0x033D, 0x3CD].&lt;/li&gt;&lt;/ul&gt;" value="0x3E801F0B" startoffset="0x004">
				<Member name="ir_max_level_width" description="Invalid when IR_CFG[ir_mode] is 0&lt;br&gt;Maximum level width (in 10 μs) of a symbol when IR_CFG[ir_mode] is 1. This width identifies the end of a symbol stream." range="31:16" value="0x3E80" property="RW"/>
				<Member name="ir_format" description="Data code format when IR_CFG[ir_mode] is 0&lt;br&gt;00: NEC with simple repeat code&lt;br&gt;01: TC9012 code&lt;br&gt;10: NEC with full repeat code&lt;br&gt;11: SONY code&lt;br&gt;For details about the relationship between code types and code formats, see Table 11-11 to Table 11-13.&lt;br&gt;Symbol format when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[15]: reserved&lt;br&gt;Bit[14]:&lt;br&gt;0: The symbol is from low to high, and the symbol stream ends at the high level.&lt;br&gt;1: The symbol is from high to low, and the symbol stream ends at the low level." range="15:14" value="0x0" property="RW"/>
				<Member name="ir_bits" description="Number of data bits in a frame when IR_CFG[ir_mode] is 0&lt;br&gt;0x00–0x2F: correspond to bit 1 to bit 48 in a frame respectively&lt;br&gt;0x30?0x3F: reserved&lt;br&gt;If ir_bits is set to a value ranging from 0x30 to 0x3F by using software, the setting has no effect and the original value is retained.&lt;br&gt;Symbol RX interrupt threshold when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[13:8]: 0x0–0x3F. 0x0 indicates that an interrupt is reported when there is at least one symbol in the FIFO, 0x3F indicates that an interrupt is reported when there are at least 64 symbols in the FIFO, and so on." range="13:8" value="0x1F" property="RW"/>
				<Member name="ir_mode" description="IR operating mode&lt;br&gt;0: The decoded complete data frames are output.&lt;br&gt;1: Only the symbol width is output." range="7" value="0x0" property="RW"/>
				<Member name="ir_freq" description="Working clock divider&lt;br&gt;0x00–0x7F correspond to the clock divider 1–128 respectively." range="6:0" value="0x0B" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADS" description="a lead code start bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.The margin must be considered based on the typical value of the specific code type for accurately determining the start bit of the lead code. For details about the typical values of specified code types, see the values of LEAD_S in Table 11-11 to Table 11-13.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical value is greater than or equal to 400 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of LEAD_S for D6121 is 900, the value of cnt_leads_min is 0x33C (900 x 92% = 828), and the value of cnt_leads_max is 0x3CC (900 x 108% = 972).&lt;/li&gt;&lt;li&gt;For the pulse width whose typical value is less than 400 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of LEAD_S for SONY-D7C5 is 240, the value of cnt_leads_min is 0xC0 (240 x 80% = 192), and the value of cnt_leads_max is 0x120 (240 x 120% = 288).The basic configuration principles are as follows: cnt_leads_max is greater than or equal to cnt_leads_min, and cnt_leads_min is greater than cnt0_b_max and cnt1_b_max.&lt;/li&gt;&lt;/ul&gt;" value="0x033C03CC" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:26" value="0x00" property="-"/>
				<Member name="cnt_leads_min" description="Minimum pulse width of the start bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="25:16" value="0x33C" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:10" value="0x00" property="-"/>
				<Member name="cnt_leads_max" description="Maximum pulse width of the start bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="9:0" value="0x3CC" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="IR_LEADE" description="a lead code end bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after configuration.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot overlap. Otherwise, when the actual count value falls within the overlap range, the simple lead code cannot be identified. As a result, a frame format error occurs.The margin must be considered based on the typical value of the specific code type for accurately determining the end bit of the lead code. The margin is about 8% of the typical value. For details about the typical values of specific code types, see the values of LEAD_E in Table 11-11 to Table 11-13.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For the pulse width whose typical value is greater than or equal to 400 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of LEAD_E for D6121 is 450, the value of cnt_leade_min is 0x19E (450 x 92% = 414), and the value of cnt_leade_max is 0x1E6 (450 x 108% = 486).&lt;/li&gt;&lt;li&gt;For the pulse width whose typical value is less than 400 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of LEAD_E for SONY-D7C5 is 60, the value of cnt_leade_min is 0x030 (60 x 80% = 48), and the value of cnt_leade_max is 0x048 (60 x 120% = 72).The basic configuration principle is that cnt_leade_max must be greater than or equal to cnt_leade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x019E01E6" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt_leade_min" description="Minimum pulse width of the end bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x19E" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt_leade_max" description="Maximum pulse width of the end bit of the lead code&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x1E6" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_SLEADE" description="a simple lead code end bit margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;For the NEC with simple repeat codes, the margins of cnt_sleade and cnt_leade cannot overlap. Otherwise, when the actual count value falls within the overlap range, the simple lead code cannot be identified. As a result, a frame format error occurs.&lt;/li&gt;&lt;li&gt;This register needs to be configured only for the NEC with simple repeat code.The margin must be considered based on the typical value of the specific code type for accurately determining the end bit of the simple lead code. For details about the typical values of specific code types, see the values of SLEAD_E in Table 11-11 to Table 11-13.For a pulse width whose typical value is greater than or equal to 225 (10 μs precision), the recommended margin is 8% of the typical value. For example, if the typical value of SLEAD_E for D6121 is 225, the value of cnt_sleade_min is 0xCF (225 x 92% = 207), and the value of cnt_sleade_max is 0xF3 (225 x 108% = 243). For a pulse width whose typical value is less than 225 (10 μs precision), the recommended margin is 20% of the typical value. For example, if the typical value of SLEAD_E for a code is 60, the value of cnt_sleade_min is 0x030 (60 x 80% = 48), and the value of cnt_sleade_max is 0x048 (60 x 120% = 72).The basic configuration principle is that cnt_sleade_max must be greater than or equal to cnt_sleade_min.&lt;/li&gt;&lt;/ul&gt;" value="0x00CF00F3" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt_sleade_min" description="Minimum pulse width of the end bit of the simple lead code&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x0CF" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt_sleade_max" description="Maximum pulse width of the start bit of the simple lead code&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0F3" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B0" description="a data 0 level judge margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_BUSY[ir_busy] is set to 0 and set IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;The level judge margin ranges for bit 0 and bit 1 of the four types of codes cannot overlap. Otherwise, when the actual count value falls within the overlap range, bit 1 cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of the specific code type for accurately determining bit 0. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with simple repeat code, and TC9012 code, see the values of B0_H in Table 11-11 to Table 11-13cnt0_b_min is 0x2D (56 x 80% = 45), and cnt0_b_max is 0x43 (56 x 120% = 67).&lt;/li&gt;&lt;li&gt;For details about the typical values of SONY codes, see the values of B0_L in Table 11-11μs precision), cnt0_b_min is 0x30 (60 x 80% = 48), and cnt0_b_max is 0x48 (60 x 120% = 72).The basic configuration principle is that cnt0_b_max must be greater than or equal to cnt0_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x002D0043" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt0_b_min" description="Minimum pulse width of the level for determining bit 0&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x02D" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt0_b_max" description="Maximum pulse width of the level for determining bit 0&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x043" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="IR_B1" description="a data 1 judge level margin configuration register (valid only when IR_CFG[ir_mode] is 0).&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before configuring this register, ensure that IR_BUSY[ir_busy] is set to 0 and IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after configuration.&lt;/li&gt;&lt;li&gt;The level judge margin ranges for bit 0 and bit 1 of the four types of codes cannot overlap. Otherwise, when the actual count value falls within the overlap range, bit 1 cannot be identified and is regarded as bit 0 by mistake.The margin must be considered based on the typical value of the specific code type for accurately determining bit 1. The margin is about 20% of the typical value.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;For details about the typical values of the NEC with simple repeat code, NEC with simple repeat code, and TC9012 code, see the values of B1_H in Table 11-11 to Table 11-13cnt1_b_min is 0x87 (169 x 80% = 135), and cnt1_b_max is 0xCB (169 x 120% = 203).&lt;/li&gt;&lt;li&gt;For details about the typical values of SONY codes, see the values of B1_L in Table 11-11μs precision), cnt1_b_min is 0x60 (120 x 80% = 96), and cnt1_b_max is 0x90 (120 x 120% = 144).The basic configuration principle is that cnt1_b_max must be greater than or equal to cnt1_b_min.&lt;/li&gt;&lt;/ul&gt;" value="0x008700CB" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:25" value="0x00" property="-"/>
				<Member name="cnt1_b_min" description="Minimum pulse width of the level for determining bit 1&lt;br&gt;0x000?0x007: reserved" range="24:16" value="0x087" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="cnt1_b_max" description="Maximum pulse width of the level for determining bit 1&lt;br&gt;0x000?0x007: reserved" range="8:0" value="0x0CB" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="IR_BUSY" description="a configuration busy flag register." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_busy" description="Busy status flag&lt;br&gt;0: idle. Software can configure data.&lt;br&gt;1: busy. Software cannot configure data." range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAH" description="an upper 16-bit IR RX decoded data register (when IR_CFG[ir_mode] is 0) or symbol FIFO symbol count register (when IR_CFG[ir_mode] is 1).When IR_CFG[ir_mode] is set to 0, IR_DATAH receives the upper 16 bits of the decoded data, whereas IR_DATAL receives the lower 32 bits of the decoded data. The valid data bits depend on the number of valid data bits in a frame of specific code. For details, see the valid data bits in Table 11-11 to Table 11-13.Data is stored in IR_DATAL and then IR_DATAH from LSB to MSB. That is, after IR_DATAL is full, the remaining data is stored in IR_DATAH. The unused upper bits are reserved. Software must read IR_DATAH before IR_DATAL.When IR_CFG[ir_mode] is 1, hardware receives all data bits without considering the definition of each data bit. Then software processes the data bits in a unified manner." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:16" value="0x0000" property="-"/>
				<Member name="ir_datah" description="Upper 16 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0&lt;br&gt;Number of symbols in the symbol FIFO when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[15:7]: reserved&lt;br&gt;Bit[6:0]: number of symbols in the symbol FIFO" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="IR_DATAL" description="a lower 32-bit IR RX decoded data register (when IR_CFG[ir_mode] is 0) or IR received symbol width register (when IR_CFG[ir_mode] is 1)." value="0x00000000" startoffset="0x024">
				<Member name="ir_datal" description="Lower 32 bits of the decoded data received by the IR module when IR_CFG[ir_mode] is 0&lt;br&gt;Width of the symbol received by the IR module when IR_CFG[ir_mode] is 1&lt;br&gt;Bit[31:16]:&lt;br&gt;When the symbol is low and then high, these bits indicate the high-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the low-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;Bit[15:0]:&lt;br&gt;When the symbol is low and then high, these bits indicate the low-level width (in 10 μs) of the symbol received by the IR module.&lt;br&gt;When the symbol is high and then low, these bits indicate the high-level width (in 10 μs) of the symbol received by the IR module." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_MASK" description="an IR interrupt mask register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;Before setting this register, ensure that IR_EN[ir_en] is set to 1. Otherwise, the original value is retained after setting.&lt;/li&gt;&lt;li&gt;If all interrupts are masked, the IR wakeup function is unavailable.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_MASK bit[3:0] are valid; when IR_CFG[ir_mode] is 1, IR_INT_MASK bit[18:16] are valid.The following describes related interrupts:&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;RX data overflow interrupt&lt;/li&gt;If the CPU does not fetch the current frame in time and the subsequent frame is received, the subsequent frame overwrites the current frame, and a raw RX data overflow interrupt is reported.&lt;li&gt;RX data frame format error interrupt&lt;/li&gt;If the received data frame is incomplete or the data pulse width does not full within the margin range, a raw RX frame format error interrupt is reported.&lt;li&gt;Data frame RX interrupt&lt;/li&gt;When a complete frame is received, a raw data frame RX interrupt is reported.&lt;li&gt;Key release detection interrupt&lt;/li&gt;For the NEC with simple repeat code and TC9012 code data formats, if the start sync code is not detected again within 160 ms after the previous start sync code is detected, or a valid data frame rather than a simple lead code is detected, a raw key release detection interrupt is reported. The key release detection interrupt is not supported for the NEC with full repeat code and the SONY code.&lt;li&gt;RX symbol overflow interrupt&lt;/li&gt;If the symbol FIFO is full because the CPU does not fetch the data in time and the subsequent symbol is already received, a raw RX symbol overflow interrupt is reported.&lt;li&gt;Symbol RX interrupt&lt;/li&gt;If a complete symbol is received and the number of symbols in the symbol FIFO is above the threshold specified in IR_CFG[ir_bits], a raw symbol RX interrupt is reported.&lt;li&gt;Symbol timeout interrupt&lt;/li&gt;If no symbol is received during the period configured in IR_CFG[ir_max_level_width] after a valid symbol is received, a raw symbol timeout interrupt is reported.Hardware does not identify the interrupt priority. An interrupt is generated if one or more masked interrupt sources are valid.&lt;/ul&gt;" value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="-"/>
				<Member name="intm_overrun" description="Symbol overflow interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="18" value="0x0" property="RW"/>
				<Member name="intm_time_out" description="Symbol timeout interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="17" value="0x0" property="RW"/>
				<Member name="intm_symb_rcv" description="n symbol RX interrupt mask when IR_CFG[ir_mode] is 1&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="intm_release" description="Key release interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="3" value="0x0" property="RW"/>
				<Member name="intm_overflow" description="RX data overflow interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="2" value="0x0" property="RW"/>
				<Member name="intm_framerr" description="RX data frame format error interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="1" value="0x0" property="RW"/>
				<Member name="intm_rcv" description="Data frame RX interrupt mask when IR_CFG[ir_mode] is 0&lt;br&gt;0: not masked&lt;br&gt;1: masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_STATUS" description="an IR interrupt status register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_STATUS bit[3:0] and IR_INT_STATUS bit[19:16] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_STATUS bit[10:8] and IR_INT_STATUS bit[26:24] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:27" value="0x00" property="-"/>
				<Member name="intms_overrun" description="Masked symbol overflow interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="26" value="0x0" property="RO"/>
				<Member name="intms_time_out" description="Masked symbol timeout interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="25" value="0x0" property="RO"/>
				<Member name="intms_symb_rcv" description="Masked symbol RX interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="24" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="23:20" value="0x0" property="-"/>
				<Member name="intms_release" description="Masked key release interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="19" value="0x0" property="RO"/>
				<Member name="intms_overflow" description="Masked RX data overflow interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="18" value="0x0" property="RO"/>
				<Member name="intms_framerr" description="Masked RX data frame format error interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="17" value="0x0" property="RO"/>
				<Member name="intms_rcv" description="Masked data frame RX interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="16" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="intrs_overrun" description="Raw symbol overflow interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="intrs_time_out" description="Raw symbol timeout interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="intrs_symb_rcv" description="Raw symbol RX interrupt status when IR_CFG[ir_mode] is 1&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="-"/>
				<Member name="intrs_release" description="Raw key release interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="intrs_overflow" description="Raw RX data overflow interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="intrs_framerr" description="Raw RX data frame format error interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="intrs_rcv" description="Raw data frame RX interrupt status when IR_CFG[ir_mode] is 0&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="IR_INT_CLR" description="an IR interrupt clear register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;When IR_CFG[ir_mode] is 0, IR_INT_CLR bit[3:0] are valid.&lt;/li&gt;&lt;li&gt;When IR_CFG[ir_mode] is 1, IR_INT_CLR bit[18:16] are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:19" value="0x0000" property="-"/>
				<Member name="intc_overrun" description="Symbol overflow interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="18" value="0x0" property="WC"/>
				<Member name="intc_time_out" description="Symbol timeout interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="17" value="0x0" property="WC"/>
				<Member name="intc_symb_rcv" description="Symbol RX interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="16" value="0x0" property="WC"/>
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="intc_release" description="Key release interrupt clear when IR_CFG[ir_mode] is 1&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WC"/>
				<Member name="intc_overflow" description="RX data overflow interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WC"/>
				<Member name="intc_framerr" description="RX data frame format error interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WC"/>
				<Member name="intc_rcv" description="Data frame RX interrupt clear when IR_CFG[ir_mode] is 0&lt;br&gt;0: not cleared&lt;br&gt;1: cleared&lt;br&gt;If software writes 1 to the bit without reading data from IR_DATAL after a data frame RX interrupt is generated, the interrupt cannot be cleared." range="0" value="0x0" property="WC"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="IR_START" description="an IR start configuration register.After other registers are configured, the IR module can be started when any value is written to the corresponding address for IR_START." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000" property="-"/>
				<Member name="ir_start" description="IR start configuration register" range="0" value="0x0" property="WO"/>
				<Register offset="0x034"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="LED" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8003000"/>
			<RegisterGroup name="LEDControl" description="a 10-bit read/write register. It is used to control LED display, blinking enable, keypad scanning enable, and keypad interrupts.&lt;B&gt;CAUTION&lt;/B&gt;When the LED module works with the CT1642, LED display must be disabled by setting LEDControl[led_dis_en] to 0 before the LED module is disabled by setting LEDControl[led_en] to 0. Otherwise, character residual occurs on the LED.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x00">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="-"/>
				<Member name="led_en" description="LED module enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="9" value="0x0" property="RW"/>
				<Member name="led_dis_en" description="LED display enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="flash_en4" description="Blinking enable for the fourth LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="flash_en3" description="Blinking enable for the third LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="flash_en2" description="Blinking enable for the second LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="flash_en1" description="Blinking enable for the first LED&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="key_en" description="Keypad enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="2" value="0x0" property="-"/>
				<Member name="int_press_mask" description="Key press interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="int_release_mask" description="Key release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x00"/>
			</RegisterGroup>
			<RegisterGroup name="LEDConfig" description="a 6-bit read/write register. It is used to set the type of the chip connected to the LED module, CS level when the LED is on, LED type, keypad scanning mode, and level of the keypad scanning CS." value="0x00000000" startoffset="0x04">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="-"/>
				<Member name="ledc_type" description="Type of the chip connected to the LED module. This bit must be set to 1 because only the CT1642 chip is supported.&lt;br&gt;0: 74HC164&lt;br&gt;1: CT1642" range="5" value="0x0" property="RW"/>
				<Member name="key8x1_cs" description="Level of the CS signal for 8 x 1 matrix keyboard scanning&lt;br&gt;0: low level&lt;br&gt;1: high level" range="4" value="0x0" property="RW"/>
				<Member name="led_num" description="Number of LED CSs. The CT1642 chip supports only four LED CSs.&lt;br&gt;0: four LED CSs&lt;br&gt;1: five LED CSs" range="3" value="0x0" property="RW"/>
				<Member name="key_scan_mode" description="Keypad scanning mode. The CT1642 chip supports only the 8 x 1 scanning mode.&lt;br&gt;0: 4 x 2 scanning mode&lt;br&gt;1: 8 x 1 scanning mode" range="2" value="0x0" property="RW"/>
				<Member name="led_ty_cs" description="LED type&lt;br&gt;0: common-cathode LED&lt;br&gt;1: common-anode LED" range="1" value="0x0" property="RW"/>
				<Member name="led_cs" description="LedCSx level when the LED is on. The level must be selected based on the board.&lt;br&gt;0: low level&lt;br&gt;1: high level" range="0" value="0x0" property="RW"/>
				<Register offset="0x04"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKeyInt" description="a 2-bit read/write register. It is used to store the keypad sampling interrupt status." value="0x00000000" startoffset="0x08">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="int_press" description="Key press interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears the interrupt." range="1" value="0x0" property="RW"/>
				<Member name="int_release" description="Key release interrupt flag&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated.&lt;br&gt;Note: When a key release interrupt is generated, writing 1 to this bit clears the interrupt." range="0" value="0x0" property="RW"/>
				<Register offset="0x08"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKeyData" description="an 8-bit read-only register. It is used to store the LED keypad sampling status.In 8 x 1 scanning mode:&lt;ul&gt;&lt;li&gt;For key 0, LedKey0 and CT1642 data signal 0 are valid.&lt;/li&gt;&lt;li&gt;For key 1, LedKey0 and CT1642 data signal 1 are valid.&lt;/li&gt;&lt;li&gt;For key 2, LedKey0 and CT1642 data signal 2 are valid.&lt;/li&gt;&lt;li&gt;For key 3, LedKey0 and CT1642 data signal 3 are valid.&lt;/li&gt;&lt;li&gt;For key 4, LedKey0 and CT1642 data signal 4 are valid.&lt;/li&gt;&lt;li&gt;For key 5, LedKey0 and CT1642 data signal 5 are valid.&lt;/li&gt;&lt;li&gt;For key 6, LedKey0 and CT1642 data signal 6 are valid.&lt;/li&gt;&lt;li&gt;For key 7, LedKey0 and CT1642 data signal 7 are valid.&lt;/li&gt;&lt;/ul&gt;" value="0x00000000" startoffset="0x0C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="status_key7" description="Status of key 7&lt;br&gt;0: released&lt;br&gt;1: pressed" range="7" value="0x0" property="RO"/>
				<Member name="status_key6" description="Status of key 6&lt;br&gt;0: released&lt;br&gt;1: pressed" range="6" value="0x0" property="RO"/>
				<Member name="status_key5" description="Status of key 5&lt;br&gt;0: released&lt;br&gt;1: pressed" range="5" value="0x0" property="RO"/>
				<Member name="status_key4" description="Status of key 4&lt;br&gt;0: released&lt;br&gt;1: pressed" range="4" value="0x0" property="RO"/>
				<Member name="status_key3" description="Status of key 3&lt;br&gt;0: released&lt;br&gt;1: pressed" range="3" value="0x0" property="RO"/>
				<Member name="status_key2" description="Status of key 2&lt;br&gt;0: released&lt;br&gt;1: pressed" range="2" value="0x0" property="RO"/>
				<Member name="status_key1" description="Status of key 1&lt;br&gt;0: released&lt;br&gt;1: pressed" range="1" value="0x0" property="RO"/>
				<Member name="status_key0" description="Status of key 0&lt;br&gt;0: released&lt;br&gt;1: pressed" range="0" value="0x0" property="RO"/>
				<Register offset="0x0C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDClkTim" description="a 4-bit read/write register. It is used to define the frequency of the LED serial sync clock LedClk." value="0x00000000" startoffset="0x10">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_clk_tim" description="Frequency of the LED serial clock LedClk" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x10"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFreTim" description="a 4-bit read/write register. It is used to define the LED refresh frequency and the keypad scanning frequency in 4 x 2 or 8 x 1 scanning mode." value="0x00000000" startoffset="0x14">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_fre_tim" description="LED refresh frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x14"/>
			</RegisterGroup>
			<RegisterGroup name="LEDFlashTim" description="an 8-bit read/write register. It is used to define the LED blinking frequency." value="0x00000000" startoffset="0x18">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_flash_tim" description="LED blink frequency" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x18"/>
			</RegisterGroup>
			<RegisterGroup name="LEDKeyTim" description="a 4-bit read/write register. It is used to define the keypad scanning frequency." value="0x00000000" startoffset="0x1C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_key_tim" description="Keypad scanning frequency" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x1C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData1" description="an 8-bit read/write register. It is used to configure the data displayed on the first LED." value="0x00000000" startoffset="0x20">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data1" description="Data displayed on the first LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x20"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData2" description="an 8-bit read/write register. It is used to configure the data displayed on the second LED." value="0x00000000" startoffset="0x24">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data2" description="Data displayed on the second LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x24"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData3" description="an 8-bit read/write register. It is used to configure the data displayed on the third LED." value="0x00000000" startoffset="0x28">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data3" description="Data displayed on the third LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x28"/>
			</RegisterGroup>
			<RegisterGroup name="LEDData4" description="an 8-bit read/write register. It is used to configure the data displayed on the fourth LED." value="0x00000000" startoffset="0x2C">
				<Member name="reserved" description="Reserved" range="31:8" value="0x000000" property="-"/>
				<Member name="led_data4" description="Data displayed on the fourth LED" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x2C"/>
			</RegisterGroup>
			<RegisterGroup name="LEDSysTim" description="an LED system time frequency divider register. It is used to configure the global frequency divider for the LED clock." value="0x00000000" startoffset="0x34">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="-"/>
				<Member name="led_sys_tim" description="LED system time frequency divider" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x34"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="PWM" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF800A000"/>
			<Module baseAddress="0xF8B01000"/>
			<Module baseAddress="0xF8B05000"/>
			<RegisterGroup name="PWM0_CFG" description="a configuration register for PWM0." value="0x00C7018F" startoffset="0x0000">
				<Member name="pwm0_period" description="PWM0 cycle (n + 1)" range="31:4" value="0x00C7018" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0xF" property="RO"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_CTRL" description="a control register for PWM0." value="0x00000000" startoffset="0x0004">
				<Member name="pwm0_duty" description="Number of high level beats (n + 1) for PWM0. If this field value is greater than or equal to the number of cycles, the output level is always high." range="31:4" value="0x0000000" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="pwm0_inv" description="Output control&lt;br&gt;0: normal output&lt;br&gt;1: inverted output" range="1" value="0x0" property="RW"/>
				<Member name="pwm0_enable" description="PWM0 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE0" description="a PWM0 period status register." value="0x00000000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="period_state" description="Period status" range="27:0" value="0x0000000" property="RO"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="PWM0_STATE1" description="a PWM0 duty status register." value="0x00000000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="duty_state" description="Duty status" range="27:0" value="0x0000000" property="RO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CFG" description="a configuration register for PWM1." value="0x00C7018F" startoffset="0x0010">
				<Member name="pwm1_period" description="PWM 1 cycle (n + 1)" range="31:4" value="0x00C7018" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0xF" property="RO"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_CTRL" description="a control register for PWM1." value="0x00000000" startoffset="0x0014">
				<Member name="pwm1_duty" description="Number of high level beats (n + 1) for PWM1. If this field value is greater than or equal to the number of cycles, the output level is always high." range="31:4" value="0x0000000" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="pwm1_inv" description="Output control&lt;br&gt;0: normal output&lt;br&gt;1: inverted output" range="1" value="0x0" property="RW"/>
				<Member name="pwm1_enable" description="PWM1 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE0" description="a PWM1 period status register." value="0x00000000" startoffset="0x0018">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="period_state" description="Period status" range="27:0" value="0x0000000" property="RO"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="PWM1_STATE1" description="a PWM1 duty status register." value="0x00000000" startoffset="0x001C">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="duty_state" description="Duty status" range="27:0" value="0x0000000" property="RO"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CFG" description="a configuration register for PWM2." value="0x00C7018F" startoffset="0x0020">
				<Member name="pwm2_period" description="PWM2 cycle (n + 1)." range="31:4" value="0x00C7018" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0xF" property="RO"/>
				<Register offset="0x0020"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_CTRL" description="a control register for PWM2." value="0x00000000" startoffset="0x0024">
				<Member name="pwm2_duty" description="Number of high level beats (n + 1) for PWM2. If the field value is greater than or equal to the number of cycles, the output level is always high." range="31:4" value="0x0000000" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="pwm2_inv" description="Output control&lt;br&gt;0: normal output&lt;br&gt;1: inverted output" range="1" value="0x0" property="RW"/>
				<Member name="pwm2_enable" description="PWM2 enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE0" description="a PWM2 period status register." value="0x00000000" startoffset="0x0028">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="period_state" description="Period status" range="27:0" value="0x0000000" property="RO"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="PWM2_STATE1" description="a PWM2 duty status register." value="0x00000000" startoffset="0x002C">
				<Member name="reserved" description="Reserved" range="31:28" value="0x0" property="RO"/>
				<Member name="duty_state" description="Duty status" range="27:0" value="0x0000000" property="RO"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SCI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B18000"/>
			<Module baseAddress="0xF8B19000"/>
			<RegisterGroup name="SCI_DATA" description="an SCI data register. It is used to transmit or receive characters and serves as the data interface between the SCI and software.The software can write to the register only after SCI_CR1[mode] is set to 1. If SCI_CR1[mode] is set to 0, writing to this register has no effect." value="0x0000" startoffset="0x0000">
				<Member name="reserved" description="Reserved" range="15:9" value="0x00" property="-"/>
				<Member name="parity" description="Parity check error flag&lt;br&gt;This bit is transmitted with data during data transmission. During data reception, software checks whether parity check is correct based on the value of this bit.&lt;br&gt;0: correct&lt;br&gt;1: incorrect" range="8" value="0x0" property="RO"/>
				<Member name="scidata" description="8-bit data to be read or written" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0000"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR0" description="SCI control register 0. It is used to control the information such as clock enable, parity check, transfer handshake, and transfer bit definition.&lt;B&gt;CAUTION&lt;/B&gt;SCI_CR0[paritybit] controls whether to enable the parity check function during data transmission or reception. When this bit is set to 0, the received or transmitted frame does not contain the parity bit. According to the T0 or T1 protocol, this bit must be set to 1.&lt;ul&gt;&lt;li&gt;SCI_CR0[clkdis] and SCI_CR0[clkval] control whether to enable the smart card clock and configure the state of the clock pin after the clock is disabled.&lt;/li&gt;&lt;li&gt;SCI_CR0[rxnak] and SCI_CR0[txnak] control whether to enable the handshake mechanisms between the SCI and the smart card. A handshake is implemented when the RX end pulls down the data line (I/O) to request the TX end to retransmit characters after detecting a parity check error in the data sent from the TX end. The handshake mechanisms for data transmission and reception are separately enabled. The maximum retransmission times during data transmission or reception is defined by SCI_RETRY. During ATR reception, character retransmission is not allowed; therefore, the handshake mechanism must be disabled by setting the corresponding TX or RX control bit to 0.&lt;/li&gt;&lt;li&gt;SCI_CR0[rxparity] and SCI_CR0[txparity] control the parity check mode during data reception and transmission respectively.According to the direct convention, the low level of the data line (I/O) indicates logic 0 and the least significant bit (LSB) of data is after the start bit of a frame. If SCI_CR0 bit[1:0] is set to 0b00, the direct convention is selected.According to the inverse convention, the low level of the data line (I/O) indicates logic 1 and the most significant bit (MSB) of data is after the start bit of a frame. If SCI_CR0 bit[1:0] is set to 0b11, the inverse convention is selected.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;The character bit sequence and inversion of the data and parity bits can be separately configured. These features enable the SCI to support non-standard protocols (non-direct convention or non-inverse convention).&lt;/li&gt;&lt;li&gt;Before the start TS character of the ATR is received, SCI_CR0 bit[1:0] must be set to 0b00.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0004">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="detect_inv" description="Valid level for the detected input signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="10" value="0x0" property="RW"/>
				<Member name="vccen_inv" description="Valid level for the vccen output signal&lt;br&gt;0: active high&lt;br&gt;1: active low" range="9" value="0x0" property="RW"/>
				<Member name="paritybit" description="Parity bit transfer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="8" value="0x0" property="RW"/>
				<Member name="clkval" description="Status of the smart card clock when the clock stops&lt;br&gt;0: The smart card clock retains low level.&lt;br&gt;1: The smart card clock retains high level." range="7" value="0x0" property="RW"/>
				<Member name="clkdis" description="Clock start/stop control&lt;br&gt;0: The clock starts.&lt;br&gt;1: The clock stops." range="6" value="0x0" property="RW"/>
				<Member name="rxnak" description="Behavior control in RX mode&lt;br&gt;0: The SCI does not pull down the I/O line when detecting a parity error.&lt;br&gt;1: The SCI pulls down the I/O line when detecting a parity error." range="5" value="0x0" property="RW"/>
				<Member name="rxparity" description="Parity check mode control in RX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="4" value="0x0" property="RW"/>
				<Member name="txnak" description="Behavior control in TX mode&lt;br&gt;0: The SCI does not detect whether the receiver pulls down the I/O line.&lt;br&gt;1: The SCI detects whether the receiver pulls down the I/O line." range="3" value="0x0" property="RW"/>
				<Member name="txparity" description="Parity check mode control in TX mode&lt;br&gt;0: even parity check&lt;br&gt;1: odd parity check" range="2" value="0x0" property="RW"/>
				<Member name="order" description="Character bit sequence&lt;br&gt;0: The LSB is transmitted or received after the start bit.&lt;br&gt;1: The MSB is transmitted or received after the start bit." range="1" value="0x0" property="RW"/>
				<Member name="sense" description="Whether to detect the data and parity bits on the I/O line after inversion&lt;br&gt;0: The SCI directly detects data and parity bits on the I/O line.&lt;br&gt;1: The SCI detects data and parity bits on the I/O line after inversion." range="0" value="0x0" property="RW"/>
				<Register offset="0x0004"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR1" description="SCI control register 1. It is used to control the transfer mode, TX/RX mode, block timeout, and ATR timeout of synchronous and asynchronous cards." value="0x0000" startoffset="0x0008">
				<Member name="reserved" description="Reserved" range="15:7" value="0x000" property="-"/>
				<Member name="synccard" description="Operation mode of the smart card&lt;br&gt;0: async mode&lt;br&gt;1: sync mode" range="6" value="0x0" property="RW"/>
				<Member name="exdbnce" description="Debounce wait counter select after the card is inserted and stable. For details, see the description of SCI_STABLE.&lt;br&gt;0: The entire internal debounce counter is used.&lt;br&gt;1: The non-programmable part of the internal counter is bypassed." range="5" value="0x0" property="RW"/>
				<Member name="bgten" description="Block guard counter enable for the block guard mechanism&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="clkz1" description="SCI_CLK pin output configuration&lt;br&gt;0: CMOS output&lt;br&gt;1: OD output" range="3" value="0x0" property="RW"/>
				<Member name="mode" description="TX/RX mode&lt;br&gt;0: RX mode&lt;br&gt;1: TX mode" range="2" value="0x0" property="RW"/>
				<Member name="blken" description="Block timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="atrden" description="ATR timeout count mechanism enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0008"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CR2" description="SCI control register 2. After a value is written to a specific bit of SCI_CR2, the SCI activates, releases, or soft-resets the smart card. When the SCI is releasing the smart card, write operations on this register are ignored. In other cases, writing 1 to SCI_CR2[finish] enables the SCI to immediately send a card release timing.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The software writes to SCI_CR2 only in appropriate card operation phases. An inappropriate write may result in an unexpected result.&lt;/li&gt;&lt;li&gt;The smart card can be soft-reset by software only after the card is activated.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x000C">
				<Member name="reserved" description="Reserved" range="15:3" value="0x0000" property="-"/>
				<Member name="wreset" description="Soft reset on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: soft-reset&lt;br&gt;Note: This bit can be written only after the activation timing is transmitted. Otherwise, writing to this bit has no effect." range="2" value="0x0" property="WO"/>
				<Member name="finish" description="Release operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: released&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="1" value="0x0" property="WO"/>
				<Member name="startup" description="Activation operation on the smart card&lt;br&gt;0: invalid&lt;br&gt;1: activated&lt;br&gt;Note: This bit can be written only after the card reader detects a smart card. Otherwise, writing to this bit has no effect." range="0" value="0x0" property="WO"/>
				<Register offset="0x000C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CLKICC" description="a smart card clock frequency register. It defines the clock divider of the external smart card. The frequency of the smart card clock is calculated as follows: FSCI_CLK = FREFCLK/2 x (clkicc + 1). FSCI_CLK indicates the clock frequency, FREFCLK indicates the frequency of the reference clock, and clkicc is the value configured in SCI_CLKICC[clkicc]." value="0x0000" startoffset="0x0010">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="clkicc" description="Divider of the smart card clock (obtained by dividing the reference clock frequency). Its value range is 0?255." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0010"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_VALUE" description="an SCI_BAUD cycle count register in an ETU. Its value range is 5?255 and is used to calculate the ETU as follows: ETU = (1 + baud) x value/FREFCLK. FREFCLK is the frequency of the reference clock, baud is the value configured in SCI_BAUD[baud], and value is the value configured in SCI_VALUE[value]." value="0x0000" startoffset="0x0014">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="value" description="Number of SCI_BAUD cycles in an ETU" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0014"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BAUD" description="a baud rate clock divider register. It is used to calculate the ETU and its value range is 0x1?0xFFFF. For details about how to calculate the ETU, see the description of SCI_VALUE." value="0x0000" startoffset="0x0018">
				<Member name="baud" description="Clock divider of the baud rate" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0018"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TIDE" description="a TX/RX FIFO overflow threshold register.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;The characters in the TX FIFO are removed only after data is successfully transmitted." value="0x0000" startoffset="0x001C">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="rxtide" description="Value for triggering the SCIRXTIDEINTR interrupt&lt;br&gt;When the number of characters in the RX FIFO is greater than or equal to SCI_TIDE[rxtide], the RX FIFO overflow interrupt is triggered." range="11:6" value="0x00" property="RW"/>
				<Member name="txtide" description="Value for triggering the SCI TXTIDEINTR interrupt&lt;br&gt;When the number of characters in the TX FIFO is less than or equal to SCI_TIDE[txtide], the TX FIFO overflow interrupt is triggered." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x001C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STABLE" description="a smart card insertion stable time register. After the SCI detects that the SCI_DETECT signal is valid, the signal must retain valid for the period (in second) specified by TSTABLE that corresponds to the value defined in the SCI_STABLE register. After the period specified by TSTABLE has elapsed, an interrupt is triggered, indicating that the smart card has been properly inserted. The value of TSTABLE varies according to counter:&lt;ul&gt;&lt;li&gt;When the entire internal debounce counter is selected (that is, SCI_CR1[exdbnce] is set to 0), TSTABLE is calculated as follows: TSTABLE = (1 + Stable) x 65535 x TREFCLK. TREFCLK indicates the SCI reference clock cycle (1/48 MHz), and stable is the value configured in SCI_STABLE[stable].&lt;/li&gt;&lt;li&gt;When the non-programmable part of the internal debounce counter is bypassed (that is, SCI_CR1[exdbnce] is set to 1), TSTABLE is calculated as follows: TSTABLE = Stable x TREFCLK.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0024">
				<Member name="reserved" description="Reserved" range="15:10" value="0x00" property="-"/>
				<Member name="stable" description="Duration during which the card detection signal is held high" range="9:0" value="0x000" property="RW"/>
				<Register offset="0x0024"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATIME" description="a smart card activation time register. SCI_ATIME[atime] corresponds to SCIATIME in Figure 11-6. It indicates the duration of each of the three phases during card reset and activation.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;SCI_ATIME[atime] must be at least 40,000 smart card clock (SCI_CLK) cycles to ensure card reset. SCI_ATIME[atime] must also ensure power stability for the smart card." value="0x0000" startoffset="0x0028">
				<Member name="atime" description="Duration (SCI_CLK cycle count) of each of the three phases involved in the card activation timing&lt;br&gt;For details about the timing for resetting the smart card, see Figure 11-6." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0028"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_DTIME" description="a smart card release time register. SCI_DTIME[dtime] corresponds to SCIDTIME in Figure 11-7. It indicates the duration of each of the three phases involved in card release." value="0x0000" startoffset="0x002C">
				<Member name="dtime" description="Duration (SCI reference clock cycle) of each of the three phases involved in the card release timing&lt;br&gt;For details about the timing for releasing the smart card, see Figure 11-7." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x002C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRSTIME" description="an ATR RX start time threshold register. SCI_ATRSTIME[dtime] corresponds to SCIATRSTIME in Figure 11-6. Based on the smart card clock, the register defines the time threshold from finishing smart card reset to starting to receive the first ATR character. If waiting for the ATR RX start signal times out, an interrupt is triggered and SCI_RIS[atrstoutim] is set to 1.SCI_ATRSTIME[atrstime] must be set to 40,000 SCI_CLK cycles by software." value="0x0000" startoffset="0x0030">
				<Member name="atrstime" description="Timeout threshold (SCI_CLK cycle) for starting ATR reception" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0030"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ATRDTIME" description="an ATR RX time threshold register. If the duration from receiving the first ATR character to receiving the last one exceeds the duration (in ETU) defined in this register, an interrupt is triggered and SCI_RIS[atrdtoutris] is set to 1.&lt;B&gt;NOTE&lt;/B&gt;&lt;br&gt;&lt;ul&gt;&lt;li&gt;Before using this register, set SCI_CR1[atrden] to 1 to enable the timeout count mechanism.&lt;/li&gt;&lt;li&gt;According to the protocol, it is recommended that this register be set to 19,200 ETUs (0x4B00).&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0034">
				<Member name="atrdtime" description="ATR RX timeout threshold (in ETU), counting from the start bit of the first ATR character" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0034"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STOPTIME" description="a clock stop time register. When the smart card clock stops, it becomes invalid after the time defined in SCI_STOPTIME (SCI_CLK cycles) has elapsed. Then an interrupt is triggered, and SCI_RIS[clkstpris] is set to 1.According to the protocol, the minimum clock stop time is 1860 SCI_CLK cycles, that is, when SCI_STOPTIME[stoptime] is set to 0x744." value="0x0000" startoffset="0x0038">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="stoptime" description="Time (SCI_CLK cycles) for stopping the smart card clock" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x0038"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_STARTTIME" description="a smart card clock recovery time register. If clock recovery is enabled, data can be transferred between the smart card and the SCI after the time (SCI_CLK cycles) defined in SCI_STARTTIME has elapsed. Then an interrupt is triggered, and SCI_RIS[clkactris] is set to 1.According to the protocol, the minimum clock recovery time is 700 SCI_CLK cycles, that is, when SCI_STARTTIME[starttimr] is set to 0x2BC." value="0x0000" startoffset="0x003C">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="starttime" description="Duration (SCI_CLK cycles) from starting the card clock to activating data transfer between the SCI and the smart card" range="11:0" value="0x000" property="RW"/>
				<Register offset="0x003C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RETRY" description="an RX/TX retry times register. It defines the allowed number of TX or RX retry times. The details are as follows:&lt;ul&gt;&lt;li&gt;If SCI_CR0[txnak] is enabled, the SCI checks whether the RX end identifies a parity error. SCI_RETRY[rxretry] defines the maximum number of retry times allowed after a parity error occurs. If the maximum number of retry times is exceeded, an interrupt is triggered and SCI_RIS[txerrris] is set to 1.&lt;/li&gt;&lt;li&gt;If SCI_CR0[rxnak] is enabled, the SCI checks whether a parity error occurs in the received data. SCI_RETRY[txretry] defines the maximum number of retry times allowed after a parity error occurs. If the number is exceeded but the RX error still persists, SCI_DATA[parity] is set to 1.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0040">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxretry" description="Maximum number of RX retry times after a parity error occurs during reception" range="5:3" value="0x0" property="RW"/>
				<Member name="txretry" description="Maximum number of TX retry times after a parity error occurs during transmission" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0040"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMELS" description="a character RX interval timeout threshold lower 16-bit register.SCI_CHTIME defines the maximum time interval (in ETU) between the start edges of two consecutive characters received from the smart card. If the character RX interval times out, an interrupt is triggered and SCI_RIS[chtoutris] is set to 1.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The SCI_CHTIME register consists of the lower 16-bit SCI_CHTIMELS register and the upper 16-bit SCI_CHTIMEMS register. SCI_CHTIME does not immediately take effect after software writes to SCI_CHTIMEMS. SCI_CHTIME takes effect only after software writes to SCI_CHTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_CHTIME in sequence.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0044">
				<Member name="chtimels" description="Lower 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0044"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHTIMEMS" description="a character RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0048">
				<Member name="chtimems" description="Upper 16 bits of the character RX interval timeout threshold register SCICHTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0048"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMELS" description="a block RX interval timeout threshold lower 16-bit register.SCI_BLKTIME defines the maximum block RX interval (in ETU). The interval is counted from the start edge of the last character that is transmitted to the smart card to the time when the first character returned from the smart card is received.If the interval times out, an interrupt is triggered and SCI_RIS[blkoutim] is set to 1.&lt;B&gt;CAUTION&lt;/B&gt;The SCI_BLKTIME register consists of the lower 16-bit SCI_BLKTIMELS register and the upper 16-bit SCI_BLKTIMEMS register. SCI_BLKTIME does not immediately take effect after software writes to SCI_BLKTIMEMS. SCI_BLKTIME takes effect only after software writes to SCI_BLKTIMELS. Therefore, you need to configure the upper 16 bits and then the lower 16 bits of SCI_BLKTIME in sequence.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x004C">
				<Member name="blktimels" description="Lower 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x004C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKTIMEMS" description="SCI_BLKTIMES is a block RX interval timeout threshold upper 16-bit register." value="0x0000" startoffset="0x0050">
				<Member name="blktimems" description="Upper 16 bits of the block RX interval timeout threshold register SCIBLKTIME" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x0050"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_CHGUARD" description="a character guard interval register. It defines the minimum extra guard interval (in ETU) between the start edges of two consecutive characters when the SCI is transmitting characters to the smart card. The character guard interval depends on the global interface byte TC1 (obtained from the ATR timing) defined in the protocol." value="0x0000" startoffset="0x0054">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="scichguard" description="Character guard interval (in ETU)" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0054"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_BLKGUARD" description="a block guard interval register. When the transfer directions of two consecutive characters are opposite, the interval between their start edges is the value defined in SCI_BLKGUARD." value="0x0000" startoffset="0x0058">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="sciblkguard" description="Minimum interval (unit: ETU) between two consecutive characters with opposite transfer directions" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x0058"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXTIME" description="an RX FIFO read timeout threshold register. When there are characters in the RX FIFO and the characters are not read within the period defined in SCI_RXTIME, the RX read timeout interrupt is triggered and SCI_RIS[rtoutris] is set to 1.&lt;B&gt;CAUTION&lt;/B&gt;Never set SCI_RXTIME[rxtime] to 0x0000 when you use the read timeout interrupt function of the RX FIFO.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x005C">
				<Member name="rxtime" description="RX read timeout threshold (unit: SCI_CLK cycle)" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x005C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_FIFOSTATUS" description="a FIFO status register." value="0x000A" startoffset="0x0060">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="-"/>
				<Member name="rxfe" description="RX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="3" value="0x1" property="RO"/>
				<Member name="rxff" description="RX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="2" value="0x0" property="RO"/>
				<Member name="txfe" description="TX FIFO empty status&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="1" value="0x1" property="RO"/>
				<Member name="txff" description="TX FIFO full status&lt;br&gt;0: not full&lt;br&gt;1: full" range="0" value="0x0" property="RO"/>
				<Register offset="0x0060"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_TXCOUNT" description="a TX FIFO data count register.&lt;B&gt;CAUTION&lt;/B&gt;If an error defined in the T0 protocol occurs when characters are transmitted to the smart card, and the number of retransmission times exceeds the allowed value defined in SCI_RETRY, an interrupt is triggered and SCI_RIS[txerrris] is set to 1. Before the next transmission, the TX FIFO must be cleared by writing to SCI_TXCOUNT.SCI_TXCOUNT is a TX FIFO data count register.&lt;/li&gt;&lt;/ul&gt;" value="0x0000" startoffset="0x0064">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="txcount" description="Reading this register returns the number of characters in the TX FIFO. Writing any value to this register clears the TX FIFO." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0064"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RXCOUNT" description="an RX FIFO data count register." value="0x0000" startoffset="0x0068">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxcount" description="Reading this register returns the number of characters in the RX FIFO. Writing any value to this register clears the RX FIFO." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x0068"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x006C">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtideim" description="TX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="14" value="0x0" property="RW"/>
				<Member name="rxtideim" description="RX FIFO overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="13" value="0x0" property="RW"/>
				<Member name="clkactim" description="Smart card clock recovery interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="12" value="0x0" property="RW"/>
				<Member name="clkstpim" description="Smart card clock stop interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="11" value="0x0" property="RW"/>
				<Member name="rorim" description="RX overload interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="rtoutim" description="Read timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="chtoutim" description="Character interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="blktoutim" description="Block interval timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="atrdtoutim" description="ATR RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="atrstoutim" description="ATR wait timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="txerrim" description="TX error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="carddnim" description="Smart card release interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="3" value="0x0" property="RW"/>
				<Member name="cardupim" description="Smart card activate interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="2" value="0x0" property="RW"/>
				<Member name="cardoutim" description="Smart card remove interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="cardinim" description="Smart card insert interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="0" value="0x0" property="RW"/>
				<Register offset="0x006C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_RIS" description="a raw interrupt register. This register defines the raw interrupts that are not masked." value="0x400A" startoffset="0x0070">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtideris" description="Raw TX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the TX FIFO is less than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" value="0x1" property="RO"/>
				<Member name="rxtideris" description="Raw RX FIFO overflow interrupt. This bit is set to 1 if the number of characters in the RX FIFO is greater than or equal to the threshold.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="clkactris" description="Raw smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="clkstpris" description="Raw smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="rorris" description="Raw RX overload interrupt. This bit is set to 1 if the RX FIFO is full and new characters are received.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="rtoutris" description="Raw read timeout interrupt. This bit is set to 1 if the CPU does not fetch data in the RX FIFO within the specified period.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="chtoutris" description="Raw character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="blktoutris" description="Raw block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="atrdtoutris" description="Raw ATR RX timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="atrstoutris" description="Raw ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="txerrris" description="Raw TX error interrupt. This bit is set to1 if an error occurs in the transmitted characters and the error still persists after a specified number of retries.&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="carddnris" description="Raw smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x1" property="RO"/>
				<Member name="cardupris" description="Raw smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="cardoutris" description="Raw smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x1" property="RO"/>
				<Member name="cardinris" description="Raw smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0070"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_MIS" description="a masked interrupt register. This register defines the results obtained after raw interrupts are masked." value="0x0000" startoffset="0x0074">
				<Member name="reserved" description="Reserved" range="15" value="0x0" property="-"/>
				<Member name="txtidemis" description="Masked TX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="14" value="0x0" property="RO"/>
				<Member name="rxtidemis" description="Masked RX FIFO overflow interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="13" value="0x0" property="RO"/>
				<Member name="clkactmis" description="Masked smart card clock recovery interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="12" value="0x0" property="RO"/>
				<Member name="clkstpmis" description="Masked smart card clock stop interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="11" value="0x0" property="RO"/>
				<Member name="rormis" description="Masked RX overload interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="rtoutmis" description="Masked read timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="chtoutmis" description="Masked character interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="blktoutmis" description="Masked block interval timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="atrdtoutmis" description="Masked ATR RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="atrstoutim" description="Masked ATR wait timeout interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="txerrmis" description="Masked TX error interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="carddnmis" description="Masked smart card release interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="3" value="0x0" property="RO"/>
				<Member name="cardupmis" description="Masked smart card activate interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="2" value="0x0" property="RO"/>
				<Member name="cardoutmis" description="Masked smart card remove interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="1" value="0x0" property="RO"/>
				<Member name="cardinmis" description="Masked smart card insert interrupt&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="0" value="0x0" property="RO"/>
				<Register offset="0x0074"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_ICR" description="an interrupt clear register." value="0x0000" startoffset="0x0078">
				<Member name="reserved" description="Reserved" range="15:13" value="0x0" property="-"/>
				<Member name="clkactic" description="Smart card clock recovery interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="12" value="0x0" property="WO"/>
				<Member name="clkstpic" description="Smart card clock stop interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="11" value="0x0" property="WO"/>
				<Member name="roric" description="RX overload interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="10" value="0x0" property="WO"/>
				<Member name="rtoutic" description="Read timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="9" value="0x0" property="WO"/>
				<Member name="chtoutic" description="Character interval timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="8" value="0x0" property="WO"/>
				<Member name="blktoutic" description="Block interval timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="7" value="0x0" property="WO"/>
				<Member name="atrdtoutic" description="ATR RX timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="6" value="0x0" property="WO"/>
				<Member name="atrstoutic" description="ATR wait timeout interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="5" value="0x0" property="WO"/>
				<Member name="txerric" description="TX error interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="4" value="0x0" property="WO"/>
				<Member name="carddnic" description="Smart card release interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="3" value="0x0" property="WO"/>
				<Member name="cardupic" description="Smart card activate interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="2" value="0x0" property="WO"/>
				<Member name="cardoutic" description="Smart card remove interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="1" value="0x0" property="WO"/>
				<Member name="cardinic" description="Smart card insert interrupt clear&lt;br&gt;0: not cleared&lt;br&gt;1: cleared" range="0" value="0x0" property="WO"/>
				<Register offset="0x0078"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCACT" description="an activation register in sync mode. The register is used to enable data and clocks, implement reset, and control power supply in sync mode. The register also provides status information. The corresponding status bits are automatically updated during activation, release, or warm reset." value="0x0000" startoffset="0x007C">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="cardpresent" description="Smart card presence&lt;br&gt;0: No smart card is detected.&lt;br&gt;1: A smart card is detected." range="10" value="0x0" property="RO"/>
				<Member name="nscidataen" description="Tristate control enable for the off-chip buffer of data&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="9" value="0x0" property="RO"/>
				<Member name="nscidataouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="8" value="0x0" property="RO"/>
				<Member name="sciclkout" description="SCI clock output enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="7" value="0x0" property="RO"/>
				<Member name="nsciclken" description="Tristate control enable for the off-chip buffer of the clock&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="6" value="0x0" property="RO"/>
				<Member name="nsciclkouten" description="Tristate control enable for the data buffer&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="5" value="0x0" property="RO"/>
				<Member name="fcb" description="Functional code. This bit works with the creset bit to indicate the type of a command to be executed." range="4" value="0x0" property="RW"/>
				<Member name="dataen" description="SCI data output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="clken" description="SCI clock output enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="creset" description="Smart card reset signal control enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" value="0x0" property="RW"/>
				<Member name="power" description="Card power (VCC) enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x007C"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCTX" description="a TX clock and data stream register in sync mode. It is used to determine whether to transmit clocks and data in sync mode." value="0x0000" startoffset="0x0080">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="wfcb" description="Functional code in sync mode. The bit works with the wrst bit to indicate the type of a command to be executed." range="5" value="0x0" property="RW"/>
				<Member name="wrst" description="Card reset signal enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="wclken" description="Tristate control enable for the off-chip buffer of the clock in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="3" value="0x0" property="RW"/>
				<Member name="wdataen" description="Card data output enable in sync mode&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="wclk" description="SCI clock enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="1" value="0x0" property="RW"/>
				<Member name="wdata" description="SCI data enable in sync mode&lt;br&gt;0: enabled&lt;br&gt;1: disabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x0080"/>
			</RegisterGroup>
			<RegisterGroup name="SCI_SYNCRX" description="SCI_SYNCTX is an RX clock and data stream register in sync mode. It is used to determine whether to receive clocks and data in sync mode." value="0x0000" startoffset="0x0084">
				<Member name="reserved" description="Reserved" range="15:2" value="0x0000" property="-"/>
				<Member name="rclk" description="Raw clock" range="1" value="0x0" property="RO"/>
				<Member name="rdata" description="Raw data" range="0" value="0x0" property="RO"/>
				<Register offset="0x0084"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="SPI" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B1A000"/>
			<Module baseAddress="0xF8B1B000"/>
			<RegisterGroup name="SPICR0" description="SPI control register 0." value="0x0000" startoffset="0x000">
				<Member name="scr" description="Serial clock rate, ranging from 0 to 255&lt;br&gt;The field value is used to calculate the SPI TX and RX bit rates. The formula is as follows: Bit rate = FSPICLK/[CPSDVSR x (1 + SCR)]&lt;br&gt;CPSDVSR is an even number ranging from 2 to 254, and is specified by configuring SPICPSR." range="15:8" value="0x00" property="RW"/>
				<Member name="sph" description="SPICLKOUT phase. For details, see section 11.8.3 &quot;Peripheral Bus Timings.&quot;" range="7" value="0x0" property="RW"/>
				<Member name="spo" description="SPICLKOUT polarity. For details, see section 11.8.3 &quot;Peripheral Bus Timings.&quot;" range="6" value="0x0" property="RW"/>
				<Member name="frf" description="Frame format&lt;br&gt;00: Motorola SPI frame&lt;br&gt;01: TI synchronous serial frame&lt;br&gt;10: national microwire frame&lt;br&gt;11: reserved" range="5:4" value="0x0" property="RW"/>
				<Member name="dss" description="Data bit width&lt;br&gt;0011: 4 bits&lt;br&gt;1000: 9 bits&lt;br&gt;1101: 14 bits&lt;br&gt;0100: 5 bits&lt;br&gt;1001: 10 bits&lt;br&gt;1110: 15 bits&lt;br&gt;0101: 6 bits&lt;br&gt;1010: 11 bits&lt;br&gt;1111: 16 bits&lt;br&gt;0110: 7 bits&lt;br&gt;1011: 12 bits&lt;br&gt;0111: 8 bits&lt;br&gt;1100: 13 bits&lt;br&gt;Other values: reserved" range="3:0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="SPICR1" description="SPI control register 1." value="0x7F00" startoffset="0x004">
				<Member name="waiten" description="Wait enable. This bit is valid when SPICR0[frf] is set to the national microwire frame format.&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="waitval" description="Number of waiting beats between read and write operations in national microwire frame format. This field is valid when the waiten bit is 1 and the frame format is national microwire." range="14:8" value="0x7F" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RW"/>
				<Member name="bigend" description="Data endian mode&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="RW"/>
				<Member name="ms" description="Master or slave mode. This field can be changed only when the SPI is disabled.&lt;br&gt;0: master mode (default)&lt;br&gt;1: reserved" range="2" value="0x0" property="RW"/>
				<Member name="sse" description="SPI enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="lbm" description="Loopback mode&lt;br&gt;0: The normal serial port operation is enabled.&lt;br&gt;1: The output of the TX serial shift register internally connects to the input of the RX serial shift register." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="SPIDR" description="a data register." value="0x0000" startoffset="0x008">
				<Member name="data" description="TX or RX FIFO&lt;br&gt;Read: RX FIFO&lt;br&gt;Write: TX FIFO&lt;br&gt;If the number of data bits is less than 16, data must be right-aligned. The TX logic ignores the unused upper bits, and the RX logic automatically aligns the data to the right." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="SPISR" description="a status register." value="0x0003" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="15:5" value="0x000" property="RW"/>
				<Member name="bsy" description="SPI busy flag&lt;br&gt;0: ready&lt;br&gt;1: busy" range="4" value="0x0" property="RW"/>
				<Member name="rff" description="Whether the RX FIFO is full&lt;br&gt;0: not full&lt;br&gt;1: full" range="3" value="0x0" property="RW"/>
				<Member name="rne" description="Whether the RX FIFO is empty&lt;br&gt;0: empty&lt;br&gt;1: not empty" range="2" value="0x0" property="RW"/>
				<Member name="tnf" description="Whether the TX FIFO is full&lt;br&gt;0: full&lt;br&gt;1: not full" range="1" value="0x1" property="RW"/>
				<Member name="tfe" description="Whether the TX FIFO is empty&lt;br&gt;0: not empty&lt;br&gt;1: empty" range="0" value="0x1" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="SPICPSR" description="a clock divider register." value="0x0000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="RW"/>
				<Member name="cpsdvsr" description="Clock divider&lt;br&gt;The value must be an even number ranging from 2 to 254. It depends on the frequency of the input clock SPICLK. The LSB is read as 0." range="7:0" value="0x00" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="SPIIMSC" description="SPIMSC is an interrupt mask register. The value 0 indicates masked, and the value 1 indicates not masked." value="0x0000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="RW"/>
				<Member name="txim" description="TX FIFO interrupt mask&lt;br&gt;0: masked when the TX FIFO is half empty or less&lt;br&gt;1: not masked when the TX FIFO is half empty or less" range="3" value="0x0" property="RW"/>
				<Member name="rxim" description="RX FIFO interrupt mask&lt;br&gt;0: masked when the RX FIFO is half empty or less&lt;br&gt;1: not masked when the RX FIFO is half empty or less" range="2" value="0x0" property="RW"/>
				<Member name="rtim" description="RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="1" value="0x0" property="RW"/>
				<Member name="rorim" description="RX overflow interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked&lt;br&gt;When the value is 1, the hardware stream control function is enabled. That is, when the RX FIFO is full, the SPI stops transmitting data." range="0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRIS" description="a raw interrupt status register. The value 0 indicates that no interrupt is generated, and the value 1 indicates that an interrupt is generated." value="0x0008" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="RO"/>
				<Member name="txris" description="Raw TX FIFO interrupt status" range="3" value="0x1" property="RO"/>
				<Member name="rxris" description="Raw RX FIFO interrupt status" range="2" value="0x0" property="RO"/>
				<Member name="rtris" description="Raw RX timeout interrupt status" range="1" value="0x0" property="RO"/>
				<Member name="rorris" description="Raw RX FIFO overflow interrupt status" range="0" value="0x0" property="RO"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="SPIMIS" description="a masked interrupt status register. The value 0 indicates that no interrupt is generated, and the value1 indicates that an interrupt is generated." value="0x0000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="15:4" value="0x000" property="RO"/>
				<Member name="txmis" description="Masked TX FIFO interrupt status" range="3" value="0x0" property="RO"/>
				<Member name="rxmis" description="Masked RX FIFO interrupt status" range="2" value="0x0" property="RO"/>
				<Member name="rtmis" description="Masked RX timeout interrupt status" range="1" value="0x0" property="RO"/>
				<Member name="rormis" description="Masked RX FIFO overflow interrupt status" range="0" value="0x0" property="RO"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="SPIICR" description="an interrupt clear register. Writing 1 to the corresponding bit clear an interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="15:2" value="0x0000" property="RO"/>
				<Member name="rtic" description="RX timeout interrupt clear" range="1" value="0x0" property="RO"/>
				<Member name="roric" description="RX overflow interrupt clear" range="0" value="0x0" property="RO"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="SPITXFIFOCR" description="a TX FIFO control register." value="0x0009" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="RW"/>
				<Member name="txintsize" description="Threshold for triggering a TX FIFO interrupt. When the amount of data in the TX FIFO is less than or equal to the value of TXINTSize, TXRIS is valid.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x1" property="RO"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="SPIRXFIFOCR" description="an RX FIFO control register." value="0x0009" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="RW"/>
				<Member name="rxintsize" description="Threshold for triggering an RX FIFO interrupt. When the amount of data in the RX FIFO is greater than or equal to the value of (256 ? RXINTSize), RXRIS is valid and its length is 16 bits.&lt;br&gt;000: 1&lt;br&gt;001: 4&lt;br&gt;010: 8&lt;br&gt;011: 16&lt;br&gt;100: 32&lt;br&gt;101: 64&lt;br&gt;110: 64&lt;br&gt;111: 64" range="5:3" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x1" property="RO"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="UART" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8B00000"/>
			<Module baseAddress="0xF8006000"/>
			<Module baseAddress="0xF8B02000"/>
			<RegisterGroup name="UART_DR" description="a UART data register that stores the received data and data to be transmitted. The RX status can be queried by reading this register." value="0x0000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs. That is, a data segment is received when the RX FIFO is full." range="11" value="0x0" property="RO"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs. That is, the RX data input signal retains low longer than a full word transfer. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="10" value="0x0" property="RO"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error occurs." range="9" value="0x0" property="RO"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: A frame error (namely, stop bit error) occurs." range="8" value="0x0" property="RO"/>
				<Member name="data" description="Data to be transmitted or received" range="7:0" value="0x00" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RSR" description="an RX status register or error clear register.&lt;/li&gt;&lt;/ul&gt;&lt;ul&gt;&lt;li&gt;It acts as the RX status register when being read.&lt;/li&gt;&lt;li&gt;It acts as the error clear register when being written.You can obtain the RX status by reading UART_DR. The break, frame, and parity status information read from UART_DR takes priority over that read from UART_RSR. That is, the status information in UART_DR updates faster than that in UART_RSR.&lt;/li&gt;&lt;/ul&gt;&lt;B&gt;CAUTION&lt;/B&gt;Writing any value to UART_RSR resets it." value="0x00" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="7:4" value="0x0" property="-"/>
				<Member name="oe" description="Overflow error&lt;br&gt;0: No overflow error occurs.&lt;br&gt;1: An overflow error occurs.&lt;br&gt;When the FIFO is full, the contents in the FIFO remain valid. No data will be written to the FIFO and an overflow occurs in the shift register. In this case, the CPU must read the data immediately to spare the FIFO." range="3" value="0x0" property="RW"/>
				<Member name="be" description="Break error&lt;br&gt;0: No break error occurs.&lt;br&gt;1: A break error occurs.&lt;br&gt;If the RX data input signal retains low longer than a full word transfer, a break error is considered. A full word consists of a start bit, data bits, a parity bit, and a stop bit." range="2" value="0x0" property="RW"/>
				<Member name="pe" description="Parity error&lt;br&gt;0: No parity error occurs.&lt;br&gt;1: A parity error of the received data occurs.&lt;br&gt;In FIFO mode, the error is associated with the data at the top of the FIFO." range="1" value="0x0" property="RW"/>
				<Member name="fe" description="Frame error&lt;br&gt;0: No frame error occurs.&lt;br&gt;1: An error occurs at the stop bit of the received data. The valid stop bit is 1." range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FR" description="a UART flag register." value="0x0197" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="15:8" value="0x01" property="-"/>
				<Member name="txfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is empty." range="7" value="0x1" property="RO"/>
				<Member name="rxff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is full." range="6" value="0x0" property="RO"/>
				<Member name="txff" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the TX holding register is full.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the TX FIFO is full." range="5" value="0x0" property="RO"/>
				<Member name="rxfe" description="This bit is defined by the status of UART_LCR_H[fen].&lt;br&gt;If UART_LCR_H[fen] is 0, this bit is set to 1 when the RX holding register is empty.&lt;br&gt;If UART_LCR_H[fen] is 1, this bit is set to 1 when the RX FIFO is empty." range="4" value="0x1" property="RO"/>
				<Member name="busy" description="UART busy/idle status&lt;br&gt;0: The UART is idle or data transmission is complete.&lt;br&gt;1: The UART is busy transmitting data.&lt;br&gt;If this bit is set to 1, the status is retained until the entire byte (including all stop bits) is transmitted from the shift register.&lt;br&gt;Regardless of whether the UART is enabled, this bit is set to 1 when the TX FIFO is not empty." range="3" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="2:0" value="0x7" property="-"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IBRD" description="an integer baud rate register." value="0x0000" startoffset="0x024">
				<Member name="bauddivint" description="Clock divider corresponding to the integral part of the baud rate&lt;br&gt;All bits are cleared after reset." range="15:0" value="0x0000" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="UART_FBRD" description="a decimal baud rate register.&lt;B&gt;CAUTION&lt;/B&gt;&lt;ul&gt;&lt;li&gt;The values of UART_IBRD and UART_FBRD are updated only after the current data transmission or reception is complete.&lt;/li&gt;&lt;li&gt;The minimum clock divider is 1, and the maximum clock divider is 65,535 (216 ? 1). That is, UART_IBRD cannot be 0, and UART_FBRD is ignored if UART_IBRD is 0. If UART_FBRD is set to 0x1E and UART_IBRD is set to 0x01, the integral part of the clock divider is 30 and the decimal part of the clock divider is 0.015625. Therefore, the clock divider is 30.015625.&lt;/li&gt;&lt;li&gt;UART baud rate = Internal bus frequency/(16 x Clock divider) = Internal bus frequency/(16 x 30.015625)&lt;/li&gt;&lt;/ul&gt;" value="0x00" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="7:6" value="0x0" property="-"/>
				<Member name="banddivfrac" description="Clock divider corresponding to the decimal part of the baud rate&lt;br&gt;All bits are cleared after reset." range="5:0" value="0x00" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="UART_LCR_H" description="a transfer mode control register. The registers UART_LCR_H, UART_IBRD, and UART_FBRD constitute a 30-bit register. If UART_IBRD and UART_FBRD are updated, UART_LCR_H must also be updated." value="0x0000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="15:8" value="0x00" property="-"/>
				<Member name="sps" description="Parity select&lt;br&gt;When bit 1, bit 2, and bit 7 of this register are set to 1, the parity bit is 0 during transmission and detection.&lt;br&gt;When bit 1 and bit 7 are set to 1 and bit 2 is set to 0, the parity bit is 1 during transmission and detection.&lt;br&gt;When bit 1, bit 2, and bit 7 are cleared, the stick parity bit is disabled." range="7" value="0x0" property="RW"/>
				<Member name="wlen" description="Count of bits in a transmitted or received frame&lt;br&gt;00: 5 bits&lt;br&gt;01: 6 bits&lt;br&gt;10: 7 bits&lt;br&gt;11: 8 bits" range="6:5" value="0x0" property="RW"/>
				<Member name="fen" description="TX/RX FIFO enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="stp2" description="Whether a 2-bit stop bit exists at the end of a transmitted frame&lt;br&gt;0: There is no 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;1: There is a 2-bit stop bit at the end of the transmitted frame.&lt;br&gt;The RX logic does not check for the 2-bit stop bit during data reception." range="3" value="0x0" property="RW"/>
				<Member name="eps" description="Parity bit select during data transmission and reception&lt;br&gt;0: The odd parity bit is generated or checked during data transmission and reception.&lt;br&gt;1: The even parity bit is generated or checked during data transmission and reception.&lt;br&gt;This bit is invalid when UART_LCR_H[fen] is 0." range="2" value="0x0" property="RW"/>
				<Member name="pen" description="Parity check enable&lt;br&gt;0: The parity check is disabled.&lt;br&gt;1: The parity bit is generated at the TX end and checked at the RX end." range="1" value="0x0" property="RW"/>
				<Member name="brk" description="Break TX&lt;br&gt;0: invalid&lt;br&gt;1: After the current data transmission is complete, the UTXD outputs low level continuously.&lt;br&gt;Note: This bit must retain 1 for at least two full frames to ensure that the break command is executed properly. In normal cases, this bit must be set to 0." range="0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_CR" description="a UART control register.To configure UART_CR, perform the following steps:Write 0 to UART_CR[uarten] to disable the UART.Wait until the current data transmission or reception is complete.Set UART_LCR_H[fen] to 0.Configure UART_CR.Write 1 to UART_CR[uarten] to enable the UART.----End" value="0x0300" startoffset="0x030">
				<Member name="ctsen" description="CTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. Data can be transmitted only when the nUARTCTS signal is valid." range="15" value="0x0" property="RW"/>
				<Member name="rtsen" description="RTS hardware flow control enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled. The data RX request can be sent only when the RX FIFO has free space." range="14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13:12" value="0x0" property="-"/>
				<Member name="rts" description="Request TX&lt;br&gt;This bit is the inversion of the status output signal nUARTRTS of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="11" value="0x0" property="RW"/>
				<Member name="dtr" description="Data TX ready&lt;br&gt;This bit is the inversion of the status output signal nUARTDTR of the UART modem.&lt;br&gt;0: The output signal is retained.&lt;br&gt;1: When this bit is set to 1, the output signal is 0." range="10" value="0x0" property="RW"/>
				<Member name="rxe" description="UART RX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception, the current data reception is stopped abnormally." range="9" value="0x1" property="RW"/>
				<Member name="txe" description="UART TX enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data transmission, the current data transmission is stopped abnormally." range="8" value="0x1" property="RW"/>
				<Member name="lbe" description="Loopback enable&lt;br&gt;0: disabled&lt;br&gt;1: UARTTXD output is looped back to UARTRXD." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6:1" value="0x00" property="-"/>
				<Member name="uarten" description="UART enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled&lt;br&gt;If the UART is disabled during data reception and transmission, the data transfer is stopped abnormally." range="0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IFLS" description="an interrupt FIFO threshold register. It is used to set the trigger threshold for the FIFO interrupt (UART_TXINTR or UART_RXINTR)." value="0x0012" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="15:6" value="0x000" property="-"/>
				<Member name="rxiflsel" description="RX interrupt FIFO threshold. An RX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: RX FIFO ≥ 1/8 full&lt;br&gt;001: RX FIFO ≥ 1/4 full&lt;br&gt;010: RX FIFO ≥ 1/2 full&lt;br&gt;011: RX FIFO ≥ 3/4 full&lt;br&gt;100: RX FIFO ≥ 7/8 full&lt;br&gt;101?111: reserved" range="5:3" value="0x2" property="RW"/>
				<Member name="txiflsel" description="TX interrupt FIFO threshold. A TX interrupt is triggered when any of the following conditions is met:&lt;br&gt;000: TX FIFO ≤ 1/8 full&lt;br&gt;001: TX FIFO ≤ 1/4 full&lt;br&gt;011: TX FIFO ≤ 3/4 full&lt;br&gt;010: TX FIFO ≤ 1/2 full&lt;br&gt;100: TX FIFO ≤ 7/8 full&lt;br&gt;101?111: reserved" range="2:0" value="0x2" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="UART_IMSC" description="an interrupt mask register." value="0x0000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeim" description="Overflow error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="10" value="0x0" property="RW"/>
				<Member name="beim" description="Break error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="9" value="0x0" property="RW"/>
				<Member name="peim" description="Parity check interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="8" value="0x0" property="RW"/>
				<Member name="feim" description="Frame error interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="7" value="0x0" property="RW"/>
				<Member name="rtim" description="RX timeout interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="6" value="0x0" property="RW"/>
				<Member name="txim" description="TX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="5" value="0x0" property="RW"/>
				<Member name="rxim" description="RX interrupt mask&lt;br&gt;0: masked&lt;br&gt;1: not masked" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="UART_RIS" description="a raw interrupt status register. The contents of this register are not affected by the UART_IMSC register." value="0x0000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeris" description="Raw overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="beris" description="Raw break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="peris" description="Raw parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="feris" description="Raw error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtris" description="Raw RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txris" description="Raw TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxris" description="Raw RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="UART_MIS" description="a masked interrupt status register. The values of this register are the results obtained after UART_RIS is ANDed with UART_IMSC." value="0x0000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oemis" description="Masked overflow error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="10" value="0x0" property="RO"/>
				<Member name="bemis" description="Masked break error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="9" value="0x0" property="RO"/>
				<Member name="pemis" description="Masked parity check interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="8" value="0x0" property="RO"/>
				<Member name="femis" description="Masked error interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="7" value="0x0" property="RO"/>
				<Member name="rtmis" description="Masked RX timeout interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="6" value="0x0" property="RO"/>
				<Member name="txmis" description="Masked TX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="5" value="0x0" property="RO"/>
				<Member name="rxmis" description="Masked RX interrupt status&lt;br&gt;0: No interrupt is generated.&lt;br&gt;1: An interrupt is generated." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="UART_ICR" description="an interrupt clear register. Writing 1 clears the corresponding interrupt, and writing 0 has no effect." value="0x0000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="15:11" value="0x00" property="-"/>
				<Member name="oeic" description="Overflow error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="10" value="0x0" property="WO"/>
				<Member name="beic" description="Break error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="9" value="0x0" property="WO"/>
				<Member name="peic" description="Parity check interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="8" value="0x0" property="WO"/>
				<Member name="feic" description="Error interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="7" value="0x0" property="WO"/>
				<Member name="rtic" description="RX timeout interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="6" value="0x0" property="WO"/>
				<Member name="txic" description="TX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="5" value="0x0" property="WO"/>
				<Member name="rxic" description="RX interrupt clear&lt;br&gt;0: invalid&lt;br&gt;1: cleared" range="4" value="0x0" property="WO"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x0" property="-"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="UART_DMACR" description="a DMA control register. It is used to enable or disable the DMAs of the TX and RX FIFOs." value="0x0000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="15:3" value="0x0000" property="-"/>
				<Member name="dmaonerr" description="DMA enable for the RX channel when the UART error interrupt (UARTEINTR) is generated&lt;br&gt;0: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is valid.&lt;br&gt;1: When UARTEINTR is valid, the DMA output request (UARTRXDMASREQ or UARRTXDMABREQ) of the RX channel is invalid." range="2" value="0x0" property="RW"/>
				<Member name="txdmae" description="TX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="rxdmae" description="RX FIFO DMA enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB 2.0" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF9890000"/>
			<RegisterGroup name="INSNREG00" description="a micro-frame length configuration register." value="0x00000000" startoffset="0x90">
				<Member name="reserved" description="Reserved" range="31:20" value="0x000" property="-"/>
				<Member name="debug" description="For debugging only" range="19:14" value="0x00" property="RW"/>
				<Member name="val" description="Micro-frame counter&lt;br&gt;This field is used only for simulation. In normal cases, the micro-frame length is 125 μs defined in the protocol. During simulation, the micro-frame length can be shortened by configuring this field to reduce the simulation time." range="13:1" value="0x0000" property="RW"/>
				<Member name="en" description="Register enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0x90"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG01" description="INTNREG01 is a PBUF out/in threshold register." value="0x00200020" startoffset="0x94">
				<Member name="out_threshold" description="TX threshold&lt;br&gt;If the data amount in the PBUF is above the TX threshold, data starts to be transmitted. The depth is measured by 32 bits." range="31:16" value="0x0020" property="RW"/>
				<Member name="in_threshold" description="RX threshold&lt;br&gt;If the data amount in the PBUF is above the RX threshold, data is read from the PBUF. The depth is measured by 32 bits." range="15:0" value="0x0020" property="RW"/>
				<Register offset="0x94"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG02" description="a PBUF depth configuration register." value="0x00000080" startoffset="0x98">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="-"/>
				<Member name="pbuf_depth" description="PBUF depth. The depth is measured by 32 bits." range="11:0" value="0x080" property="RW"/>
				<Register offset="0x98"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG03" description="an interrupt memory transfer enable register." value="0x00000001" startoffset="0x9C">
				<Member name="reserved" description="Reserved" range="31:15" value="0x00000" property="-"/>
				<Member name="dis" description="256 MHz clock check enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="14" value="0x0" property="RW"/>
				<Member name="ctrl" description="Line state ignore during TESTSE0 NAK" range="13" value="0x0" property="RW"/>
				<Member name="val" description="TX-TX turnaround delay attach" range="12:10" value="0x0" property="RW"/>
				<Member name="fetch" description="Periodic frames list RX" range="9" value="0x0" property="RW"/>
				<Member name="offset" description="Available time offset" range="8:1" value="0x00" property="RW"/>
				<Member name="brk_en" description="Interrupt memory transfer enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x1" property="RO"/>
				<Register offset="0x9C"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG04" description="a debug register." value="0x00000000" startoffset="0xA0">
				<Member name="reserved" description="Reserved" range="31:6" value="0x0000000" property="-"/>
				<Member name="auto_en" description="Automatic feature enable&lt;br&gt;0: enabled (default). The suspend signal is valid when the run/stop bit is reset by software, but the hchalted bit is not set.&lt;br&gt;1: disabled. The port is not suspended when software clears the run/stop bit." range="5" value="0x0" property="RW"/>
				<Member name="nak_reldfix_en" description="NAK reload enable&lt;br&gt;0: enabled&lt;br&gt;1: disable" range="4" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="3" value="0x0" property="-"/>
				<Member name="scaledwn_enum_time" description="Port enumeration time scale-down enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="HCCPARAMS register write enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="hcsparam_en" description="HCSPARAMS register write enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0xA0"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG05" description="a control and status register. It is used to read or write to PHY registers." value="0x40001000" startoffset="0xA4">
				<Member name="reserved" description="Reserved" range="31:18" value="0x1000" property="-"/>
				<Member name="vbusy" description="The value 1 indicates that hardware is writing data. This bit is cleared only when the process is complete." range="17" value="0x0" property="RO"/>
				<Member name="vport" description="Port ID. It cannot exceed the supported number of ports." range="16:13" value="0x0" property="RW"/>
				<Member name="vcontrol_loadm" description="Load enable&lt;br&gt;0: enabled&lt;br&gt;1: disable" range="12" value="0x1" property="RW"/>
				<Member name="vcontrol" description="Port control signal" range="11:8" value="0x0" property="RW"/>
				<Member name="hccparam_en" description="Port status signal" range="7:0" value="0x00" property="RO"/>
				<Register offset="0xA4"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG06" description="an AHB error status register." value="0x00000000" startoffset="0xA8">
				<Member name="err_capture" description="Whether an AHB error occurs&lt;br&gt;0: no&lt;br&gt;1: yes" range="31" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="30:12" value="0x00000" property="-"/>
				<Member name="hbusrt_err" description="hbrust value during control transfer when an AHB error occurs" range="11:9" value="0x0" property="RO"/>
				<Member name="num_beat_err" description="Number of beats during the current burst transfer when an AHB error occurs. The maximum number of beats is 16.&lt;br&gt;0x00?0x10: valid&lt;br&gt;0x11?0x1F: reserved" range="8:4" value="0x00" property="RO"/>
				<Member name="num_beat_ok" description="Number of completed beats during the current burst transfer when an AHB error occurs" range="3:0" value="0x0" property="RO"/>
				<Register offset="0xA8"/>
			</RegisterGroup>
			<RegisterGroup name="INSNREG07" description="an AHB error address register." value="0x00000000" startoffset="0xAC">
				<Member name="err_addr" description="Address during control transfer when an AHB error occurs" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xAC"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="USB 3.0" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xf9870000"/>
			<RegisterGroup name="PERI_USB3_GSBUSCFG0" description="global SoC bus configuration register 0." value="0x00000000" startoffset="0xC100">
				<Member name="datrdreqinfo" description="Data read request" range="31:28" value="0x0" property="RW"/>
				<Member name="desrdreqinfo" description="Linked list read request" range="27:24" value="0x0" property="RW"/>
				<Member name="datwrreqinfo" description="Data write request" range="23:20" value="0x0" property="RW"/>
				<Member name="deswrreqinfo" description="Linked list write request" range="19:16" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:12" value="0x0" property="RO"/>
				<Member name="datbigend" description="Endian mode for accessing data&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="11" value="0x0" property="RW"/>
				<Member name="descbigend" description="Endian mode for accessing the linked list&lt;br&gt;0: little endian&lt;br&gt;1: big endian" range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RO"/>
				<Member name="incr256brstena" description="256-beat burst transfer enable for the AHB master INCR&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="7" value="0x0" property="RW"/>
				<Member name="incr128brstena" description="128-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="6" value="0x0" property="RW"/>
				<Member name="incr64brstena" description="64-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="5" value="0x0" property="RW"/>
				<Member name="incr32brstena" description="32-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="4" value="0x0" property="RW"/>
				<Member name="incr16brstena" description="16-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="3" value="0x0" property="RW"/>
				<Member name="incr8brstena" description="8-beat burst transfer enable for the AHB master INCR &lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="2" value="0x0" property="RW"/>
				<Member name="incr4brstena" description="4-beat burst transfer enable for the AHB master INCR&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="incrbrstena" description="1-beat burst transfer enable for the AHB master INCR&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="0" value="0x0" property="RW"/>
				<Register offset="0xC100"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GSBUSCFG1" description="global SoC bus configuration register 1." value="0x00000000" startoffset="0xC104">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RO"/>
				<Member name="en1kpage" description="Boundary select&lt;br&gt;0: 4 KB boundary&lt;br&gt;1: 1 KB boundary" range="12" value="0x0" property="RW"/>
				<Member name="pipetranslimit" description="Number of AXI master outstanding requests&lt;br&gt;0x0: 1 request&lt;br&gt;0x1: 2 requests&lt;br&gt;0x2: 3 requests&lt;br&gt;0x3: 4 requests&lt;br&gt;...&lt;br&gt;0xF: 16 requests" range="11:8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:0" value="0x00" property="RO"/>
				<Register offset="0xC104"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GTXTHRCFG" description="a global TX threshold control register." value="0x00000000" startoffset="0xC108">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="RO"/>
				<Member name="usbtxpktcntsel" description="USB TX FIFO threshold select. This field is valid only in super-speed mode.&lt;br&gt;0: The USB module starts data transfer only after all packets are read to the specified TX FIFO.&lt;br&gt;1: The USB module starts data transfer only after specified packets are read to the specified TX FIFO." range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28" value="0x0" property="RO"/>
				<Member name="usbtxpktcnt" description="TX FIFO threshold. The value range is 1?15." range="27:24" value="0x0" property="RW"/>
				<Member name="usbmaxtxburstsize" description="Maximum TX burst size. This field is valid only for the OUT endpoint during bulk transfer or interrupt transfer at a super speed in host mode. The value range is 1?16." range="23:16" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="15:0" value="0x0000" property="RO"/>
				<Register offset="0xC108"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GRXTHRCFG" description="a global RX threshold control register." value="0x00000000" startoffset="0xC10C">
				<Member name="reserved" description="Reserved" range="31:30" value="0x0" property="RO"/>
				<Member name="usbtxpktcntsel" description="USB RX FIFO threshold select. This field is valid only in super-speed mode. &lt;br&gt;0: The USB module starts data transfer only after all packets are read to the specified RX FIFO.&lt;br&gt;1: The USB module starts data transfer only after specified packets are read to the specified RX FIFO." range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28" value="0x0" property="RO"/>
				<Member name="usbtxpktcnt" description="RX FIFO threshold. The value range is 1?15." range="27:24" value="0x0" property="RW"/>
				<Member name="usbmaxtxburstsize" description="Reserved" range="23:19" value="0x00" property="RO"/>
				<Member name="reserved" description="Maximum RX burst size. This field is valid only for the IN endpoint during bulk transfer or interrupt transfer at a super speed in host mode. The value range is 1?16." range="18:0" value="0x00000" property="RO"/>
				<Register offset="0xC10C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GCTL" description="a global core control register." value="0x00000000" startoffset="0xC110">
				<Member name="pwrdnscale" description="Suspend_clk&lt;br&gt;GCTL[31:19] x 16 k = Suspend_clk&lt;br&gt;Note: 32 kHz &lt; Suspend_clk &lt; 125 MHz" range="31:19" value="0x0000" property="RW"/>
				<Member name="masterfiltbypass" description="Filtering select&lt;br&gt;0: Filtering is enabled when DWC_USB3_EN_BUS_FILTERS is 1.&lt;br&gt;1: Filtering is disabled regardless of the value of DWC_USB3_EN_BUS_FILTERS." range="18" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="17" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="RO"/>
				<Member name="frmscldwn" description="SOF/USOF/ITP interval in super-speed or high-speed mode&lt;br&gt;0x3: 15.625 μs&lt;br&gt;0x2: 31.25 μs&lt;br&gt;0x1: 62.5 μs&lt;br&gt;0x1: 125 μs&lt;br&gt;The corresponding value needs to be multiplied by 8 in full-speed mode.&lt;br&gt;Maximum packet size of bulk in or bulk out transfer during simulation in xHCI debug mode&lt;br&gt;0x0: 1024 bytes&lt;br&gt;0x1: 512 bytes&lt;br&gt;0x2: 256 bytes&lt;br&gt;0x3: 128 bytes" range="15:14" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="13:12" value="0x0" property="RW"/>
				<Member name="coresoftreset" description="Core soft reset select&lt;br&gt;0: not reset&lt;br&gt;1: soft reset&lt;br&gt;Note: When the core is soft-reset, all interrupts excluding the interrupts of the following registers are cleared:&lt;br&gt;-GCTL&lt;br&gt;-GUCTL&lt;br&gt;-GSTS&lt;br&gt;-GSNPSID&lt;br&gt;-GGPIO&lt;br&gt;-GUID&lt;br&gt;-GUSB2PHYCFGn&lt;br&gt;-GUSB3PIPECTLn&lt;br&gt;-DCFG&lt;br&gt;-DCTL&lt;br&gt;-DEVTEN&lt;br&gt;-DSTS" range="11" value="0x0" property="RW"/>
				<Member name="sofitpsync" description="0: The first port of the UTMI/ULPI PHY is not suspended no matter whether other SS ports are in the Rx.Detect, SS.Disable, or U3 state.&lt;br&gt;1: The first port of the UTMI/ULPI PHY is not suspended no matter whether other non-SS ports are suspended.&lt;br&gt;Note: This field is valid only when the USB controller is in host mode." range="10" value="0x0" property="RW"/>
				<Member name="u1u2timerscale" description="U1/U2 timer scale-down enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled when GCTL bit[5:4] (ScaleDown) is X1" range="9" value="0x0" property="RW"/>
				<Member name="debugattach" description="Debug&lt;br&gt;When this field is set to 1:&lt;br&gt;After the Ru/Stop bit in the DCTL register is set to 1, the SS controller enters the polling link state without detecting the connection of the remote device.&lt;br&gt;The timeout period for link LFPS polling is unlimited.&lt;br&gt;The timeout period for TS1 polling is unlimited." range="8" value="0x0" property="RW"/>
				<Member name="ramclksel" description="RAM clock select&lt;br&gt;00: bus clock&lt;br&gt;01: pipe clock&lt;br&gt;10: pipe/2 clock&lt;br&gt;11: reserved&lt;br&gt;Note: In host mode, hardware sets this field to 00 (the ram_clk connects to the bus_clk). Therefore, when the SS port is in P3 state, the PIPE clock is disabled, and the USB 2.0 port does not work." range="7:6" value="0x0" property="RW"/>
				<Member name="scaledown" description="Scale-down timing select&lt;br&gt;In high-speed, full-speed, or low-speed mode:&lt;br&gt;00: All scale-down timings are disabled, and the actual timings are used for simulation.&lt;br&gt;01: All scale-down timings excluding the timings related to the following functions are enabled:&lt;br&gt;-Speed enumeration&lt;br&gt;-HNP/SRP&lt;br&gt;-Suspend and resume in host mode&lt;br&gt;10: Only the scale-down timings related to the suspend and resume functions in device mode are enabled.&lt;br&gt;11: All scale-down timings are enabled.&lt;br&gt;For the SS mode:&lt;br&gt;00: All scale-down timings are disabled, and the actual timings are used for simulation.&lt;br&gt;01: The SS scale-down timings are enabled, including:&lt;br&gt;-The number of TxEq training sequences is decreased to 8.&lt;br&gt;-The LFPS polling burst time is reduced to 100 ns.&lt;br&gt;-The LFPS warm reset receive is reduced to 30 μs.&lt;br&gt;10: TxEq training sequences are not transmitted.&lt;br&gt;11: All scale-down timings are enabled." range="5:4" value="0x0" property="RW"/>
				<Member name="disscramble" description="Scrambling enable&lt;br&gt;1: disabled&lt;br&gt;0: enabled" range="3" value="0x0" property="RW"/>
				<Member name="u2exit_lfps" description="U2 state exit signal&lt;br&gt;0: The link layer considers the 248 ns LFPS signal as an active U2 state exit signal.&lt;br&gt;1: The link layer waits 8 μs after detecting an active U2 state exit signal." range="2" value="0x0" property="RW"/>
				<Member name="gblhibernationen" description="Global hibernation enable&lt;br&gt;0: disabled. When the PMU accepts status switching between D0 and D3, the internal status of the core is not retained or restored.&lt;br&gt;1: enabled" range="1" value="0x0" property="RW"/>
				<Member name="dsblclkgtng" description="Internal clock gating enable&lt;br&gt;0: enabled&lt;br&gt;1: disabled when the core is in LPM mode&lt;br&gt;Note: This field can be set to 1 after power-on reset." range="0" value="0x0" property="RW"/>
				<Register offset="0xC110"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GSTS" description="a global status register." value="0x00000000" startoffset="0xC118">
				<Member name="cbelt" description="Minimum value among all received device BELT values and the BELT value configured by the Set Latency Tolerance Value command in host mode" range="31:20" value="0x000" property="RO"/>
				<Member name="reserved" description="Reserved" range="19:11" value="0x000" property="RO"/>
				<Member name="otg_ip" description="An OTG-related interrupt in the OEVT register is waiting for handling." range="10" value="0x0" property="RO"/>
				<Member name="bc_ip" description="A BC-related interrupt in the BCEVT register is waiting for handling." range="9" value="0x0" property="RO"/>
				<Member name="adp_ip" description="An ADP-related interrupt in the ADPEVT register is waiting for handling." range="8" value="0x0" property="RO"/>
				<Member name="host_ip" description="An xHCI-related interrupt in the host event queue is waiting for handling." range="7" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RO"/>
				<Member name="csrtimeout" description="The duration of accessing registers by software exceeds the time defined by DWC_USB3_CSR_ACCESS_TIMEOUT." range="5" value="0x0" property="RO"/>
				<Member name="buserraddrvld" description="GBUSERRADDR register validity indicator and start address for the error position." range="4" value="0x0" property="RO"/>
				<Member name="reserved" description="Reserved" range="3:2" value="0x0" property="RO"/>
				<Member name="curmod" description="Current working mode&lt;br&gt;01: host mode&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RO"/>
				<Register offset="0xC118"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUCTL1" description="global user control register 1." value="0x00000000" startoffset="0xC11C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="ovrld_l1_susp_com" description="Vendor's PHY. This field can be set to any value." range="1" value="0x0" property="RW"/>
				<Member name="loa_filter_en" description="Port disable status detection. When this field is set to 1, the controller takes three consecutive cycles to detect the port status before the port is disabled." range="0" value="0x0" property="RW"/>
				<Register offset="0xC11C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GSNPSID" description="a Synopsys ID register." value="0x5533250A" startoffset="0xC120">
				<Member name="synopsysid" description="The upper 16 bits indicate USB 3.0, and the lower 16 bits indicate 2.50a." range="31:0" value="0x5533250A" property="RO"/>
				<Register offset="0xC120"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUID" description="a global user ID register." value="0x00000000" startoffset="0xC128">
				<Member name="userid" description="User information including the system version and hardware configuration" range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xC128"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUCTL" description="a global user control register." value="0x00000000" startoffset="0xC12C">
				<Member name="refclkper" description="Reference clock (ref_clk), in ns&lt;br&gt;For example, if ref_clk is 125 MHz, this field is set to 8 ns (1/125 MHz)." range="31:22" value="0x000" property="RW"/>
				<Member name="noextrdl_" description="Extra delay between the SOF packet and the first packet&lt;br&gt;0: The host transmits the first packet 2 ms later after the SOF packet.&lt;br&gt;1: The host transmits the first packet after the SOF packet without delay." range="21" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="20:18" value="0x0" property="RW"/>
				<Member name="sprsctrltransen" description="Disperse control transfer enable&lt;br&gt;Some devices respond to the control transfer at an extremely slow speed. The devices are abnormal if multiple transfers are performed in a frame or micro frame. When this field is set to 1, the host controller disperses a control transfer in multiple frames or micro frames." range="17" value="0x0" property="RW"/>
				<Member name="resbwhseps" description="85% of the bandwidth is reserved for high-speed periodic endpoints." range="16" value="0x0" property="RW"/>
				<Member name="cmdevaddr" description="Device address mode&lt;br&gt;0: The device address is the slot ID.&lt;br&gt;1: The device address is incremented based on the address allocation command of each device." range="15" value="0x0" property="RW"/>
				<Member name="usbhstlnautoretryen" description="Automatic retransmission enable for host inputs&lt;br&gt;0: disabled&lt;br&gt;If an error occurs during host input transfer, the host automatically replies an ACK indicating termination to the device (Retry = 1 and NumP = 0).&lt;br&gt;1: enabled&lt;br&gt;If automatic retransmission is enabled and an error occurs during host input transfer, the host automatically replies an ACK not indicating termination to the device (Retry = 1 and NumP ! = 0)." range="14" value="0x0" property="RW"/>
				<Member name="enoverlapchk" description="LFPS overlap signal detection enable&lt;br&gt;0: The LFPS overlap signal is not detected.&lt;br&gt;1: The LFPS overlap signal is detected to avoid glitches." range="13" value="0x0" property="RW"/>
				<Member name="extcapsupten" description="External additional function enable" range="12" value="0x0" property="RW"/>
				<Member name="csr" description="Extra delay inserted between full-speed BULKOUT transfers" range="11" value="0x0" property="RW"/>
				<Member name="dtct" description="Rough timeout period that the device responds to the host. If this field is set to 0, the timeout period is defined by the DTFT; if this field is not 0, the timeout period is as follows:&lt;br&gt;01: 500 μs&lt;br&gt;10: 1.5 ms&lt;br&gt;11: 6.5 ms" range="10:9" value="0x0" property="RW"/>
				<Member name="dtft" description="Exact timeout period that the device responds to the host. This field is valid when the DTCT is 0.&lt;br&gt;T = DTFT x 256 x 8 μs" range="8:0" value="0x000" property="RW"/>
				<Register offset="0xC12C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GBUSERRADD_HI" description="a global bus address error register." value="0x00000000" startoffset="0xC130">
				<Member name="busaddrhi" description="Upper 32 bits of the error address&lt;br&gt;This field is valid only when GSTS[BusErrAddrVld] is 1.&lt;br&gt;This field is cleared only during reset, and it supports only the AHB and AXI bus configurations." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xC130"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GBUSERRADDR_LO" description="a global bus address error register." value="0x00000000" startoffset="0xC134">
				<Member name="busaddrlo" description="Lower 32 bits of the error address&lt;br&gt;This field is valid only when GSTS[BusErrAddrVld] is 1.&lt;br&gt;This field is cleared only during reset, and it supports only the AHB and AXI bus configurations." range="31:0" value="0x00000000" property="RO"/>
				<Register offset="0xC134"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUSB2PHYCFGN" description="a global USB 2.0 PHY configuration register." value="0x00000000" startoffset="0xC200">
				<Member name="phy_soft_rst" description="UTMI PHY reset by triggering the usb2phy_reset signal&lt;br&gt;In this case, the ULPI PHY is not reset, because it is reset by configuring the FunctionControl[Reset] register. When the core is reset, the core automatically configures vcc_reset_n, USBCMD[HCRST], DCTL[SoftReset], or GCTL[SoftReset] to implement reset." range="31" value="0x0" property="RW"/>
				<Member name="u2_freeclk_exists" description="Whether the USB 2.0 PHY provides the free_clk&lt;br&gt;0: no&lt;br&gt;1: yes" range="30" value="0x0" property="RW"/>
				<Member name="ulpi_lpm_with_opmode_chk" description="0: In LPM mode, the controller transmits NOPID before transmitting EXTPID.&lt;br&gt;1: In LPM mode, the controller does not transmit NOPID before transmitting EXTPID." range="29" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="28:19" value="0x000" property="RO"/>
				<Member name="ulpi_ext_vbus_indicator" description="ULPI external Vbus indicator&lt;br&gt;0: The PHY uses the internal Vbus valid comparator.&lt;br&gt;1: The PHY uses the external Vbus valid comparator." range="18" value="0x0" property="RW"/>
				<Member name="ulpi_ext_vbus_drv" description="ULPI external Vbus indicator&lt;br&gt;0: The PHY uses the internal Vbus valid comparator.&lt;br&gt;1: The PHY uses the external Vbus valid comparator." range="17" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="16" value="0x0" property="RO"/>
				<Member name="ulpi_auto_res" description="ULPI automatic resume enable&lt;br&gt;0: disabled&lt;br&gt;1: enabled" range="15" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="14" value="0x0" property="RO"/>
				<Member name="usbtrdtim" description="USB 2 turnaround time, that is, response time after the MAC requests the packet FIFO controller (PFC) to fetch data from the DFIFO (SPRAM)&lt;br&gt;0x5 for the 16-bit UTMI+ interface&lt;br&gt;0x9 for the 8-bit UTMI+ or ULPI interface" range="13:10" value="0x0" property="RW"/>
				<Member name="xcvrdly" description="TX/RX delay. When this field is set to 1, the 2.5 μs delay is added between the time when Transceiver Select is set to 00 (high speed) and the time when TxValid is 0 to transmit the chirp-K handshake signal." range="9" value="0x0" property="RW"/>
				<Member name="enblslpm" description="Whether the utmi_sleep_n and utmi_l1_suspend_n signals connect to the PHY&lt;br&gt;0: The utmi_sleep_n and utmi_l1_suspend_n signals do not connect to the PHY.&lt;br&gt;1: The utmi_sleep_n and utmi_l1_suspend_n signals connect to the PHY." range="8" value="0x0" property="RW"/>
				<Member name="physel" description="PHY interface type&lt;br&gt;0: USB 2.0 high-speed UTMI+ or ULPI PHY interface&lt;br&gt;1: USB 1.1 full-speed serial interface&lt;br&gt;This bit is set to 1 when it is write-only." range="7" value="0x0" property="RW"/>
				<Member name="susphy" description="USB 2.0 high-speed/full-speed/low-speed PHY suspend&lt;br&gt;0: not suspended&lt;br&gt;1: suspended" range="6" value="0x0" property="RW"/>
				<Member name="fsintf" description="Type of the full-speed PHY interface&lt;br&gt;0: 6-pin unidirectional full-speed serial transfer interface&lt;br&gt;1: 3-pin bidirectional full-speed serial transfer interface&lt;br&gt;When this bit is read-only, the return value is 0." range="5" value="0x0" property="RW"/>
				<Member name="ulpi_utmi_sel" description="Type of the high-speed PHY interface&lt;br&gt;0: UTMI+&lt;br&gt;1: ULPI" range="4" value="0x0" property="RW"/>
				<Member name="phyif" description="Data width of the UTMI interface&lt;br&gt;0: 8 bits&lt;br&gt;1: 16 bits" range="3" value="0x0" property="RW"/>
				<Member name="toutcal" description="High-speed/Full-speed timeout calibration&lt;br&gt;The corresponding bit time is added to each PHY clock.&lt;br&gt;High-speed mode:&lt;br&gt;One 30 MHz PHY clock = 16 bit times&lt;br&gt;One 60 MHz PHY clock = 8 bit times&lt;br&gt;Full-speed mode:&lt;br&gt;One 30 MHz PHY clock = 0.4 bit times&lt;br&gt;One 60 MHz PHY clock = 0.2 bit times&lt;br&gt;One 48 MHz PHY clock = 0.25 bit times" range="2:0" value="0x0" property="RW"/>
				<Register offset="0xC200"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GUSB3PIPECTLN" description="a global USB 3.0 PIPE control register." value="0x00000000" startoffset="0xC2C0">
				<Member name="phy_soft_rst" description="USB 3.0 soft reset" range="31" value="0x0" property="RW"/>
				<Member name="hstprtcmpl" description="PIPE PHY template test without the USB 3.0 cable" range="30" value="0x0" property="RW"/>
				<Member name="u2ssinactp3ok" description="PHY state select in U2/SSInactive state&lt;br&gt;0: The PHY enters the P2 state.&lt;br&gt;1: The PHY enters the P3 state." range="29" value="0x0" property="RW"/>
				<Member name="disrxdetp3" description="RX detection enable in P3 state&lt;br&gt;0: If the PHY is in P3 state and the core requires RX detection, the core performs RX detection in P3 state.&lt;br&gt;1: If the PHY is in P3 status and the core requires RX detection, the core switches the PHY status to P2 and then performs RX detection. After detection is complete, the core switches the PHY status to P3." range="28" value="0x0" property="RW"/>
				<Member name="ux_exit_in_px" description="PHY state select when the core state is switched&lt;br&gt;0: The PHY is in P0 state when the core exits the U1, U2, or U3 state.&lt;br&gt;0: The PHY is in P1, P2, or P3 status when the core exits the U1, U2, or U3 status respectively.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="27" value="0x0" property="RW"/>
				<Member name="ping_enhancement_en" description="Timeout period changed from 500 ms to 300 ms for the ping command of the downlink port U1&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="26" value="0x0" property="RW"/>
				<Member name="u1u2exitfail_to_recov" description="When this bit is set to 1, and U1/U2 LFPS handshake fails, the LTSSM transitions from the U1/U2 state to Recovery state instead of SS Inactive state. If Recovery fails, then the LTSSM can enter the SS Inactive state. This is an enhancement only. It prevents interoperability issues if the remote link does not do proper handshake." range="25" value="0x0" property="RW"/>
				<Member name="request_p1p2p3" description="When the core state is switched from U0 to U1, U2, or U3, the core always requests the PHY to switch the state from P0 to P1, P2, or P3 respectively.&lt;br&gt;Note: Set this field to 1 when the Synopsys PHY is used." range="24" value="0x0" property="RW"/>
				<Member name="startrxdetu3rxdet" description="Reserved" range="23" value="0x0" property="RW"/>
				<Member name="disrxdetu3rxdet" description="Reserved" range="22" value="0x0" property="RW"/>
				<Member name="delayp1p2p3" description="Delay when the state is switched from P0 to P1, P2, or P3&lt;br&gt;When the core enters the U1, U2, or U3 status, the time when the P0 state is switched to P1, P2, or P3 is prolonged until Pipe3_RxValid is set to 0 or an 8B10B error occurs.&lt;br&gt;Note: This function is valid only when bit 18 is set to 1." range="21:19" value="0x0" property="RW"/>
				<Member name="delay_phy_powerchange" description="PHY status switch delay&lt;br&gt;0: When the core status is switched from U0 to U1, U2, or U3, the PHY enters the P1, P2, or P3 status without detecting the values of Pipe3_RxElecIlde and pipe3_RxValid.&lt;br&gt;0: When the core status is switched from U0 to U1, U2, or U3, the time when the PHY enters the P1, P2, or P3 status is delayed until the values of Pipe3_RxElecIlde and pipe3_RxValid are 0.&lt;br&gt;Note: Set this field to 1 when the Synopsys PHY is used." range="18" value="0x0" property="RW"/>
				<Member name="suspend_en" description="USB 3.0 PHY suspend enable&lt;br&gt;0: not suspended&lt;br&gt;1: suspended&lt;br&gt;Note: In DRD mode, set this field to 1 after the core is initialized." range="17" value="0x0" property="RW"/>
				<Member name="datwidth" description="Data width of the PIPE interface&lt;br&gt;00: 32 bits&lt;br&gt;01: 16 bits&lt;br&gt;10: 8 bits&lt;br&gt;11: reserved" range="16:15" value="0x0" property="RW"/>
				<Member name="abortrxdetinu2" description="RX detection abort in U2 state&lt;br&gt;When this field is set to 1 and the connection state is U2, the core receives a U2 state exit signal from a remote device and RX detection is not performed.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="14" value="0x0" property="RW"/>
				<Member name="skiprxdet" description="RX detection skip. When this field is set to 1, RX detection is skipped if pipe3_RxElecIdle is pulled down." range="13" value="0x0" property="RW"/>
				<Member name="lfps_p0_align" description="When the controller exits the U1, U2, or U3 state, LFPS signal transfer is stopped at the clock edge of the PHY P0 state request signal. Otherwise, the LFPS signal is transmitted one cycle earlier.&lt;br&gt;When the PHY state is switched from P1 or P2 to P0, the controller requests data transfer two clock cycles later after the PHY sets PhyStatus." range="12" value="0x0" property="RW"/>
				<Member name="p3p2_tran_ok" description="P2/P3 state switch&lt;br&gt;0: The PHY enters the intermediate status P0 each time when the PHY status is switched between P2 and P3.&lt;br&gt;1: The PHY is switched from P2 to P3 or from P3 to P2 without entering the intermediate status P0.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="11" value="0x0" property="RW"/>
				<Member name="p3exsigp2" description="P3 exit status select&lt;br&gt;1: When the core exits the U3 state, the PHY state must be switched from P3 to P2.&lt;br&gt;Note: Set this field to 0 when the Synopsys PHY is used." range="10" value="0x0" property="RW"/>
				<Member name="lfps_filter" description="LFPS filtering signal&lt;br&gt;1: The controller filters the LFPS signal from the PHY until pipe3_Rxelecidle and pipe3_RxValid are deasserted." range="9" value="0x0" property="RW"/>
				<Member name="polling_lfps_control" description="LFPS polling control after RX detection&lt;br&gt;0: (default) LFPS polling starts 400 μs later after RX detection.&lt;br&gt;1: LFPS polling starts after RX detection without delay." range="8" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="7" value="0x0" property="RO"/>
				<Member name="txswing" description="TX swing of the PIPE interface" range="6" value="0x0" property="RW"/>
				<Member name="txmargin" description="TX margin of the PIPE interface" range="5:3" value="0x0" property="RW"/>
				<Member name="txdeemphasis" description="TX preemphasis of the PIPE interface" range="2:1" value="0x0" property="RW"/>
				<Member name="elastic_buffer_mode" description="Elastic buffer mode" range="0" value="0x0" property="RW"/>
				<Register offset="0xC2C0"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GTXFIFOSIZN" description="a global TX FIFO size register." value="0x00000000" startoffset="0xC300+0x04*f">
				<Member name="txfstaddr_n" description="Start address for the TX FIFO n RAM in the memory" range="31:16" value="0x0000" property="RW"/>
				<Member name="txfdep_n" description="TX FIFO depth&lt;br&gt;Minimum value: 32 MDWIDTH-bit words&lt;br&gt;Maximum value: 32768 MDWIDTH-bit words" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0xc300"/>
				<Register offset="0xc304"/>
				<Register offset="0xc308"/>
				<Register offset="0xc30c"/>
				<Register offset="0xc310"/>
				<Register offset="0xc314"/>
				<Register offset="0xc318"/>
				<Register offset="0xc31c"/>
				<Register offset="0xc320"/>
				<Register offset="0xc324"/>
				<Register offset="0xc328"/>
				<Register offset="0xc32c"/>
				<Register offset="0xc330"/>
				<Register offset="0xc334"/>
				<Register offset="0xc338"/>
				<Register offset="0xc33c"/>
				<Register offset="0xc340"/>
				<Register offset="0xc344"/>
				<Register offset="0xc348"/>
				<Register offset="0xc34c"/>
				<Register offset="0xc350"/>
				<Register offset="0xc354"/>
				<Register offset="0xc358"/>
				<Register offset="0xc35c"/>
				<Register offset="0xc360"/>
				<Register offset="0xc364"/>
				<Register offset="0xc368"/>
				<Register offset="0xc36c"/>
				<Register offset="0xc370"/>
				<Register offset="0xc374"/>
				<Register offset="0xc378"/>
				<Register offset="0xc37c"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GRXFIFOSIZN" description="a global RX FIFO size register." value="0x00000000" startoffset="0xC380+0x04*f">
				<Member name="rxfstaddr_n" description="Start address for the RX FIFO n RAM in the memory" range="31:16" value="0x0000" property="RW"/>
				<Member name="rxfdep_n" description="RX FIFO depth&lt;br&gt;Minimum value: 32 MDWIDTH-bit words&lt;br&gt;Maximum value: 32768 MDWIDTH-bit words" range="15:0" value="0x0000" property="RW"/>
				<Register offset="0xc380"/>
				<Register offset="0xc384"/>
				<Register offset="0xc388"/>
				<Register offset="0xc38c"/>
				<Register offset="0xc390"/>
				<Register offset="0xc394"/>
				<Register offset="0xc398"/>
				<Register offset="0xc39c"/>
				<Register offset="0xc3a0"/>
				<Register offset="0xc3a4"/>
				<Register offset="0xc3a8"/>
				<Register offset="0xc3ac"/>
				<Register offset="0xc3b0"/>
				<Register offset="0xc3b4"/>
				<Register offset="0xc3b8"/>
				<Register offset="0xc3bc"/>
				<Register offset="0xc3c0"/>
				<Register offset="0xc3c4"/>
				<Register offset="0xc3c8"/>
				<Register offset="0xc3cc"/>
				<Register offset="0xc3d0"/>
				<Register offset="0xc3d4"/>
				<Register offset="0xc3d8"/>
				<Register offset="0xc3dc"/>
				<Register offset="0xc3e0"/>
				<Register offset="0xc3e4"/>
				<Register offset="0xc3e8"/>
				<Register offset="0xc3ec"/>
				<Register offset="0xc3f0"/>
				<Register offset="0xc3f4"/>
				<Register offset="0xc3f8"/>
				<Register offset="0xc3fc"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GTXFIFOPRIHST" description="a host global TX FIFO DMA priority register." value="0x00000000" startoffset="0xC618">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="host_txfifo_priority" description="Priority of the host TX FIFO&lt;br&gt;0: low&lt;br&gt;1: high" range="3:0" value="0x0" property="RW"/>
				<Register offset="0xC618"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GRXFIFOPRIHST" description="a host global RX FIFO DMA priority register." value="0x00000000" startoffset="0xC61C">
				<Member name="reserved" description="Reserved" range="31:4" value="0x0000000" property="RO"/>
				<Member name="host_rxfifo_priority" description="Priority of the host RX FIFO&lt;br&gt;0: low&lt;br&gt;1: high" range="3:0" value="0x0" property="RW"/>
				<Register offset="0xC61C"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GFIFOPRIDBC" description="a host global performance debug DMA priority register." value="0x00000000" startoffset="0xC620">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="RO"/>
				<Member name="host_dbc_dma_priority" description="Priority of the host DBC DMA&lt;br&gt;00: low&lt;br&gt;01: normal&lt;br&gt;10: high&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0xC620"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GDMAHLRATIO" description="a high/low priority ratio register for the host global FIFO DMA." value="0x00000000" startoffset="0xC624">
				<Member name="reserved" description="Reserved" range="31:13" value="0x00000" property="RO"/>
				<Member name="hst_rxfifo_dma_hilo_priority_ratio" description="High/Low priority ratio of the host RX FIFO DMA" range="12:8" value="0x00" property="RW"/>
				<Member name="reserved" description="Reserved" range="7:5" value="0x0" property="RO"/>
				<Member name="hst_txfifo_dma_hilo_priority_ratio" description="High/Low priority ratio of the host TX FIFO DMA" range="4:0" value="0x00" property="RW"/>
				<Register offset="0xC624"/>
			</RegisterGroup>
			<RegisterGroup name="PERI_USB3_GFLADJ" description="a global frame length adjustment register." value="0x00000000" startoffset="0xC630">
				<Member name="gfladj_refclk_240mhzdecr_pls1" description="Precision of GFLADJ_REFCLK_240MHZ_DECR/ref_frequency&lt;br&gt;This bit is set to 1 when gfladj_refclk_lpm_sel is 1 and the decimal part is greater than or equal to 0.5." range="31" value="0x0" property="RW"/>
				<Member name="gfladj_refclk_240mhz_decr" description="GFLADJ_REFCLK_240MHZ_DECR = 240/ref_clk_frequency" range="30:24" value="0x00" property="RW"/>
				<Member name="gfladj_refclk_lpm_sel" description="SOF/ITP count clock select&lt;br&gt;If this bit is set to 1, ref_clk is the count clock." range="23" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="22" value="0x0" property="RO"/>
				<Member name="gfladj_refclk_fladj" description="SOF/ITP calibration value when bit 23 is 1&lt;br&gt;FLADJ_REF_CLK_FLADJ = ((125000/ref_clk_period_integer) ? (125000/ref_clk_period)) x ref_clk_period" range="21:8" value="0x0000" property="RW"/>
				<Member name="gfladj_30mhz_reg_sel" description="SOF/ITP calibration select&lt;br&gt;0: The controller calibrates the SOF/ITP based on the value of fladj_30mhz_reg.&lt;br&gt;1: The controller calibrates the SOF/ITP based on the value of PERI_USB3_GFLADJ[gfladj_30mhz]." range="7" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RO"/>
				<Member name="gfladj_30mhz" description="When bit 7 is 1 and the SOF/ITP count clock is the UTMI/ULPI clock, the controller calibrates the SOF/ITP based on this field value." range="5:0" value="0x00" property="RW"/>
				<Register offset="0xC630"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
	<ModuleList>
		<ModuleGroup name="IO_CONFIG" i2cSupport="false" deviceId="" i2cPort="">
			<Module baseAddress="0xF8A21000"/>
			<RegisterGroup name="sfc_gpio51" description="a multiplexing control register for the SFC_DIO pin." value="0x00000000" startoffset="0x000">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="sfc_gpio51" description="SFC_DIO pin multiplexing control&lt;br&gt;0: SFC_DIO&lt;br&gt;1: GPIO5_1" range="0" value="0x0" property="RW"/>
				<Register offset="0x000"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_gpio52" description="a multiplexing control register for the SFC_WPN_IO2 pin." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="sfc_gpio52" description="SFC_WPN_IO2 pin multiplexing control&lt;br&gt;0: SFC_WPN_IO2&lt;br&gt;1: GPIO5_2" range="0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_gpio53" description="a multiplexing control register for the SFC_CLK pin." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="sfc_gpio53" description="SFC_CLK pin multiplexing control&lt;br&gt;0: SFC_CLK&lt;br&gt;1: GPIO5_3" range="0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_gpio54" description="a multiplexing control register for the SFC_DOI pin." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="sfc_gpio54" description="SFC_DOI pin multiplexing control&lt;br&gt;0: SFC_DOI&lt;br&gt;1: GPIO5_4" range="0" value="0x0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_gpio55" description="a multiplexing control register for the SFC_HOLDN_IO3 pin." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="sfc_gpio55" description="SFC_HOLDN_IO3 pin multiplexing control&lt;br&gt;0: SFC_HOLDN_IO3&lt;br&gt;1: GPIO5_5" range="0" value="0x0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_gpio56" description="a multiplexing control register for the SFC_CS1N pin." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="sfc_gpio56" description="SFC_CS1N pin multiplexing control&lt;br&gt;0: SFC_CS1N&lt;br&gt;1: GPIO5_6" range="0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio30" description="a multiplexing control register for the NF_DQS pin." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio30" description="NF_DQS pin multiplexing control&lt;br&gt;00: NF_DQS&lt;br&gt;01: SDIO1_CWPR&lt;br&gt;10: GPIO3_0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio31" description="a multiplexing control register for the NF_RDY0 pin." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio31" description="NF_RDY0 pin multiplexing control&lt;br&gt;00: NF_RDY0&lt;br&gt;01: SDIO1_RSTN&lt;br&gt;10: GPIO3_1&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio32" description="a multiplexing control register for the NF_REN pin." value="0x00000000" startoffset="0x020">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio32" description="NF_REN pin multiplexing control&lt;br&gt;00: NF_REN&lt;br&gt;01: SDIO1_CCMD_ODPUN&lt;br&gt;10: GPIO3_2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x020"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio33" description="a multiplexing control register for the NF_CSN0 pin." value="0x00000000" startoffset="0x024">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio33" description="NF_CSN0 pin multiplexing control&lt;br&gt;00: NF_CSN0&lt;br&gt;01: SDIO1_CCMD&lt;br&gt;10: GPIO3_3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x024"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio34" description="a multiplexing control register for the NF_CLE pin." value="0x00000000" startoffset="0x028">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio34" description="NF_CLE pin multiplexing control&lt;br&gt;00: NF_CLE&lt;br&gt;01: SDIO1_CCLK_OUT&lt;br&gt;10: GPIO3_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x028"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio35" description="a multiplexing control register for the NF_ALE pin." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio35" description="NF_ALE pin multiplexing control&lt;br&gt;00: NF_ALE&lt;br&gt;01: SDIO1_CARD_DETN&lt;br&gt;10: GPIO3_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio36" description="a multiplexing control register for the NF_WEN pin." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio36" description="NF_WEN pin multiplexing control&lt;br&gt;00: NF_WEN&lt;br&gt;01: SDIO1_CARD_PWREN&lt;br&gt;10: GPIO3_6&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio37" description="a multiplexing control register for the NF_DQ0 pin." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio37" description="NF_DQ0 pin multiplexing control&lt;br&gt;00: NF_DQ0&lt;br&gt;01: SDIO1_CDATA7&lt;br&gt;10: GPIO3_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio40" description="a multiplexing control register for the NF_DQ1 pin." value="0x00000000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio40" description="NF_DQ1 pin multiplexing control&lt;br&gt;00: NF_DQ1&lt;br&gt;01: SDIO1_CDATA2&lt;br&gt;10: GPIO4_0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio41" description="a multiplexing control register for the NF_DQ2 pin." value="0x00000000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio41" description="NF_DQ2 pin multiplexing control&lt;br&gt;00: NF_DQ2&lt;br&gt;01: SDIO1_CDATA1&lt;br&gt;10: GPIO4_1&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio42" description="a multiplexing control register for the NF_DQ3 pin." value="0x00000000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio42" description="NF_DQ3 pin multiplexing control&lt;br&gt;00: NF_DQ3&lt;br&gt;01: SDIO1_CDATA0&lt;br&gt;10: GPIO4_2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio43" description="a multiplexing control register for the NF_DQ4 pin." value="0x00000000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio43" description="NF_DQ4 pin multiplexing control&lt;br&gt;00: NF_DQ4&lt;br&gt;01: SDIO1_CDATA4&lt;br&gt;10: GPIO4_3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio44" description="a multiplexing control register for the NF_DQ5 pin." value="0x00000000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio44" description="NF_DQ5 pin multiplexing control&lt;br&gt;00: NF_DQ5&lt;br&gt;01: SDIO1_CDATA3&lt;br&gt;10: GPIO4_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio45" description="a multiplexing control register for the NF_DQ6 pin." value="0x00000000" startoffset="0x04C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio45" description="NF_DQ6 pin multiplexing control&lt;br&gt;00: NF_DQ6&lt;br&gt;01: SDIO1_CDATA5&lt;br&gt;10: GPIO4_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x04C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio46" description="a multiplexing control register for the NF_DQ7 pin." value="0x00000000" startoffset="0x050">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="nf_sdio1_gpio46" description="NF_DQ7 pin multiplexing control&lt;br&gt;00: NF_DQ7&lt;br&gt;01: SDIO1_CDATA6&lt;br&gt;10: GPIO4_6&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio47" description="a multiplexing control register for the NF_DQSN pin." value="0x00000000" startoffset="0x054">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="nf_sdio1_gpio47" description="NF_DQSN pin multiplexing control&lt;br&gt;000: NF_DQSN&lt;br&gt;001: NF_CSN1&lt;br&gt;010: GPIO4_7&lt;br&gt;100: PWM3&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="nf_sdio1_gpio50" description="a multiplexing control register for the NF_REND pin." value="0x00000000" startoffset="0x058">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="nf_sdio1_gpio50" description="NF_REND pin multiplexing control&lt;br&gt;000: PWM1_PD&lt;br&gt;001: NF_REND&lt;br&gt;010: NF_RDY1&lt;br&gt;011: GPIO5_0&lt;br&gt;100: PWM2&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x058"/>
			</RegisterGroup>
			<RegisterGroup name="vsync_gpio10" description="a multiplexing control register for the GPIO1_0 pin." value="0x00000000" startoffset="0x05C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="vsync_gpio10" description="GPIO1_0 pin multiplexing control&lt;br&gt;001: GPIO1_0&lt;br&gt;100: SPI0_CLK&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="sync_3d_out_gpio11" description="a multiplexing control register for the GPIO1_1 pin." value="0x00000000" startoffset="0x060">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="sync_3d_out_gpio11" description="GPIO1_1 pin multiplexing control&lt;br&gt;001: GPIO1_1&lt;br&gt;100: SPI0_DO&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x060"/>
			</RegisterGroup>
			<RegisterGroup name="sync_3d_in_gpio12" description="a multiplexing control register for the GPIO1_2 pin." value="0x00000000" startoffset="0x064">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="sync_3d_in_gpio12" description="GPIO1_2 pin multiplexing control&lt;br&gt;001: GPIO1_2&lt;br&gt;100: SPI0_DI&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x064"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm0_gpio13" description="a multiplexing control register for the GPIO1_3 pin." value="0x00000000" startoffset="0x068">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="GPIO1_3_gpio13" description="GPIO1_3 pin multiplexing control&lt;br&gt;001: SPI0_CLK&lt;br&gt;010: GPIO1_3&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x068"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm1_gpio14" description="a multiplexing control register for the GPIO1_4 pin." value="0x00000000" startoffset="0x06C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="bri_pwm1_gpio14" description="GPIO1_4 pin multiplexing control&lt;br&gt;001: SPI0_DO&lt;br&gt;010: GPIO1_4&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x06C"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm2_gpio20" description="a multiplexing control register for the GPIO2_0 pin." value="0x00000000" startoffset="0x070">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="bri_pwm2_gpio20" description="GPIO2_0 pin multiplexing control&lt;br&gt;001: SPI1_CLK&lt;br&gt;010: GPIO2_0&lt;br&gt;100: SPI0_DI&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x070"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm3_gpio21" description="a multiplexing control register for the GPIO2_1 pin." value="0x00000000" startoffset="0x074">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="bri_pwm3_gpio21" description="GPIO2_1 pin multiplexing control&lt;br&gt;001: SPI1_DO&lt;br&gt;010: GPIO2_1&lt;br&gt;100: SPI0_CSN&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x074"/>
			</RegisterGroup>
			<RegisterGroup name="en_3d_gpio15" description="a multiplexing control register for the GPIO1_5 pin." value="0x00000000" startoffset="0x078">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="en_3d_gpio15" description="GPIO1_5 pin multiplexing control&lt;br&gt;000: GPIO1_5&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x078"/>
			</RegisterGroup>
			<RegisterGroup name="lvds_sel_gpio16" description="a multiplexing control register for the GPIO1_6 pin." value="0x00000000" startoffset="0x07C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="lvds_sel_gpio16" description="GPIO1_6 pin multiplexing control&lt;br&gt;000: GPIO1_6&lt;br&gt;100: SPI0_CSN&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x07C"/>
			</RegisterGroup>
			<RegisterGroup name="lvds_pwren_gpio17" description="a multiplexing control register for the GPIO1_7 pin." value="0x00000000" startoffset="0x080">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="lvds_pwren_gpio17" description="GPIO1_7 pin multiplexing control&lt;br&gt;000: GPIO1_7&lt;br&gt;100: SPI1_DI&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x080"/>
			</RegisterGroup>
			<RegisterGroup name="blk_on_gpio24" description="a multiplexing control register for the GPIO2_4 pin." value="0x00000000" startoffset="0x084">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="blk_on_gpio24" description="GPIO2_4 pin multiplexing control&lt;br&gt;000: GPIO2_4&lt;br&gt;100: SPI1_CLK&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x084"/>
			</RegisterGroup>
			<RegisterGroup name="i2c1_spi_gpio22" description="a multiplexing control register for the I2C1_SDA pin." value="0x00000000" startoffset="0x088">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="i2c1_spi_gpio22" description="I2C1_SDA pin multiplexing control&lt;br&gt;000: I2C1_SDA&lt;br&gt;001: GPIO2_2&lt;br&gt;100: SPI1_CSN&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x088"/>
			</RegisterGroup>
			<RegisterGroup name="i2c1_spi_gpio23" description="a multiplexing control register for the I2C1_SCL pin." value="0x00000000" startoffset="0x08C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="i2c1_spi_gpio23" description="I2C1_SCL pin multiplexing control&lt;br&gt;000: I2C1_SCL&lt;br&gt;001: GPIO2_3&lt;br&gt;100: SPI1_DO&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x08C"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d0_mux" description="a multiplexing control register for the JTAG_TMS pin." value="0x00000000" startoffset="0x090">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="tsi0_d0_mux" description="JTAG_TMS pin multiplexing control&lt;br&gt;000: JTAG_TMS&lt;br&gt;110: GPIO6_0&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x090"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d1_mux" description="a multiplexing control register for the JTAG_TRSTN pin." value="0x00000000" startoffset="0x094">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="tsi0_d1_mux" description="JTAG_TRSTN pin multiplexing control&lt;br&gt;000: JTAG_TRSTN&lt;br&gt;110: GPIO6_1&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x094"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d2_mux" description="a multiplexing control register for the JTAG_TCK pin." value="0x00000000" startoffset="0x098">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="tsi0_d2_mux" description="JTAG_TCK pin multiplexing control&lt;br&gt;000: JTAG_TCK&lt;br&gt;110: GPIO6_2&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x098"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d3_mux" description="a multiplexing control register for the JTAG_TDI pin." value="0x00000000" startoffset="0x09C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="tsi0_d3_mux" description="JTAG_TDI pin multiplexing control&lt;br&gt;000: JTAG_TDI&lt;br&gt;110: GPIO6_3&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x09C"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d4_mux" description="a multiplexing control register for the JTAG_TDO pin." value="0x00000000" startoffset="0x0A0">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="tsi0_d4_mux" description="JTAG_TDO pin multiplexing control&lt;br&gt;000: JTAG_TDO&lt;br&gt;110: GPIO6_4&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0A0"/>
			</RegisterGroup>
			<RegisterGroup name="tsi1_gpio86" description="a multiplexing control register for the JTAG_SEL pin." value="0x00000000" startoffset="0x0E8">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="tsi1_gpio86" description="JTAG_SEL pin multiplexing control&lt;br&gt;000: JTAG_SEL&lt;br&gt;100: GPIO8_6&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x0E8"/>
			</RegisterGroup>
			<RegisterGroup name="uart2_rxd" description="a multiplexing control register for the UART2_RXD pin." value="0x00000000" startoffset="0x118">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="uart2_rxd" description="UART2_RXD pin multiplexing control&lt;br&gt;000: PWM0&lt;br&gt;001: UART2_RXD&lt;br&gt;010: I2C2_SCL&lt;br&gt;011: GPIO5_1&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x118"/>
			</RegisterGroup>
			<RegisterGroup name="uart2_txd" description="a multiplexing control register for the UART2_TXD pin." value="0x00000000" startoffset="0x11C">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="uart2_txd" description="UART2_TXD pin multiplexing control&lt;br&gt;000: PWM4&lt;br&gt;001: UART2_TXD&lt;br&gt;010: I2C2_SDA&lt;br&gt;011: GPIO5_2&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x11C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sim0_gpio92" description="a multiplexing control register for the GPIO9_2 pin." value="0x00000000" startoffset="0x120">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sim0_gpio92" description="GPIO9_2 pin multiplexing control&lt;br&gt;10: GPIO9_2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x120"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sim0_gpio93" description="a multiplexing control register for the GPIO9_3 pin." value="0x00000000" startoffset="0x124">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sim0_gpio93" description="GPIO9_3 pin multiplexing control&lt;br&gt;10: GPIO9_3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x124"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sim0_gpio94" description="a multiplexing control register for the GPIO9_4 pin." value="0x00000000" startoffset="0x128">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sim0_gpio94" description="GPIO9_4 pin multiplexing control&lt;br&gt;10: GPIO9_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x128"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sim0_gpio95" description="a multiplexing control register for the GPIO9_5 pin." value="0x00000000" startoffset="0x12C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sim0_gpio95" description="GPIO9_5 pin multiplexing control&lt;br&gt;01: SDIO0_CCLK_OUT&lt;br&gt;10: GPIO9_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x12C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sim0_gpio96" description="a multiplexing control register for the GPIO9_6 pin." value="0x00000000" startoffset="0x130">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sim0_gpio96" description="GPIO9_6 pin multiplexing control&lt;br&gt;01: SDIO0_CCMD&lt;br&gt;10: GPIO9_6&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x130"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio97" description="a multiplexing control register for the GPIO9_7 pin." value="0x00000000" startoffset="0x134">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio97" description="GPIO9_7 pin multiplexing control&lt;br&gt;01: SDIO0_CDATA3&lt;br&gt;10: GPIO9_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x134"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio100" description="a multiplexing control register for the GPIO10_0 pin." value="0x00000000" startoffset="0x138">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio100" description="GPIO10_0 pin multiplexing control&lt;br&gt;01: SDIO0_CDATA2&lt;br&gt;10: GPIO10_0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x138"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio101" description="a multiplexing control register for the GPIO10_1 pin." value="0x00000000" startoffset="0x13C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio101" description="GPIO10_1 pin multiplexing control&lt;br&gt;10: GPIO10_1&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x13C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_simdet" description="a multiplexing control register for the GPIO9_2 pin." value="0x00000000" startoffset="0x140">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_simdet" description="GPIO9_2 pin multiplexing control&lt;br&gt;10: GPIO9_2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x140"/>
			</RegisterGroup>
			<RegisterGroup name="ci_simclk" description="a multiplexing control register for the GPIO9_3 pin." value="0x00000000" startoffset="0x144">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_simclk" description="GPIO9_3 pin multiplexing control&lt;br&gt;10: GPIO9_3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x144"/>
			</RegisterGroup>
			<RegisterGroup name="ci_simpwren" description="a multiplexing control register for the GPIO9_4 pin." value="0x00000000" startoffset="0x148">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_simpwren" description="GPIO9_4 pin multiplexing control&lt;br&gt;10: GPIO9_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x148"/>
			</RegisterGroup>
			<RegisterGroup name="ci_mdck1" description="a multiplexing control register for the GPIO10_4 pin." value="0x00000000" startoffset="0x14C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_mdck1" description="GPIO10_4 pin multiplexing control&lt;br&gt;01: RMII1_MDCK&lt;br&gt;10: RMII1_TXD1&lt;br&gt;11: GPIO10_4" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x14C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_mdio1" description="a multiplexing control register for the GPIO10_5 pin." value="0x00000000" startoffset="0x150">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_mdio1" description="GPIO10_5 pin multiplexing control&lt;br&gt;00: reserved&lt;br&gt;01: RMII1_RXD0&lt;br&gt;10: RMII1_TXD0&lt;br&gt;11: GPIO10_5" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x150"/>
			</RegisterGroup>
			<RegisterGroup name="ci_rxdv1" description="a multiplexing control register for the GPIO11_2 pin." value="0x00000000" startoffset="0x154">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="ci_rxdv1" description="GPIO11_2 pin multiplexing control&lt;br&gt;001: RMII1_TXD1&lt;br&gt;010: RMII1_MDCK&lt;br&gt;011: GPIO11_2&lt;br&gt;100: EMMC_CONFIG&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x154"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sdio0_d0" description="a multiplexing control register for the GPIO10_7 pin." value="0x00000000" startoffset="0x158">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sdio0_d0" description="GPIO10_7 pin multiplexing control&lt;br&gt;00: reserved&lt;br&gt;01: RMII1_RXDV&lt;br&gt;10: RMII1_RXD1&lt;br&gt;11: GPIO10_7" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x158"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sdio0_d2" description="a multiplexing control register for the GPIO10_3 pin." value="0x00000000" startoffset="0x15C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sdio0_d2" description="GPIO10_3 pin multiplexing control&lt;br&gt;01: RMII1_MDIO&lt;br&gt;10: RMII1_TXEN&lt;br&gt;11: GPIO10_3" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x15C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sdio0_d3" description="a multiplexing control register for the GPIO10_2 pin." value="0x00000000" startoffset="0x160">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sdio0_d3" description="GPIO10_2 pin multiplexing control&lt;br&gt;01: RMII1_REFCLK&lt;br&gt;10: GPIO10_2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x160"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio71" description="a multiplexing control register for the GPIO7_1 pin." value="0x00000000" startoffset="0x164">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="ci_gpio71" description="GPIO7_1 pin multiplexing control&lt;br&gt;0: reserved&lt;br&gt;1: GPIO7_1" range="0" value="0x0" property="RW"/>
				<Register offset="0x164"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio103" description="a multiplexing control register for the GPIO11_3 pin." value="0x00000000" startoffset="0x168">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio103" description="GPIO11_3 pin multiplexing control&lt;br&gt;01: GPIO11_3&lt;br&gt;10: RMII1_MDIO&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x168"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio104" description="a multiplexing control register for the GPIO11_0 pin." value="0x00000000" startoffset="0x16C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio104" description="GPIO11_0 pin multiplexing control&lt;br&gt;00: reserved&lt;br&gt;01: RMII1_TXEN&lt;br&gt;10: RMII1_RXD0&lt;br&gt;11: GPIO11_0" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x16C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio72" description="a multiplexing control register for the GPIO7_2 pin." value="0x00000000" startoffset="0x170">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="ci_gpio72" description="GPIO7_2 pin multiplexing control&lt;br&gt;1: GPIO7_2&lt;br&gt;Others: reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x170"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio106" description="a multiplexing control register for the GPIO5_3 pin." value="0x00000000" startoffset="0x174">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio106" description="GPIO5_3 pin multiplexing control&lt;br&gt;10: GPIO5_3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x174"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio107" description="a multiplexing control register for the GPIO9_4_1 pin." value="0x00000000" startoffset="0x178">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio107" description="GPIO9_4_1 pin multiplexing control&lt;br&gt;10: GPIO9_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x178"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio110" description="a multiplexing control register for the GPIO11_1 pin." value="0x00000000" startoffset="0x17C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio110" description="GPIO11_1 pin multiplexing control&lt;br&gt;00: reserved&lt;br&gt;01: RMII1_TXD0&lt;br&gt;10: RMII1_RXDV&lt;br&gt;11: GPIO11_1" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x17C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio111" description="a multiplexing control register for the GPIO10_6 pin." value="0x00000000" startoffset="0x180">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio111" description="GPIO10_6 pin multiplexing control&lt;br&gt;01: RMII1_RXD1&lt;br&gt;10: RMII1_REFCLK&lt;br&gt;11: GPIO10_6" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x180"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio114" description="a multiplexing control register for the GPIO11_4 pin." value="0x00000000" startoffset="0x184">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio114" description="GPIO11_4 pin multiplexing control&lt;br&gt;01: GPIO11_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x184"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio115" description="a multiplexing control register for the GPIO11_5 pin." value="0x00000000" startoffset="0x188">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio115" description="GPIO11_5 pin multiplexing control&lt;br&gt;00: SDIO0_CDATA0&lt;br&gt;10: GPIO11_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x188"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio116" description="a multiplexing control register for the GPIO11_6 pin." value="0x00000000" startoffset="0x18C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio116" description="GPIO11_6 pin multiplexing control&lt;br&gt;00: SDIO0_CDATA1&lt;br&gt;10: GPIO11_6&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x18C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_gpio117" description="a multiplexing control register for the GPIO11_7 pin." value="0x00000000" startoffset="0x190">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_gpio117" description="GPIO11_7 pin multiplexing control&lt;br&gt;00: SDIO0_CWPR&lt;br&gt;10: GPIO11_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x190"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sdio0_pwr" description="a multiplexing control register for the GPIO13_7 pin." value="0x00000000" startoffset="0x194">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sdio0_pwr" description="GPIO13_7 pin multiplexing control&lt;br&gt;00: SDIO0_CARD_DETN&lt;br&gt;10: GPIO13_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x194"/>
			</RegisterGroup>
			<RegisterGroup name="ci_sdio0_ccmd" description="a multiplexing control register for the GPIO11_2 pin." value="0x00000000" startoffset="0x198">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="ci_sdio0_ccmd" description="GPIO11_2 pin multiplexing control&lt;br&gt;00: SDIO0_CARD_PWREN&lt;br&gt;10: GPIO11_2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x198"/>
			</RegisterGroup>
			<RegisterGroup name="demo_gpio0" description="a multiplexing control register for the GPIO14_0 pin." value="0x00000000" startoffset="0x19C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="demo_gpio0" description="GPIO14_0 pin multiplexing control&lt;br&gt;10: GPIO14_0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x19C"/>
			</RegisterGroup>
			<RegisterGroup name="demo_gpio1" description="a multiplexing control register for the GPIO14_1 pin." value="0x00000000" startoffset="0x1A0">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="demo_gpio1" description="GPIO14_1 pin multiplexing control&lt;br&gt;10: GPIO14_1&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1A0"/>
			</RegisterGroup>
			<RegisterGroup name="demo_gpio4" description="a multiplexing control register for the GPIO14_4 pin." value="0x00000000" startoffset="0x1AC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="demo_gpio4" description="GPIO14_4 pin multiplexing control&lt;br&gt;00: JTAG_MUX1&lt;br&gt;10: GPIO14_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1AC"/>
			</RegisterGroup>
			<RegisterGroup name="demo_gpio5" description="a multiplexing control register for the GPIO14_5 pin." value="0x00000000" startoffset="0x1B0">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="demo_gpio5" description="GPIO14_5 pin multiplexing control&lt;br&gt;01: I2C3_SDA&lt;br&gt;10: GPIO14_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1B0"/>
			</RegisterGroup>
			<RegisterGroup name="demo_gpio6" description="a multiplexing control register for the GPIO14_6 pin." value="0x00000000" startoffset="0x1B4">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="demo_gpio6" description="GPIO14_6 pin multiplexing control&lt;br&gt;01: I2C3_SCL&lt;br&gt;10: GPIO14_6&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1B4"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_gpio47" description="a multiplexing control register for the I2S0_MCLK pin." value="0x00000000" startoffset="0x1B8">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s0_gpio47" description="I2S0_MCLK pin multiplexing control&lt;br&gt;00: I2S0_MCLK&lt;br&gt;10: GPIO14_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1B8"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_gpio97" description="a multiplexing control register for the I2S0_BCLK pin." value="0x00000000" startoffset="0x1BC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s0_gpio97" description="I2S0_BCLK pin multiplexing control&lt;br&gt;00: I2S0_BCLK&lt;br&gt;10: GPIO9_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1BC"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_gpio100" description="a multiplexing control register for the I2S0_WS pin." value="0x00000000" startoffset="0x1C0">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s0_gpio100" description="I2S0_WS pin multiplexing control&lt;br&gt;00: I2S0_WS&lt;br&gt;10: GPIO10_0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1C0"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_bootsel1" description="a multiplexing control register for the I2S0_DOUT0 pin." value="0x00000000" startoffset="0x1C4">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="i2s0_bootsel1" description="I2S0_DOUT0 pin multiplexing control&lt;br&gt;000: PWM0_PD&lt;br&gt;001: I2S0_DOUT0&lt;br&gt;011: GPIO10_1&lt;br&gt;100: PWM2&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x1C4"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_gpio35" description="a multiplexing control register for the I2S0_DIN0 pin." value="0x00000000" startoffset="0x1CC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s0_gpio35" description="I2S0_DIN0 pin multiplexing control&lt;br&gt;00: I2S0_DIN0&lt;br&gt;10: GPIO13_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1CC"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_gpio26" description="a multiplexing control register for the I2S1_MCLK pin." value="0x00000000" startoffset="0x1D4">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s1_gpio26" description="I2S1_MCLK pin multiplexing control&lt;br&gt;00: I2S1_MCLK&lt;br&gt;01: BOOT_SEL0&lt;br&gt;10: GPIO12_6&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1D4"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_gpio27" description="a multiplexing control register for the I2S1_BCLK pin." value="0x00000000" startoffset="0x1D8">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s1_gpio27" description="I2S1_BCLK pin multiplexing control&lt;br&gt;00: I2S1_BCLK&lt;br&gt;10: GPIO12_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1D8"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_gpio30" description="a multiplexing control register for the I2S1_WS pin." value="0x00000000" startoffset="0x1DC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s1_gpio30" description="I2S1_WS pin multiplexing control&lt;br&gt;00: I2S1_WS&lt;br&gt;10: GPIO13_0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1DC"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_bootsel0" description="a multiplexing control register for the I2S1_DOUT pin." value="0x00000000" startoffset="0x1E0">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="i2s1_bootsel0" description="I2S1_DOUT pin multiplexing control&lt;br&gt;00: I2S1_DOUT&lt;br&gt;10: GPIO13_1&lt;br&gt;11: I2S1_DIN0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1E0"/>
			</RegisterGroup>
			<RegisterGroup name="i2c0_gpio32" description="a multiplexing control register for the I2C0_SCL pin." value="0x00000000" startoffset="0x1E4">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="i2c0_gpio32" description="I2C0_SCL pin multiplexing control&lt;br&gt;000: I2C0_SCL&lt;br&gt;010: GPIO13_2&lt;br&gt;011: I2S1_DIN0&lt;br&gt;100: SPDIF_OUT&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x1E4"/>
			</RegisterGroup>
			<RegisterGroup name="i2c0_gpio33" description="a multiplexing control register for the I2C0_SDA pin." value="0x00000000" startoffset="0x1E8">
				<Member name="reserved" description="Reserved" range="31:3" value="0x00000000"/>
				<Member name="i2c0_gpio33" description="I2C0_SDA pin multiplexing control&lt;br&gt;000: PWM1&lt;br&gt;010: GPIO13_3&lt;br&gt;011: I2C0_SDA&lt;br&gt;100: SPDIF_OUT&lt;br&gt;Others: reserved" range="2:0" value="0x0" property="RW"/>
				<Register offset="0x1E8"/>
			</RegisterGroup>
			<RegisterGroup name="spdif_nfboot" description="a multiplexing control register for the SPDIF_OUT pin." value="0x00000000" startoffset="0x1EC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="spdif_nfboot" description="SPDIF_OUT pin multiplexing control&lt;br&gt;00: SPDIF_OUT&lt;br&gt;01: NF_BOOTBW&lt;br&gt;10: GPIO5_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1EC"/>
			</RegisterGroup>
			<RegisterGroup name="htmi_tx_gpio0" description="a multiplexing control register for the HDMI_TX_SCL pin." value="0x00000000" startoffset="0x1F0">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="htmi_tx_gpio0" description="HDMI_TX_SCL pin multiplexing control&lt;br&gt;00: HDMI_TX_SCL&lt;br&gt;10: GPIO2_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1F0"/>
			</RegisterGroup>
			<RegisterGroup name="htmi_tx_gpio1" description="a multiplexing control register for the HDMI_TX_SDA pin." value="0x00000000" startoffset="0x1F4">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="htmi_tx_gpio1" description="HDMI_TX_SDA pin multiplexing control&lt;br&gt;00: HDMI_TX_SDA&lt;br&gt;10: GPIO2_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1F4"/>
			</RegisterGroup>
			<RegisterGroup name="htmi_tx_gpio2" description="a multiplexing control register for the HDMI_TX_HP pin." value="0x00000000" startoffset="0x1F8">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="htmi_tx_gpio2" description="HDMI_TX_HP pin multiplexing control&lt;br&gt;00: HDMI_TX_HP&lt;br&gt;10: GPIO2_6&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1F8"/>
			</RegisterGroup>
			<RegisterGroup name="htmi_tx_gpio3" description="a multiplexing control register for the HDMI_TX_CEC pin." value="0x00000000" startoffset="0x1FC">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="htmi_tx_gpio3" description="HDMI_TX_CEC pin multiplexing control&lt;br&gt;00: HDMI_TX_CEC&lt;br&gt;10: GPIO2_7&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x1FC"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_romboot" description="a multiplexing control register for the RGMII0_TXD0 pin." value="0x00000000" startoffset="0x208">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="rgmii0_romboot" description="RGMII0_TXD0 pin multiplexing control&lt;br&gt;0: RGMII0_TXD0&lt;br&gt;1: Reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x208"/>
			</RegisterGroup>
			<RegisterGroup name="rgmi0_txd1" description="a multiplexing control register for the RGMII0_TXD1 pin." value="0x00000000" startoffset="0x20C">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="rgmi0_txd1" description="RGMII0_TXD1 pin multiplexing control&lt;br&gt;0: RGMII0_TXD1&lt;br&gt;1: SFC_ADDR_MOD" range="0" value="0x0" property="RW"/>
				<Register offset="0x20C"/>
			</RegisterGroup>
			<RegisterGroup name="rgmi0_txen" description="a multiplexing control register for the RGMII0_TXEN pin." value="0x00000000" startoffset="0x210">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="rgmi0_txen" description="RGMII0_TXEN pin multiplexing control&lt;br&gt;0: RGMII0_TXEN&lt;br&gt;1: reserved" range="0" value="0x0" property="RW"/>
				<Register offset="0x210"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_rmii0" description="a multiplexing control register for the RGMII0_TXCK pin." value="0x00000000" startoffset="0x214">
				<Member name="reserved" description="Reserved" range="31:1" value="0x00000000"/>
				<Member name="rgmii0_rmii0" description="RGMII0_TXCK pin multiplexing control&lt;br&gt;0: RGMII0_TXCK&lt;br&gt;1: RMII0_REFCLK" range="0" value="0x0" property="RW"/>
				<Register offset="0x214"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_gpio22" description="a multiplexing control register for the RGMII0_RXD0 pin." value="0x00000000" startoffset="0x218">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="rgmii0_gpio22" description="RGMII0_RXD0 pin multiplexing control&lt;br&gt;00: RGMII0_RXD0&lt;br&gt;10: GPIO12_2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x218"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_gpio23" description="a multiplexing control register for the RGMII0_RXD1 pin." value="0x00000000" startoffset="0x21C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000"/>
				<Member name="rgmii0_gpio23" description="RGMII0_RXD1 pin multiplexing control&lt;br&gt;00: RGMII0_RXD1&lt;br&gt;10: GPIO12_3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x21C"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_gpio24" description="a multiplexing control register for the RGMII0_RXD2 pin." value="0x00000000" startoffset="0x220">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="rgmii0_gpio24" description="RGMII0_RXD2 pin multiplexing control&lt;br&gt;00: RGMII0_RXD2&lt;br&gt;10: GPIO12_4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x220"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_gpio25" description="a multiplexing control register for the RGMII0_RXD3 pin." value="0x00000000" startoffset="0x224">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="rgmii0_gpio25" description="RGMII0_RXD3 pin multiplexing control&lt;br&gt;00: RGMII0_RXD3&lt;br&gt;10: GPIO12_5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x224"/>
			</RegisterGroup>
			<RegisterGroup name="lsadc1_gpio" description="a multiplexing control register for the GPIO_STB4 pin." value="0x00000000" startoffset="0x004">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="lsadc1_gpio" description="GPIO_STB4 pin multiplexing control&lt;br&gt;00: PWM4&lt;br&gt;10: GPIO_STB4&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x004"/>
			</RegisterGroup>
			<RegisterGroup name="Lsadc2_gpio" description="a multiplexing control register for the GPIO_STB5 pin." value="0x00000000" startoffset="0x008">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="lsadc1_gpio" description="GPIO_STB5 pin multiplexing control&lt;br&gt;00: PWM0&lt;br&gt;10: GPIO_STB5&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x008"/>
			</RegisterGroup>
			<RegisterGroup name="Lsadc3_gpio" description="a multiplexing control register for the MHL_CD_SENSE pin." value="0x00000000" startoffset="0x00C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="lsadc1_gpio" description="MHL_CD_SENSE pin multiplexing control&lt;br&gt;01: GPIO_STB6&lt;br&gt;10: MHL_CD_SENSE&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x00C"/>
			</RegisterGroup>
			<RegisterGroup name="irin_gpio" description="a multiplexing control register for the IRIN pin." value="0x00000000" startoffset="0x010">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="irin_gpio" description="IRIN pin multiplexing control&lt;br&gt;0: IRIN&lt;br&gt;1: GPIO_STB7" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x010"/>
			</RegisterGroup>
			<RegisterGroup name="uart1_uart0" description="a multiplexing control register for the UART1_RXD/UART1_TXD pin." value="0x00000000" startoffset="0x014">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="uart1_uart0" description="UART1_RXD/UART1_TXD pin multiplexing control&lt;br&gt;0: UART0_RXD/UART0_TXD&lt;br&gt;1: UART1_RXD/UART1_TXD" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x014"/>
			</RegisterGroup>
			<RegisterGroup name="standby" description="a multiplexing control register for the STANDBY pin." value="0x00000000" startoffset="0x018">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="standby" description="STANDBY pin multiplexing control&lt;br&gt;0: STANDBY&lt;br&gt;1: GPIO1_STB6" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x018"/>
			</RegisterGroup>
			<RegisterGroup name="gpio_mhl" description="a multiplexing control register for the GPIO_STB0 pin." value="0x00000000" startoffset="0x01C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="gpio_mhl" description="GPIO_STB0 pin multiplexing control&lt;br&gt;00: GPIO_STB0&lt;br&gt;10: HDMI0_DET&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x01C"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi0_gpio" description="a multiplexing control register for the HDMI0_HOTPLUG pin." value="0x00000000" startoffset="0x02C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi0_gpio" description="HDMI0_HOTPLUG pin multiplexing control&lt;br&gt;00: PWM1&lt;br&gt;01: HDMI0_HOTPLUG&lt;br&gt;10: GPIO_STB1&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x02C"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi1_gpio104" description="a multiplexing control register for the GPIO_STB2 pin." value="0x00000000" startoffset="0x030">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi1_gpio104" description="GPIO_STB2 pin multiplexing control&lt;br&gt;01: GPIO_STB2&lt;br&gt;10: LED_DATA&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x030"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi2_gpio05" description="a multiplexing control register for the GPIO_STB3 pin." value="0x00000000" startoffset="0x034">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi2_gpio05" description="GPIO_STB3 pin multiplexing control&lt;br&gt;01: GPIO_STB3&lt;br&gt;10: LED_CLK&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x034"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi3_gpio10" description="a multiplexing control register for the GPIO1_STB0 pin." value="0x00000000" startoffset="0x038">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi3_gpio10" description="GPIO1_STB0 pin multiplexing control&lt;br&gt;01: GPIO1_STB0&lt;br&gt;10: LED_CSN2&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x038"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi0_sda" description="a multiplexing control register for the HDMI0_SDA pin." value="0x00000000" startoffset="0x03C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi0_sda" description="HDMI0_SDA pin multiplexing control&lt;br&gt;0: HDMI0_SDA&lt;br&gt;1: GPIO1_STB2" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x03C"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi0_scl" description="a multiplexing control register for the HDMI0_SCL pin." value="0x00000000" startoffset="0x040">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi0_scl" description="HDMI0_SCL pin multiplexing control&lt;br&gt;0: HDMI0_SCL&lt;br&gt;1: GPIO_STB5" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x040"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi1_sda" description="a multiplexing control register for the GPIO1_STB4 pin." value="0x00000000" startoffset="0x044">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi1_sda" description="GPIO1_STB4 pin multiplexing control&lt;br&gt;01: GPIO1_STB4&lt;br&gt;10: LED_CSN1&lt;br&gt;Other values: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x044"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi1_scl" description="a multiplexing control register for the GPIO1_STB5 pin." value="0x00000000" startoffset="0x048">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi1_scl" description="GPIO1_STB5 pin multiplexing control&lt;br&gt;01: GPIO1_STB5&lt;br&gt;10: LED_CSN4&lt;br&gt;11: LED_KEY1&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x048"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi2_gpio16" description="a multiplexing control register for the GPIO_STB4 pin." value="0x00000000" startoffset="0x04C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi2_gpio16" description="GPIO_STB4 pin multiplexing control&lt;br&gt;01: GPIO_STB4&lt;br&gt;10: LED_CSN0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x04C"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi2_gpio17" description="a multiplexing control register for the GPIO1_STB7 pin." value="0x00000000" startoffset="0x050">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="hdmi2_gpio17" description="GPIO1_STB7 pin multiplexing control&lt;br&gt;01: GPIO1_STB7&lt;br&gt;10: LED_CSN3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x050"/>
			</RegisterGroup>
			<RegisterGroup name="gpio1_scl" description="a multiplexing control register for the GPIO1_STB1 pin." value="0x00000000" startoffset="0x054">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="gpio1_scl" description="GPIO1_STB1 pin multiplexing control&lt;br&gt;01: GPIO1_STB1&lt;br&gt;10: LED_KEY0&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x054"/>
			</RegisterGroup>
			<RegisterGroup name="gpio3_cec" description="a multiplexing control register for the HDMI_CEC pin." value="0x00000000" startoffset="0x05C">
				<Member name="reserved" description="Reserved" range="31:2" value="0x00000000" property="-"/>
				<Member name="gpio3_cec" description="HDMI_CEC pin multiplexing control&lt;br&gt;00: HDMI_CEC&lt;br&gt;01: GPIO1_STB3&lt;br&gt;Others: reserved" range="1:0" value="0x0" property="RW"/>
				<Register offset="0x05C"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_dio_ctrl" description="a control register for the SFC_DIO functional pin." value="0x000000B1" startoffset="0x800">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="sfc_dio_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="sfc_dio_ctrl_SR" description="0: no SR (slew rate)&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sfc_dio_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 10 is recommended when this pin is used as the SFC_DIO function, and the value 11 is recommended when it is used as other functions." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x800"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_wpn_ctrl" description="a control register for the SFC_WPN_IO2 functional pin." value="0x000008B1" startoffset="0x804">
				<Member name="reserved" description="Reserved" range="31:12" value="0x00000" property="RW"/>
				<Member name="sfc_wpn_ctrl_OPD" description="Output pull-down enable. The value 1 indicates enabled." range="11" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="10:8" value="0x0" property="RW"/>
				<Member name="sfc_wpn_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sfc_wpn_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 10 is recommended when this pin is used as the SFC_WPN_IO2 function, and the value 11 is recommended when it is used as other functions." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x804"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_clk_ctrl" description="a control register for the SFC_CLK functional pin." value="0x000000A1" startoffset="0x808">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="sfc_clk_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="sfc_clk_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sfc_clk_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 01 is recommended when this pin is used as the SFC_CLK function, and the value 11 is recommended when it is used as other functions." range="5:4" value="0x2" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x808"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_doi_ctrl" description="a control register for the SFC_DOI functional pin." value="0x000002B1" startoffset="0x80C">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="sfc_doi_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="sfc_doi_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sfc_doi_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 10 is recommended when this pin is used as the SFC_DOI function, and the value 11 is recommended when it is used as other functions." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x80C"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_holdn_ctrl" description="a control register for the SFC_HOLDN_IO3 functional pin." value="0x000004B1" startoffset="0x810">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="sfc_holdn_ctrl_OPU" description="Output pull-up enable. The value 1 indicates enabled." range="10" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="sfc_holdn_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sfc_holdn_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;The value 10 is recommended when this pin is used as the SFC_HOLDN_IO3 function, and the value 11 is recommended when it is used as other functions." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x810"/>
			</RegisterGroup>
			<RegisterGroup name="sfc_cs1n_ctrl" description="a control register for the SFC_CS1N functional pin." value="0x000004B1" startoffset="0x814">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="sfc_cs1n_ctrl_OPU" description="Output pull-up enable. The value 1 indicates enabled." range="10" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="sfc_cs1n_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sfc_cs1n_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x814"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dqs_ctrl" description="a control register for the NF_DQS functional pin." value="0x000000F1" startoffset="0x818">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dqs_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dqs_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQS function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dqs_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQS function, the value 101 is recommended for the 3.3 V mode, and the value 100 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x818"/>
			</RegisterGroup>
			<RegisterGroup name="nf_rdy0_ctrl" description="a control register for the NF_RDY0 functional pin." value="0x000004F1" startoffset="0x81C">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="nf_rdy0_ctrl_OPU" description="Output pull-up enable. The value 1 indicates enabled." range="10" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="nf_rdy0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="nf_rdy0_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x81C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_ren_ctrl" description="a control register for the NF_REN functional pin." value="0x000000F1" startoffset="0x820">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_ren_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_ren_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="nf_ren_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_REN function, the value 110 is recommended for the async interface mode, and the value 111 is recommended for the sync interface mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x820"/>
			</RegisterGroup>
			<RegisterGroup name="nf_csn0_ctrl" description="a control register for the NF_CSN0 functional pin." value="0x000004F1" startoffset="0x824">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="nf_csn0_ctrl_OPU" description="Output pull-up enable. The value 1 indicates enabled." range="10" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="nf_csn0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the SDIO1_CCMD function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_csn0_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the SDIO1_CCMD function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x824"/>
			</RegisterGroup>
			<RegisterGroup name="nf_cle_ctrl" description="a control register for the NF_CLE functional pin." value="0x000000F1" startoffset="0x828">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_cle_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_cle_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the SDIO1_CCLK_OUT function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_cle_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_CLE function, the value 110 is recommended for the async interface mode, and the value 111 is recommended for the sync interface mode.&lt;br&gt;When this pin is used as the SDIO1_CCLK_OUT function, the value 101 is recommended for the 3.3 V mode, and the value 100 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x828"/>
			</RegisterGroup>
			<RegisterGroup name="nf_ale_ctrl" description="a control register for the NF_ALE functional pin." value="0x000000F1" startoffset="0x82C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_ale_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_ale_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="nf_ale_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_ALE function, the value 110 is recommended for the async interface mode, and the value 111 is recommended for the sync interface mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x82C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_wen_ctrl" description="a control register for the NF_WEN functional pin." value="0x000000F1" startoffset="0x830">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_wen_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_wen_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_WEN function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_wen_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_WEN function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x830"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq0_ctrl" description="a control register for the NF_DQ0 functional pin." value="0x000000F1" startoffset="0x834">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq0_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ0 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA7 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq0_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ0 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA7 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x834"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq1_ctrl" description="a control register for the NF_DQ1 functional pin." value="0x000000F1" startoffset="0x838">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq1_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ1 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA2 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq1_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ1 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA2 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x838"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq2_ctrl" description="a control register for the NF_DQ2 functional pin." value="0x000000F1" startoffset="0x83C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq2_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ2 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA1 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq2_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ2 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA1 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x83C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq3_ctrl" description="a control register for the NF_DQ3 functional pin." value="0x000000F1" startoffset="0x840">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq3_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq3_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ3 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA0 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq3_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ3 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA0 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x840"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq4_ctrl" description="a control register for the NF_DQ4 functional pin." value="0x000000F1" startoffset="0x844">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq4_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq4_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ4 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA4 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq4_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ4 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA4 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x844"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq5_ctrl" description="a control register for the NF_DQ5 functional pin." value="0x000000F1" startoffset="0x848">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq5_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq5_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ5 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA3 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq5_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ5 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA3 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x848"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq6_ctrl" description="a control register for the NF_DQ6 functional pin." value="0x000000F1" startoffset="0x84C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq6_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq6_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ6 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA5 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq6_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ6 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA5 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x84C"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dq7_ctrl" description="a control register for the NF_DQ7 functional pin." value="0x000000F1" startoffset="0x850">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="nf_dq7_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="nf_dq7_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQ7 function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA6 function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dq7_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the NF_DQ7 function, the value 110 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 101 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as the SDIO1_CDATA6 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x850"/>
			</RegisterGroup>
			<RegisterGroup name="nf_dqsn_ctrl" description="a control register for the NF_DQSN functional pin." value="0x000000F1" startoffset="0x854">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="nf_dqsn_ctrl_OPU" description="Output pull-up enable. The value 1 indicates enabled." range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="nf_dqsn_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)&lt;br&gt;When this pin is used as the NF_DQSN function, the value 1 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 0 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="nf_dqsn_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)&lt;br&gt;When this pin is used as the NF_DQSN function, the value 101 is recommended for the async interface mode and sync interface 3.3 V mode, and the value 100 is recommended for the sync interface 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x854"/>
			</RegisterGroup>
			<RegisterGroup name="nf_rend_ctrl" description="a control register for the NF_REND functional pin." value="0x000000F1" startoffset="0x858">
				<Member name="reserved" description="Reserved" range="31:11" value="0x000000" property="RW"/>
				<Member name="nf_rend_ctrl_OPU" description="Output pull-up enable. The value 1 indicates enabled." range="10" value="0x0" property="RW"/>
				<Member name="reserved" description="Reserved" range="9:8" value="0x0" property="RW"/>
				<Member name="nf_rend_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="nf_rend_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x858"/>
			</RegisterGroup>
			<RegisterGroup name="vsync_gpio_ctrl" description="a control register for the GPIO1_0 functional pin." value="0x000000B1" startoffset="0x85C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="vsync_gpio_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="vsync_gpio_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="vsync_gpio_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the SPI0_CLK function, the value 01 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x85C"/>
			</RegisterGroup>
			<RegisterGroup name="sync_3d_out_ctrl" description="a control register for the GPIO1_1 functional pin." value="0x000000B1" startoffset="0x860">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="sync_3d_out_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="sync_3d_out_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sync_3d_out_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the SPI0_DO function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x860"/>
			</RegisterGroup>
			<RegisterGroup name="sync_3d_in_ctrl" description="a control register for the GPIO1_2 functional pin." value="0x000000B1" startoffset="0x864">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="sync_3d_in_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="sync_3d_in_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="sync_3d_in_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x864"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm0_ctrl" description="a control register for the GPIO1_3 functional pin." value="0x000000B1" startoffset="0x868">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="bri_pwm0_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="bri_pwm0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="bri_pwm0_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the SMI1_CLK function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x868"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm1_ctrl" description="a control register for the GPIO1_4 functional pin." value="0x000000B1" startoffset="0x86C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="bri_pwm1_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="bri_pwm1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="bri_pwm1_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x86C"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm2_ctrl" description="a control register for the GPIO2_0 functional pin." value="0x000000B1" startoffset="0x870">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="bri_pwm2_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="bri_pwm2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="bri_pwm2_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x870"/>
			</RegisterGroup>
			<RegisterGroup name="bri_pwm3_ctrl" description="a control register for the GPIO2_1 functional pin." value="0x000000B1" startoffset="0x874">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="bri_pwm3_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="bri_pwm3_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="bri_pwm3_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x874"/>
			</RegisterGroup>
			<RegisterGroup name="en_3d_ctrl" description="a control register for the GPIO1_5 functional pin." value="0x000000B1" startoffset="0x878">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="en_3d_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="en_3d_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="en_3d_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x878"/>
			</RegisterGroup>
			<RegisterGroup name="lvds_sel_ctrl" description="a control register for the GPIO1_6 functional pin." value="0x000000B1" startoffset="0x87C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="lvds_sel_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="lvds_sel_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="lvds_sel_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x87C"/>
			</RegisterGroup>
			<RegisterGroup name="lvds_pwren_ctrl" description="a control register for the GPIO1_7 functional pin." value="0x000000B1" startoffset="0x880">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="lvds_pwren_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="lvds_pwren_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="lvds_pwren_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x880"/>
			</RegisterGroup>
			<RegisterGroup name="blk_on_ctrl" description="a control register for the GPIO2_4 functional pin." value="0x000000B1" startoffset="0x884">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="blk_on_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="blk_on_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="blk_on_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the SPI1_CLK function, the value 01 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x884"/>
			</RegisterGroup>
			<RegisterGroup name="i2c1_sda_ctrl" description="a control register for the I2C1_SDA functional pin." value="0x000000B1" startoffset="0x888">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2c1_sda_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2c1_sda_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2c1_sda_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x888"/>
			</RegisterGroup>
			<RegisterGroup name="i2c1_scl_ctrl" description="a control register for the I2C1_SCL functional pin." value="0x000000B1" startoffset="0x88C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2c1_scl_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2c1_scl_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2c1_scl_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the SPI1_DO function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x88C"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d0_ctrl" description="a control register for the JTAG_TMS functional pin." value="0x000001B1" startoffset="0x890">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="tsi0_d0_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x1" property="RW"/>
				<Member name="tsi0_d0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="tsi0_d0_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x890"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d1_ctrl" description="a control register for the JTAG_TRSTN functional pin." value="0x000002B1" startoffset="0x894">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="tsi0_d1_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="tsi0_d1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="tsi0_d1_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x894"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d2_ctrl" description="a control register for the JTAG_TCK functional pin." value="0x000002B1" startoffset="0x898">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="tsi0_d2_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="tsi0_d2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="tsi0_d2_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x898"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d3_ctrl" description="a control register for the JTAG_TDI functional pin." value="0x000001B1" startoffset="0x89C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="tsi0_d3_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x1" property="RW"/>
				<Member name="tsi0_d3_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="tsi0_d3_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x89C"/>
			</RegisterGroup>
			<RegisterGroup name="tsi0_d4_ctrl" description="a control register for the JTAG_TDO functional pin." value="0x000000B1" startoffset="0x8A0">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="tsi0_d4_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="tsi0_d4_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="tsi0_d4_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x8A0"/>
			</RegisterGroup>
			<RegisterGroup name="jtag_sel_ctrl" description="a control register for the JTAG_SEL functional pin." value="0x000002B1" startoffset="0x8E8">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="jtag_sel_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="jtag_sel_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="jtag_sel_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x8E8"/>
			</RegisterGroup>
			<RegisterGroup name="uart2_rxd_ctrl" description="a control register for the UART2_RXD functional pin." value="0x000001B1" startoffset="0x918">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="uart2_rxd_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x1" property="RW"/>
				<Member name="uart2_rxd_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="uart2_rxd_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x918"/>
			</RegisterGroup>
			<RegisterGroup name="uart2_txd_ctrl" description="a control register for the UART2_TXD functional pin." value="0x000000B1" startoffset="0x91C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="uart2_txd_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="uart2_txd_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="uart2_txd_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x91C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq0_ctrl" description="a control register for the GPIO9_2 functional pin." value="0x000000B1" startoffset="0x920">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq0_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_dq0_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x920"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq1_ctrl" description="a control register for the GPIO9_3 functional pin." value="0x000000B1" startoffset="0x924">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq1_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_dq1_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x924"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq2_ctrl" description="a control register for the GPIO9_4 functional pin." value="0x000000B1" startoffset="0x928">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq2_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_dq2_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x928"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq3_ctrl" description="a control register for the GPIO9_5 functional pin." value="0x000000F1" startoffset="0x92C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq3_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq3_ctrl_SR" description="0: no SR&lt;br&gt;1: SR&lt;br&gt;When this pin is used as the SDIO0_CCLK_OUT function, the value 1 is recommended for the 3.3 V mode, and the value 0 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="ci_dq3_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the SDIO0_CCLK_OUT function, the value 101 is recommended for the 3.3 V mode, the value 000 is recommended for the 1.8 V SDR mode, and the value 100 is recommended for the 1.8 V DDR mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x92C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq4_ctrl" description="a control register for the GPIO9_6 functional pin." value="0x000000F1" startoffset="0x930">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq4_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq4_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_dq4_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the SDIO0_CCMD function, the value 110 is recommended for the 3.3 V mode and 1.8 V DDR mode, and the value 101 is recommended for the 1.8 V SDR mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x930"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq5_ctrl" description="a control register for the GPIO9_7 functional pin." value="0x000000F1" startoffset="0x934">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq5_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq5_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_dq5_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the SDIO0_CDATA3 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x934"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq6_ctrl" description="a control register for the GPIO10_0 functional pin." value="0x000000F1" startoffset="0x938">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq6_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq6_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_dq6_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the SDIO0_CDATA2 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x938"/>
			</RegisterGroup>
			<RegisterGroup name="ci_dq7_ctrl" description="a control register for the GPIO10_1 functional pin." value="0x000000B1" startoffset="0x93C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_dq7_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_dq7_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_dq7_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x93C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr3_ctrl" description="a control register for the GPIO9_2 functional pin." value="0x000000B1" startoffset="0x94C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr3_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr3_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr3_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x94C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr4_ctrl" description="a control register for the GPIO9_3 functional pin." value="0x000000B1" startoffset="0x950">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr4_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr4_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr4_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the SMI0_CLK function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x950"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr5_ctrl" description="a control register for the GPIO9_4 functional pin." value="0x000000B1" startoffset="0x954">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr5_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr5_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr5_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x954"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr8_ctrl" description="a control register for the GPIO10_4 functional pin." value="0x000000B1" startoffset="0x960">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr8_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr8_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr8_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_MDCK function, the value 10 is recommended.&lt;br&gt;When this pin is used as the RMII1_TXD1 function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x960"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr9_ctrl" description="a control register for the GPIO10_5 functional pin." value="0x000000B1" startoffset="0x964">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr9_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr9_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr9_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_TXD0 function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x964"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr10_ctrl" description="a control register for the GPIO11_2 functional pin." value="0x000002B1" startoffset="0x968">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="ci_adr10_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="ci_adr10_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr10_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_MDCK function, the value 10 is recommended.&lt;br&gt;When this pin is used as the RMII1_TXD1 function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x968"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr11_ctrl" description="a control register for the GPIO10_7 functional pin." value="0x000000B1" startoffset="0x96C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr11_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr11_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr11_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x96C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr13_ctrl" description="a control register for the GPIO10_3 functional pin." value="0x000000B1" startoffset="0x974">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr13_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr13_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr13_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_MDIO function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x974"/>
			</RegisterGroup>
			<RegisterGroup name="ci_adr14_ctrl" description="a control register for the GPIO10_2 functional pin." value="0x000000B1" startoffset="0x978">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_adr14_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_adr14_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_adr14_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_REFCLK function, the value 01 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x978"/>
			</RegisterGroup>
			<RegisterGroup name="ci_cdn_ctrl" description="a control register for the GPIO7_1 functional pin." value="0x000000B1" startoffset="0x97C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_cdn_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_cdn_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_cdn_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x97C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_cen_ctrl" description="a control register for the GPIO11_3 functional pin." value="0x000000B1" startoffset="0x980">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_cen_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_cen_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_cen_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_MDIO function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x980"/>
			</RegisterGroup>
			<RegisterGroup name="ci_oen_ctrl" description="a control register for the GPIO11_0 functional pin." value="0x000000B1" startoffset="0x984">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_oen_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_oen_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_oen_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x984"/>
			</RegisterGroup>
			<RegisterGroup name="ci_wen_ctrl" description="a control register for the GPIO7_2 functional pin." value="0x000000B1" startoffset="0x988">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_wen_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_wen_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_wen_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x988"/>
			</RegisterGroup>
			<RegisterGroup name="ci_waitn_ctrl" description="a control register for the GPIO5_3 functional pin." value="0x000000B1" startoffset="0x98C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_waitn_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_waitn_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_waitn_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x98C"/>
			</RegisterGroup>
			<RegisterGroup name="ci_rst_ctrl" description="a control register for the GPIO9_4_1 functional pin." value="0x000000B1" startoffset="0x990">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_rst_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_rst_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_rst_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x990"/>
			</RegisterGroup>
			<RegisterGroup name="ci_iordn_ctrl" description="a control register for the GPIO11_1 functional pin." value="0x000000B1" startoffset="0x994">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_iordn_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_iordn_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_iordn_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_TXD0 function, the value 10 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x994"/>
			</RegisterGroup>
			<RegisterGroup name="ci_iowrn_ctrl" description="a control register for the GPIO10_6 functional pin." value="0x000000B1" startoffset="0x998">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_iowrn_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_iowrn_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_iowrn_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the RMII1_REFCLK function, the value 01 is recommended.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x998"/>
			</RegisterGroup>
			<RegisterGroup name="ci_rdy_ctrl" description="a control register for the GPIO11_4 functional pin." value="0x000000B1" startoffset="0x9A0">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_rdy_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_rdy_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="ci_rdy_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9A0"/>
			</RegisterGroup>
			<RegisterGroup name="ci_cd2n_ctrl" description="a control register for the GPIO11_5 functional pin." value="0x000000F1" startoffset="0x9A4">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_cd2n_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_cd2n_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_cd2n_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the SDIO0_CDATA0 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9A4"/>
			</RegisterGroup>
			<RegisterGroup name="ci_ce2n_ctrl" description="a control register for the GPIO11_6 functional pin." value="0x000000F1" startoffset="0x9A8">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_ce2n_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_ce2n_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_ce2n_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the SDIO0_CDATA1 function, the value 110 is recommended for the 3.3 V mode, and the value 101 is recommended for the 1.8 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9A8"/>
			</RegisterGroup>
			<RegisterGroup name="ci_waitn2n_ctrl" description="a control register for the GPIO11_7 functional pin." value="0x000000F1" startoffset="0x9AC">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_waitn2n_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_waitn2n_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_waitn2n_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9AC"/>
			</RegisterGroup>
			<RegisterGroup name="ci_rst2_ctrl" description="a control register for the GPIO13_7 functional pin." value="0x000000F1" startoffset="0x9B0">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_rst2_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_rst2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_rst2_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9B0"/>
			</RegisterGroup>
			<RegisterGroup name="ci_rdy2_ctrl" description="a control register for the GPIO11_2 functional pin." value="0x000000F1" startoffset="0x9B4">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="ci_rdy2_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="ci_rdy2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="ci_rdy2_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9B4"/>
			</RegisterGroup>
			<RegisterGroup name="demo_sda_ctrl" description="a control register for the GPIO14_0 functional pin." value="0x000000B1" startoffset="0x9B8">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="demo_sda_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="demo_sda_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="demo_sda_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9B8"/>
			</RegisterGroup>
			<RegisterGroup name="demo_scl_ctrl" description="a control register for the GPIO14_1 functional pin." value="0x000000B1" startoffset="0x9BC">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="demo_scl_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="demo_scl_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="demo_scl_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9BC"/>
			</RegisterGroup>
			<RegisterGroup name="agc_rf_sel_ctrl" description="a control register for the GPIO14_4 functional pin." value="0x000000B1" startoffset="0x9C8">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="agc_rf_sel_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="agc_rf_sel_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="agc_rf_sel_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9C8"/>
			</RegisterGroup>
			<RegisterGroup name="tuner_scl_ctrl" description="a control register for the GPIO14_5 functional pin." value="0x000000B1" startoffset="0x9CC">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="tuner_scl_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="tuner_scl_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="tuner_scl_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9CC"/>
			</RegisterGroup>
			<RegisterGroup name="tuner_sda_ctrl" description="a control register for the GPIO14_6 functional pin." value="0x000000B1" startoffset="0x9D0">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="tuner_sda_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="tuner_sda_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="tuner_sda_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9D0"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_mclk_ctrl" description="a control register for the I2S0_MCLK functional pin." value="0x000000B1" startoffset="0x9D4">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s0_mclk_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s0_mclk_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s0_mclk_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the I2S0_MCLK function, the value 01 is recommended for the single-chip interconnection mode, and the value 00 is recommended for the dual-chip interconnection mode.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9D4"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_bclk_ctrl" description="a control register for the I2S0_BCLK functional pin." value="0x000000B1" startoffset="0x9D8">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s0_bclk_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s0_bclk_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s0_bclk_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the I2S0_BCLK function, the value 10 is recommended for the single-chip interconnection mode, and the value 01 is recommended for the dual-chip interconnection mode.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9D8"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_ws_ctrl" description="a control register for the I2S0_WS functional pin." value="0x000000B1" startoffset="0x9DC">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s0_ws_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s0_ws_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s0_ws_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9DC"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_dout0_ctrl" description="a control register for the I2S0_DOUT0 functional pin." value="0x000000B1" startoffset="0x9E0">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s0_dout0_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s0_dout0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s0_dout0_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9E0"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_dout1_ctrl" description="a control register for the I2S0_DOUT1 functional pin." value="0x000000B1" startoffset="0x9E4">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s0_dout1_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s0_dout1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s0_dout1_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9E4"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_din0_ctrl" description="a control register for the I2S0_DIN0 functional pin." value="0x000000B1" startoffset="0x9E8">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s0_din0_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s0_din0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s0_din0_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9E8"/>
			</RegisterGroup>
			<RegisterGroup name="i2s0_din1_ctrl" description="a control register for the I2S0_DIN1 functional pin." value="0x000000B1" startoffset="0x9EC">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s0_din1_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s0_din1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s0_din1_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9EC"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_mclk_ctrl" description="a control register for the I2S1_MCLK functional pin." value="0x000002B1" startoffset="0x9F0">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="i2s1_mclk_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="i2s1_mclk_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s1_mclk_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the I2S1_MCLK function, the value 01 is recommended for the single-chip interconnection mode, and the value 00 is recommended for the dual-chip interconnection mode.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9F0"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_bclk_ctrl" description="a control register for the I2S1_BCLK functional pin." value="0x000000B1" startoffset="0x9F4">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s1_bclk_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s1_bclk_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s1_bclk_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA&lt;br&gt;When this pin is used as the I2S1_BCLK function, the value 10 is recommended for the single-chip interconnection mode, and the value 01 is recommended for the dual-chip interconnection mode.&lt;br&gt;When this pin is used as other functions, the value 11 is recommended." range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9F4"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_ws_ctrl" description="a control register for the I2S1_WS functional pin." value="0x000000B1" startoffset="0x9F8">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s1_ws_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s1_ws_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s1_ws_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9F8"/>
			</RegisterGroup>
			<RegisterGroup name="i2s1_dout_ctrl" description="a control register for the I2S1_DOUT functional pin." value="0x000000B1" startoffset="0x9FC">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2s1_dout_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2s1_dout_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2s1_dout_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0x9FC"/>
			</RegisterGroup>
			<RegisterGroup name="i2c0_scl_ctrl" description="a control register for the I2C0_SCL functional pin." value="0x000000B1" startoffset="0xA00">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2c0_scl_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2c0_scl_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2c0_scl_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA00"/>
			</RegisterGroup>
			<RegisterGroup name="i2c0_sda_ctrl" description="a control register for the I2C0_SDA functional pin." value="0x000000B1" startoffset="0xA04">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="i2c0_sda_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="i2c0_sda_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="i2c0_sda_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA04"/>
			</RegisterGroup>
			<RegisterGroup name="spdif_out_ctrl" description="a control register for the SPDIF_OUT functional pin." value="0x000002B1" startoffset="0xA08">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="spdif_out_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="spdif_out_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="spdif_out_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA08"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi_tx_scl_ctrl" description="a control register for the HDMI_TX_SCL functional pin." value="0x000000B1" startoffset="0xA0C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="hdmi_tx_scl_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="hdmi_tx_scl_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="hdmi_tx_scl_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA0C"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi_tx_sda_ctrl" description="a control register for the HDMI_TX_SDA functional pin." value="0x000000B1" startoffset="0xA10">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="hdmi_tx_sda_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="hdmi_tx_sda_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="hdmi_tx_sda_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA10"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi_tx_hp_ctrl" description="a control register for the HDMI_TX_HP functional pin." value="0x000000B1" startoffset="0xA14">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="hdmi_tx_hp_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="hdmi_tx_hp_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="hdmi_tx_hp_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA14"/>
			</RegisterGroup>
			<RegisterGroup name="hdmi_tx_cec_ctrl" description="a control register for the HDMI_TX_CEC functional pin." value="0x000000B1" startoffset="0xA18">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="hdmi_tx_cec_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="hdmi_tx_cec_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="6" value="0x0" property="RW"/>
				<Member name="hdmi_tx_cec_ctrl_DSx" description="Drive control&lt;br&gt;00: 4 mA&lt;br&gt;01: 3 mA&lt;br&gt;10: 2 mA&lt;br&gt;11: 1 mA (recommended)" range="5:4" value="0x3" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA18"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_mdck_ctrl" description="a control register for the RGMII0_MDCK functional pin." value="0x000000F1" startoffset="0xA24">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_mdck_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_mdck_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_mdck_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA (recommended)&lt;br&gt;111: 1 mA" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA24"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_mdio_ctrl" description="a control register for the RGMII0_MDIO functional pin." value="0x000000F1" startoffset="0xA28">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_mdio_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_mdio_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_mdio_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA (recommended)&lt;br&gt;111: 1 mA" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA28"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_txd0_ctrl" description="a control register for the RGMII0_TXD0 functional pin." value="0x000002F1" startoffset="0xA2C">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="rgmii0_txd0_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_txd0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_txd0_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the RGMII0_TXD0 function, the value 101 is recommended for the RGMII 3.3 V mode, and the value 100 is recommended for the RGMII 2.5 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA2C"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_txd1_ctrl" description="a control register for the RGMII0_TXD1 functional pin." value="0x000002F1" startoffset="0xA30">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="rgmii0_txd1_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_txd1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_txd1_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the RGMII0_TXD1 function, the value 101 is recommended for the RGMII 3.3 V mode, and the value 100 is recommended for the RGMII 2.5 V mode.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA30"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_txd2_ctrl" description="a control register for the RGMII0_TXD2 functional pin." value="0x000000F1" startoffset="0xA34">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_txd2_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_txd2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_txd2_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;The value 101 is recommended for the RGMII 3.3 V mode, and the value 100 is recommended for the RGMII 2.5 V mode." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA34"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_txd3_ctrl" description="a control register for the RGMII0_TXD3 functional pin." value="0x000000F1" startoffset="0xA38">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_txd3_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_txd3_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_txd3_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;The value 101 is recommended for the RGMII 3.3 V mode, and the value 100 is recommended for the RGMII 2.5 V mode." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA38"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_txen_ctrl" description="a control register for the RGMII0_TXEN functional pin." value="0x000002F1" startoffset="0xA3C">
				<Member name="reserved" description="Reserved" range="31:10" value="0x000000" property="RW"/>
				<Member name="rgmii0_txen_ctrl_PD" description="Input pull-down enable. The value 1 indicates enabled." range="9" value="0x1" property="RW"/>
				<Member name="reserved" description="Reserved" range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_txen_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_txen_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA3C"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_txck_ctrl" description="a control register for the RGMII0_TXCK functional pin." value="0x000000F1" startoffset="0xA40">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_txck_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_txck_ctrl_SR" description="0: no SR&lt;br&gt;1: SR&lt;br&gt;When this pin is used as the RGMII0_TXCK function, the value 0 is recommended.&lt;br&gt;When this pin is used as other functions, the value 1 is recommended." range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_txck_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA&lt;br&gt;When this pin is used as the RGMII0_TXCK function, the value 101 is recommended for the RGMII 3.3 V mode, and the value 100 is recommended for the RGMII 2.5 V mode.&lt;br&gt;When this pin is used as the RMII0_REFCLK function, the value 101 is recommended.&lt;br&gt;When this pin is used as other functions, the value 111 is recommended." range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA40"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_rxd0_ctrl" description="[31:9]RW reservedReserved" value="0x000000F1" startoffset="0xA44">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_rxd0_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_rxd0_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_rxd0_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA44"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_rxd1_ctrl" description="a control register for the RGMII0_RXD1 functional pin." value="0x000000F1" startoffset="0xA48">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_rxd1_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_rxd1_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_rxd1_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA48"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_rxd2_ctrl" description="a control register for the RGMII0_RXD2 functional pin." value="0x000000F1" startoffset="0xA4C">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_rxd2_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_rxd2_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_rxd2_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA4C"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_rxd3_ctrl" description="a control register for the RGMII0_RXD3 functional pin." value="0x000000F1" startoffset="0xA50">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_rxd3_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_rxd3_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_rxd3_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA50"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_rxdv_ctrl" description="a control register for the RGMII0_RXDV functional pin." value="0x000000F1" startoffset="0xA54">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_rxdv_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_rxdv_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_rxdv_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA54"/>
			</RegisterGroup>
			<RegisterGroup name="rgmii0_rxck_ctrl" description="a control register for the RGMII0_RXCK functional pin." value="0x000000F1" startoffset="0xA58">
				<Member name="reserved" description="Reserved" range="31:9" value="0x000000" property="RW"/>
				<Member name="rgmii0_rxck_ctrl_PU" description="Input pull-up enable. The value 1 indicates enabled." range="8" value="0x0" property="RW"/>
				<Member name="rgmii0_rxck_ctrl_SR" description="0: no SR&lt;br&gt;1: SR (recommended)" range="7" value="0x1" property="RW"/>
				<Member name="rgmii0_rxck_ctrl_DSx" description="Drive control&lt;br&gt;000: 12 mA&lt;br&gt;001: 11 mA&lt;br&gt;010: 9 mA&lt;br&gt;011: 8 mA&lt;br&gt;100: 5 mA&lt;br&gt;101: 4 mA&lt;br&gt;110: 2 mA&lt;br&gt;111: 1 mA (recommended)" range="6:4" value="0x7" property="RW"/>
				<Member name="reserved" description="Reserved" range="3:0" value="0x1" property="RW"/>
				<Register offset="0xA58"/>
			</RegisterGroup>
		</ModuleGroup>
	</ModuleList>
</Chip>
