Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/VIVADO_ML/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot MASTER_TB_behav xil_defaultlib.MASTER_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM_TO_RAM_LOADER.v" Line 1. Module ROM2RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v" Line 1. Module filled_tris doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/LINE_MODULE.v" Line 1. Module B_Line doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/Vga_Sync.v" Line 1. Module Vga_Sync doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM_TO_RAM_LOADER.v" Line 1. Module ROM2RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/RAM.v" Line 1. Module RAM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/ROM.v" Line 1. Module ROM doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/filled_tris.v" Line 1. Module filled_tris doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/LINE_MODULE.v" Line 1. Module B_Line doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/USER/Desktop/Code_Submit/Verilog_Codes/Vga_Sync.v" Line 1. Module Vga_Sync doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RAM
Compiling module xil_defaultlib.ROM
Compiling module xil_defaultlib.ROM2RAM
Compiling module xil_defaultlib.B_Line
Compiling module xil_defaultlib.filled_tris
Compiling module xil_defaultlib.video_buffer
Compiling module xil_defaultlib.Vga_Sync
Compiling module xil_defaultlib.MASTER
Compiling module xil_defaultlib.MASTER_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot MASTER_TB_behav
