

================================================================
== Vitis HLS Report for 'mul_body_Pipeline_VITIS_LOOP_169_1'
================================================================
* Date:           Tue Feb  8 15:34:26 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_interface
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       22|       22|  0.220 us|  0.220 us|   22|   22|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_169_1  |       20|       20|        17|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.86>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 20 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty"   --->   Operation 21 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_74 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_17"   --->   Operation 22 'read' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_75 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty_16"   --->   Operation 23 'read' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read13"   --->   Operation 24 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i_9 = load i3 %i" [../src/ban.cpp:172]   --->   Operation 27 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.58ns)   --->   "%icmp_ln169 = icmp_eq  i3 %i_9, i3 5" [../src/ban.cpp:169]   --->   Operation 29 'icmp' 'icmp_ln169' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 30 'speclooptripcount' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.67ns)   --->   "%add_ln169 = add i3 %i_9, i3 1" [../src/ban.cpp:169]   --->   Operation 31 'add' 'add_ln169' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln169 = br i1 %icmp_ln169, void %.split11_ifconv, void %_ZN3Ban9_mul_convEPKfS1_Pf.exit.i.preheader.exitStub" [../src/ban.cpp:169]   --->   Operation 32 'br' 'br_ln169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.58ns)   --->   "%icmp_ln172 = icmp_ult  i3 %i_9, i3 3" [../src/ban.cpp:172]   --->   Operation 33 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln169)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %i_9, i5 0" [../src/ban.cpp:173]   --->   Operation 34 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns)   --->   "%add_ln173 = add i8 %shl_ln, i8 32" [../src/ban.cpp:173]   --->   Operation 35 'add' 'add_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i8 %add_ln173" [../src/ban.cpp:173]   --->   Operation 36 'zext' 'zext_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln173_1 = add i8 %shl_ln, i8 64" [../src/ban.cpp:173]   --->   Operation 37 'add' 'add_ln173_1' <Predicate = (!icmp_ln169)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%zext_ln173_1 = zext i8 %add_ln173_1" [../src/ban.cpp:173]   --->   Operation 38 'zext' 'zext_ln173_1' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%shl_ln173 = shl i128 1, i128 %zext_ln173_1" [../src/ban.cpp:173]   --->   Operation 39 'shl' 'shl_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln173_1, i32 7" [../src/ban.cpp:173]   --->   Operation 40 'bitselect' 'tmp_76' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%select_ln173 = select i1 %tmp_76, i128 0, i128 %shl_ln173" [../src/ban.cpp:173]   --->   Operation 41 'select' 'select_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173)   --->   "%shl_ln173_1 = shl i128 1, i128 %zext_ln173" [../src/ban.cpp:173]   --->   Operation 42 'shl' 'shl_ln173_1' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln173 = sub i128 %select_ln173, i128 %shl_ln173_1" [../src/ban.cpp:173]   --->   Operation 43 'sub' 'sub_ln173' <Predicate = (!icmp_ln169)> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln173)   --->   "%and_ln173 = and i128 %sub_ln173, i128 %p_read" [../src/ban.cpp:173]   --->   Operation 44 'and' 'and_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln173 = lshr i128 %and_ln173, i128 %zext_ln173" [../src/ban.cpp:173]   --->   Operation 45 'lshr' 'lshr_ln173' <Predicate = (!icmp_ln169)> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln173 = trunc i128 %lshr_ln173" [../src/ban.cpp:173]   --->   Operation 46 'trunc' 'trunc_ln173' <Predicate = (!icmp_ln169)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln169 = store i3 %add_ln169, i3 %i" [../src/ban.cpp:169]   --->   Operation 47 'store' 'store_ln169' <Predicate = (!icmp_ln169)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.01>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln173 = bitcast i32 %trunc_ln173" [../src/ban.cpp:173]   --->   Operation 48 'bitcast' 'bitcast_ln173' <Predicate = (icmp_ln172)> <Delay = 0.00>
ST_2 : Operation 49 [3/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75" [../src/ban.cpp:173]   --->   Operation 49 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 50 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75" [../src/ban.cpp:173]   --->   Operation 50 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 51 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %bitcast_ln173, i32 %tmp_75" [../src/ban.cpp:173]   --->   Operation 51 'fmul' 'mul_i_i' <Predicate = (icmp_ln172)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 52 [4/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 52 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.67ns)   --->   "%add_ln172 = add i3 %i_9, i3 7" [../src/ban.cpp:172]   --->   Operation 53 'add' 'add_ln172' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln172_3 = icmp_ult  i3 %add_ln172, i3 3" [../src/ban.cpp:172]   --->   Operation 54 'icmp' 'icmp_ln172_3' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln172, i5 0" [../src/ban.cpp:173]   --->   Operation 55 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln173 = sext i8 %tmp_s" [../src/ban.cpp:173]   --->   Operation 56 'sext' 'sext_ln173' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i37 %sext_ln173" [../src/ban.cpp:173]   --->   Operation 57 'zext' 'zext_ln173_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (1.02ns)   --->   "%add_ln173_2 = add i38 %zext_ln173_2, i38 32" [../src/ban.cpp:173]   --->   Operation 58 'add' 'add_ln173_2' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i38 %add_ln173_2" [../src/ban.cpp:173]   --->   Operation 59 'zext' 'zext_ln173_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.02ns)   --->   "%add_ln173_3 = add i38 %zext_ln173_2, i38 64" [../src/ban.cpp:173]   --->   Operation 60 'add' 'add_ln173_3' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%zext_ln173_4 = zext i38 %add_ln173_3" [../src/ban.cpp:173]   --->   Operation 61 'zext' 'zext_ln173_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%shl_ln173_2 = shl i128 1, i128 %zext_ln173_4" [../src/ban.cpp:173]   --->   Operation 62 'shl' 'shl_ln173_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln173_3, i32 7, i32 37" [../src/ban.cpp:173]   --->   Operation 63 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.99ns)   --->   "%icmp_ln173 = icmp_ne  i31 %tmp_79, i31 0" [../src/ban.cpp:173]   --->   Operation 64 'icmp' 'icmp_ln173' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%select_ln173_1 = select i1 %icmp_ln173, i128 0, i128 %shl_ln173_2" [../src/ban.cpp:173]   --->   Operation 65 'select' 'select_ln173_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_1)   --->   "%shl_ln173_3 = shl i128 1, i128 %zext_ln173_3" [../src/ban.cpp:173]   --->   Operation 66 'shl' 'shl_ln173_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln173_1 = sub i128 %select_ln173_1, i128 %shl_ln173_3" [../src/ban.cpp:173]   --->   Operation 67 'sub' 'sub_ln173_1' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln173_1)   --->   "%and_ln173_1 = and i128 %sub_ln173_1, i128 %p_read" [../src/ban.cpp:173]   --->   Operation 68 'and' 'and_ln173_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln173_1 = lshr i128 %and_ln173_1, i128 %zext_ln173_3" [../src/ban.cpp:173]   --->   Operation 69 'lshr' 'lshr_ln173_1' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln173_1 = trunc i128 %lshr_ln173_1" [../src/ban.cpp:173]   --->   Operation 70 'trunc' 'trunc_ln173_1' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 71 [3/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 71 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln173_1 = bitcast i32 %trunc_ln173_1" [../src/ban.cpp:173]   --->   Operation 72 'bitcast' 'bitcast_ln173_1' <Predicate = (icmp_ln172_3)> <Delay = 0.00>
ST_6 : Operation 73 [3/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74" [../src/ban.cpp:173]   --->   Operation 73 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 74 [2/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 74 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74" [../src/ban.cpp:173]   --->   Operation 75 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 76 [1/4] (6.43ns)   --->   "%tmp2 = fadd i32 %mul_i_i, i32 0" [../src/ban.cpp:173]   --->   Operation 76 'fadd' 'tmp2' <Predicate = (icmp_ln172)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.44ns)   --->   "%tmp_78 = select i1 %icmp_ln172, i32 %tmp2, i32 0" [../src/ban.cpp:172]   --->   Operation 77 'select' 'tmp_78' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 78 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %bitcast_ln173_1, i32 %tmp_74" [../src/ban.cpp:173]   --->   Operation 78 'fmul' 'mul_1_i_i' <Predicate = (icmp_ln172_3)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.43>
ST_9 : Operation 79 [4/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 79 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [1/1] (0.67ns)   --->   "%add_ln172_2 = add i3 %i_9, i3 6" [../src/ban.cpp:172]   --->   Operation 80 'add' 'add_ln172_2' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [1/1] (0.58ns)   --->   "%icmp_ln172_4 = icmp_ult  i3 %add_ln172_2, i3 3" [../src/ban.cpp:172]   --->   Operation 81 'icmp' 'icmp_ln172_4' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i3.i5, i3 %add_ln172_2, i5 0" [../src/ban.cpp:173]   --->   Operation 82 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln173_1 = sext i8 %tmp_82" [../src/ban.cpp:173]   --->   Operation 83 'sext' 'sext_ln173_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln173_5 = zext i37 %sext_ln173_1" [../src/ban.cpp:173]   --->   Operation 84 'zext' 'zext_ln173_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (1.02ns)   --->   "%add_ln173_4 = add i38 %zext_ln173_5, i38 32" [../src/ban.cpp:173]   --->   Operation 85 'add' 'add_ln173_4' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln173_6 = zext i38 %add_ln173_4" [../src/ban.cpp:173]   --->   Operation 86 'zext' 'zext_ln173_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.02ns)   --->   "%add_ln173_5 = add i38 %zext_ln173_5, i38 64" [../src/ban.cpp:173]   --->   Operation 87 'add' 'add_ln173_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%zext_ln173_7 = zext i38 %add_ln173_5" [../src/ban.cpp:173]   --->   Operation 88 'zext' 'zext_ln173_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%shl_ln173_4 = shl i128 1, i128 %zext_ln173_7" [../src/ban.cpp:173]   --->   Operation 89 'shl' 'shl_ln173_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i31 @_ssdm_op_PartSelect.i31.i38.i32.i32, i38 %add_ln173_5, i32 7, i32 37" [../src/ban.cpp:173]   --->   Operation 90 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 91 [1/1] (0.99ns)   --->   "%icmp_ln173_1 = icmp_ne  i31 %tmp_83, i31 0" [../src/ban.cpp:173]   --->   Operation 91 'icmp' 'icmp_ln173_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%select_ln173_2 = select i1 %icmp_ln173_1, i128 0, i128 %shl_ln173_4" [../src/ban.cpp:173]   --->   Operation 92 'select' 'select_ln173_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln173_2)   --->   "%shl_ln173_5 = shl i128 1, i128 %zext_ln173_6" [../src/ban.cpp:173]   --->   Operation 93 'shl' 'shl_ln173_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (1.57ns) (out node of the LUT)   --->   "%sub_ln173_2 = sub i128 %select_ln173_2, i128 %shl_ln173_5" [../src/ban.cpp:173]   --->   Operation 94 'sub' 'sub_ln173_2' <Predicate = true> <Delay = 1.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln173_2)   --->   "%and_ln173_2 = and i128 %sub_ln173_2, i128 %p_read" [../src/ban.cpp:173]   --->   Operation 95 'and' 'and_ln173_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (1.51ns) (out node of the LUT)   --->   "%lshr_ln173_2 = lshr i128 %and_ln173_2, i128 %zext_ln173_6" [../src/ban.cpp:173]   --->   Operation 96 'lshr' 'lshr_ln173_2' <Predicate = true> <Delay = 1.51> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln173_2 = trunc i128 %lshr_ln173_2" [../src/ban.cpp:173]   --->   Operation 97 'trunc' 'trunc_ln173_2' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 98 [3/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 98 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%bitcast_ln173_2 = bitcast i32 %trunc_ln173_2" [../src/ban.cpp:173]   --->   Operation 99 'bitcast' 'bitcast_ln173_2' <Predicate = (icmp_ln172_4)> <Delay = 0.00>
ST_10 : Operation 100 [3/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp" [../src/ban.cpp:173]   --->   Operation 100 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_4)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 101 [2/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 101 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 102 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp" [../src/ban.cpp:173]   --->   Operation 102 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_4)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.01>
ST_12 : Operation 103 [1/4] (6.43ns)   --->   "%tmp2_3 = fadd i32 %tmp_78, i32 %mul_1_i_i" [../src/ban.cpp:173]   --->   Operation 103 'fadd' 'tmp2_3' <Predicate = (icmp_ln172_3)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.44ns)   --->   "%tmp_81 = select i1 %icmp_ln172_3, i32 %tmp2_3, i32 %tmp_78" [../src/ban.cpp:172]   --->   Operation 104 'select' 'tmp_81' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 105 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %bitcast_ln173_2, i32 %tmp" [../src/ban.cpp:173]   --->   Operation 105 'fmul' 'mul_2_i_i' <Predicate = (icmp_ln172_4)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 106 [4/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 106 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 107 [3/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 107 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 108 [2/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 108 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.88>
ST_16 : Operation 109 [1/4] (6.43ns)   --->   "%tmp2_4 = fadd i32 %tmp_81, i32 %mul_2_i_i" [../src/ban.cpp:173]   --->   Operation 109 'fadd' 'tmp2_4' <Predicate = (icmp_ln172_4)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 110 [1/1] (0.44ns)   --->   "%tmp_85 = select i1 %icmp_ln172_4, i32 %tmp2_4, i32 %tmp_81" [../src/ban.cpp:172]   --->   Operation 110 'select' 'tmp_85' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 116 'ret' 'ret_ln0' <Predicate = (icmp_ln169)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 0.67>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln172_cast = zext i3 %i_9" [../src/ban.cpp:172]   --->   Operation 111 'zext' 'trunc_ln172_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln169 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [../src/ban.cpp:169]   --->   Operation 112 'specloopname' 'specloopname_ln169' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%aux_addr = getelementptr i32 %aux, i64 0, i64 %trunc_ln172_cast" [../src/ban.cpp:177]   --->   Operation 113 'getelementptr' 'aux_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.67ns)   --->   "%store_ln177 = store i32 %tmp_85, i3 %aux_addr" [../src/ban.cpp:177]   --->   Operation 114 'store' 'store_ln177' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5> <RAM>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 115 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ aux]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000000000000]
tmp                (read             ) [ 011111111111100000]
tmp_74             (read             ) [ 011111111000000000]
tmp_75             (read             ) [ 011110000000000000]
p_read             (read             ) [ 011111111100000000]
store_ln0          (store            ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
i_9                (load             ) [ 011111111111111111]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000]
icmp_ln169         (icmp             ) [ 011111111111111110]
empty_43           (speclooptripcount) [ 000000000000000000]
add_ln169          (add              ) [ 000000000000000000]
br_ln169           (br               ) [ 000000000000000000]
icmp_ln172         (icmp             ) [ 011111111000000000]
shl_ln             (bitconcatenate   ) [ 000000000000000000]
add_ln173          (add              ) [ 000000000000000000]
zext_ln173         (zext             ) [ 000000000000000000]
add_ln173_1        (add              ) [ 000000000000000000]
zext_ln173_1       (zext             ) [ 000000000000000000]
shl_ln173          (shl              ) [ 000000000000000000]
tmp_76             (bitselect        ) [ 000000000000000000]
select_ln173       (select           ) [ 000000000000000000]
shl_ln173_1        (shl              ) [ 000000000000000000]
sub_ln173          (sub              ) [ 000000000000000000]
and_ln173          (and              ) [ 000000000000000000]
lshr_ln173         (lshr             ) [ 000000000000000000]
trunc_ln173        (trunc            ) [ 011000000000000000]
store_ln169        (store            ) [ 000000000000000000]
bitcast_ln173      (bitcast          ) [ 010110000000000000]
mul_i_i            (fmul             ) [ 010001111000000000]
add_ln172          (add              ) [ 000000000000000000]
icmp_ln172_3       (icmp             ) [ 010000111111100000]
tmp_s              (bitconcatenate   ) [ 000000000000000000]
sext_ln173         (sext             ) [ 000000000000000000]
zext_ln173_2       (zext             ) [ 000000000000000000]
add_ln173_2        (add              ) [ 000000000000000000]
zext_ln173_3       (zext             ) [ 000000000000000000]
add_ln173_3        (add              ) [ 000000000000000000]
zext_ln173_4       (zext             ) [ 000000000000000000]
shl_ln173_2        (shl              ) [ 000000000000000000]
tmp_79             (partselect       ) [ 000000000000000000]
icmp_ln173         (icmp             ) [ 000000000000000000]
select_ln173_1     (select           ) [ 000000000000000000]
shl_ln173_3        (shl              ) [ 000000000000000000]
sub_ln173_1        (sub              ) [ 000000000000000000]
and_ln173_1        (and              ) [ 000000000000000000]
lshr_ln173_1       (lshr             ) [ 000000000000000000]
trunc_ln173_1      (trunc            ) [ 010000100000000000]
bitcast_ln173_1    (bitcast          ) [ 010000011000000000]
tmp2               (fadd             ) [ 000000000000000000]
tmp_78             (select           ) [ 010000000111100000]
mul_1_i_i          (fmul             ) [ 010000000111100000]
add_ln172_2        (add              ) [ 000000000000000000]
icmp_ln172_4       (icmp             ) [ 010000000011111110]
tmp_82             (bitconcatenate   ) [ 000000000000000000]
sext_ln173_1       (sext             ) [ 000000000000000000]
zext_ln173_5       (zext             ) [ 000000000000000000]
add_ln173_4        (add              ) [ 000000000000000000]
zext_ln173_6       (zext             ) [ 000000000000000000]
add_ln173_5        (add              ) [ 000000000000000000]
zext_ln173_7       (zext             ) [ 000000000000000000]
shl_ln173_4        (shl              ) [ 000000000000000000]
tmp_83             (partselect       ) [ 000000000000000000]
icmp_ln173_1       (icmp             ) [ 000000000000000000]
select_ln173_2     (select           ) [ 000000000000000000]
shl_ln173_5        (shl              ) [ 000000000000000000]
sub_ln173_2        (sub              ) [ 000000000000000000]
and_ln173_2        (and              ) [ 000000000000000000]
lshr_ln173_2       (lshr             ) [ 000000000000000000]
trunc_ln173_2      (trunc            ) [ 010000000010000000]
bitcast_ln173_2    (bitcast          ) [ 010000000001100000]
tmp2_3             (fadd             ) [ 000000000000000000]
tmp_81             (select           ) [ 010000000000011110]
mul_2_i_i          (fmul             ) [ 010000000000011110]
tmp2_4             (fadd             ) [ 000000000000000000]
tmp_85             (select           ) [ 010000000000000001]
trunc_ln172_cast   (zext             ) [ 000000000000000000]
specloopname_ln169 (specloopname     ) [ 000000000000000000]
aux_addr           (getelementptr    ) [ 000000000000000000]
store_ln177        (store            ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read13">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read13"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_16">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="empty_17">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="aux">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aux"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i3.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i38.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="i_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_74_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_74/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_75_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_75/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="aux_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="3" slack="0"/>
<pin id="106" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="aux_addr/17 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln177_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="3" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="1"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/17 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="0"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="32" slack="1"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_3/9 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="1"/>
<pin id="126" dir="0" index="1" bw="32" slack="1"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp2_4/13 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i_i/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="5"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i_i/6 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="9"/>
<pin id="139" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_2_i_i/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="3" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_9_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="3" slack="0"/>
<pin id="147" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="icmp_ln169_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="3" slack="0"/>
<pin id="150" dir="0" index="1" bw="3" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln169/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln169_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="3" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln169/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="icmp_ln172_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="3" slack="0"/>
<pin id="162" dir="0" index="1" bw="3" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="shl_ln_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="0" index="1" bw="3" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="add_ln173_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="8" slack="0"/>
<pin id="176" dir="0" index="1" bw="7" slack="0"/>
<pin id="177" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="zext_ln173_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln173_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="0" index="1" bw="8" slack="0"/>
<pin id="187" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_1/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln173_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="shl_ln173_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="8" slack="0"/>
<pin id="197" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln173/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_76_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_76/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln173_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="128" slack="0"/>
<pin id="212" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="shl_ln173_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln173_1/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="sub_ln173_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="128" slack="0"/>
<pin id="224" dir="0" index="1" bw="128" slack="0"/>
<pin id="225" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln173/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="and_ln173_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="128" slack="0"/>
<pin id="230" dir="0" index="1" bw="128" slack="0"/>
<pin id="231" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="lshr_ln173_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="128" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln173/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="trunc_ln173_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="128" slack="0"/>
<pin id="242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln169_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="0" index="1" bw="3" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="bitcast_ln173_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="add_ln172_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="3" slack="4"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln172_3_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="3" slack="0"/>
<pin id="260" dir="0" index="1" bw="3" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_3/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_s_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln173_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln173_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_2/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="add_ln173_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="37" slack="0"/>
<pin id="282" dir="0" index="1" bw="7" slack="0"/>
<pin id="283" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_2/5 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln173_3_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="38" slack="0"/>
<pin id="288" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_3/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="add_ln173_3_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="37" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_3/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln173_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="38" slack="0"/>
<pin id="298" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_4/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="shl_ln173_2_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="38" slack="0"/>
<pin id="303" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln173_2/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_79_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="31" slack="0"/>
<pin id="308" dir="0" index="1" bw="38" slack="0"/>
<pin id="309" dir="0" index="2" bw="4" slack="0"/>
<pin id="310" dir="0" index="3" bw="7" slack="0"/>
<pin id="311" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_79/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="icmp_ln173_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="31" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173/5 "/>
</bind>
</comp>

<comp id="322" class="1004" name="select_ln173_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="0" index="2" bw="128" slack="0"/>
<pin id="326" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173_1/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="shl_ln173_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="38" slack="0"/>
<pin id="333" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln173_3/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sub_ln173_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="128" slack="0"/>
<pin id="338" dir="0" index="1" bw="128" slack="0"/>
<pin id="339" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln173_1/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="and_ln173_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="128" slack="0"/>
<pin id="344" dir="0" index="1" bw="128" slack="4"/>
<pin id="345" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173_1/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="lshr_ln173_1_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="128" slack="0"/>
<pin id="349" dir="0" index="1" bw="38" slack="0"/>
<pin id="350" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln173_1/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="trunc_ln173_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="128" slack="0"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173_1/5 "/>
</bind>
</comp>

<comp id="357" class="1004" name="bitcast_ln173_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="1"/>
<pin id="359" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173_1/6 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_78_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="7"/>
<pin id="363" dir="0" index="1" bw="32" slack="0"/>
<pin id="364" dir="0" index="2" bw="32" slack="0"/>
<pin id="365" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_78/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln172_2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="3" slack="8"/>
<pin id="370" dir="0" index="1" bw="2" slack="0"/>
<pin id="371" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln172_2/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="icmp_ln172_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="3" slack="0"/>
<pin id="375" dir="0" index="1" bw="3" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln172_4/9 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_82_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="8" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="0" index="2" bw="1" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_82/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="sext_ln173_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="8" slack="0"/>
<pin id="389" dir="1" index="1" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln173_1/9 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln173_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="1" index="1" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_5/9 "/>
</bind>
</comp>

<comp id="395" class="1004" name="add_ln173_4_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="37" slack="0"/>
<pin id="397" dir="0" index="1" bw="7" slack="0"/>
<pin id="398" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_4/9 "/>
</bind>
</comp>

<comp id="401" class="1004" name="zext_ln173_6_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="38" slack="0"/>
<pin id="403" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_6/9 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln173_5_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="37" slack="0"/>
<pin id="407" dir="0" index="1" bw="8" slack="0"/>
<pin id="408" dir="1" index="2" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln173_5/9 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln173_7_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="38" slack="0"/>
<pin id="413" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln173_7/9 "/>
</bind>
</comp>

<comp id="415" class="1004" name="shl_ln173_4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="38" slack="0"/>
<pin id="418" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln173_4/9 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_83_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="31" slack="0"/>
<pin id="423" dir="0" index="1" bw="38" slack="0"/>
<pin id="424" dir="0" index="2" bw="4" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_83/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln173_1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="31" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln173_1/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln173_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="128" slack="0"/>
<pin id="441" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln173_2/9 "/>
</bind>
</comp>

<comp id="445" class="1004" name="shl_ln173_5_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="38" slack="0"/>
<pin id="448" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln173_5/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="sub_ln173_2_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="128" slack="0"/>
<pin id="453" dir="0" index="1" bw="128" slack="0"/>
<pin id="454" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln173_2/9 "/>
</bind>
</comp>

<comp id="457" class="1004" name="and_ln173_2_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="128" slack="0"/>
<pin id="459" dir="0" index="1" bw="128" slack="8"/>
<pin id="460" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln173_2/9 "/>
</bind>
</comp>

<comp id="462" class="1004" name="lshr_ln173_2_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="128" slack="0"/>
<pin id="464" dir="0" index="1" bw="38" slack="0"/>
<pin id="465" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln173_2/9 "/>
</bind>
</comp>

<comp id="468" class="1004" name="trunc_ln173_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="128" slack="0"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln173_2/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="bitcast_ln173_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln173_2/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_81_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="7"/>
<pin id="478" dir="0" index="1" bw="32" slack="0"/>
<pin id="479" dir="0" index="2" bw="32" slack="4"/>
<pin id="480" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_81/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_85_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="7"/>
<pin id="484" dir="0" index="1" bw="32" slack="0"/>
<pin id="485" dir="0" index="2" bw="32" slack="4"/>
<pin id="486" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_85/16 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln172_cast_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="3" slack="16"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="trunc_ln172_cast/17 "/>
</bind>
</comp>

<comp id="492" class="1005" name="i_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="499" class="1005" name="tmp_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="9"/>
<pin id="501" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_74_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="5"/>
<pin id="506" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="tmp_74 "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_75_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="32" slack="1"/>
<pin id="511" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_75 "/>
</bind>
</comp>

<comp id="514" class="1005" name="p_read_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="128" slack="4"/>
<pin id="516" dir="1" index="1" bw="128" slack="4"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="520" class="1005" name="i_9_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="4"/>
<pin id="522" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="i_9 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp_ln169_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="15"/>
<pin id="529" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln169 "/>
</bind>
</comp>

<comp id="531" class="1005" name="icmp_ln172_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="1"/>
<pin id="533" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172 "/>
</bind>
</comp>

<comp id="536" class="1005" name="trunc_ln173_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="1"/>
<pin id="538" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173 "/>
</bind>
</comp>

<comp id="541" class="1005" name="bitcast_ln173_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="1"/>
<pin id="543" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln173 "/>
</bind>
</comp>

<comp id="546" class="1005" name="mul_i_i_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="1"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i_i "/>
</bind>
</comp>

<comp id="551" class="1005" name="icmp_ln172_3_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="1"/>
<pin id="553" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172_3 "/>
</bind>
</comp>

<comp id="556" class="1005" name="trunc_ln173_1_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="1"/>
<pin id="558" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173_1 "/>
</bind>
</comp>

<comp id="561" class="1005" name="bitcast_ln173_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln173_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_78_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78 "/>
</bind>
</comp>

<comp id="572" class="1005" name="mul_1_i_i_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i_i "/>
</bind>
</comp>

<comp id="577" class="1005" name="icmp_ln172_4_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln172_4 "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln173_2_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln173_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="bitcast_ln173_2_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln173_2 "/>
</bind>
</comp>

<comp id="592" class="1005" name="tmp_81_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="598" class="1005" name="mul_2_i_i_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_2_i_i "/>
</bind>
</comp>

<comp id="603" class="1005" name="tmp_85_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_85 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="12" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="72" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="144"><net_src comp="16" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="152"><net_src comp="145" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="26" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="145" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="32" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="145" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="145" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="174" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="166" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="190" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="46" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="184" pin="2"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="48" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="200" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="194" pin="2"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="44" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="180" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="208" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="216" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="96" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="228" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="180" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="234" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="154" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="257"><net_src comp="54" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="34" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="269"><net_src comp="36" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="253" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="38" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="275"><net_src comp="264" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="276" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="56" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="294"><net_src comp="276" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="44" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="60" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="290" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="314"><net_src comp="48" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="306" pin=3"/></net>

<net id="320"><net_src comp="306" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="300" pin="2"/><net_sink comp="322" pin=2"/></net>

<net id="334"><net_src comp="44" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="286" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="322" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="336" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="286" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="356"><net_src comp="347" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="357" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="366"><net_src comp="115" pin="2"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="52" pin="0"/><net_sink comp="361" pin=2"/></net>

<net id="372"><net_src comp="66" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="368" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="34" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="384"><net_src comp="36" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="385"><net_src comp="368" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="386"><net_src comp="38" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="387" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="391" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="56" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="404"><net_src comp="395" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="409"><net_src comp="391" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="58" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="44" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="411" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="60" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="405" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="48" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="435"><net_src comp="421" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="64" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="50" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="415" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="44" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="401" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="437" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="445" pin="2"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="457" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="401" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="481"><net_src comp="120" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="124" pin="2"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="495"><net_src comp="74" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="502"><net_src comp="78" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="507"><net_src comp="84" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="512"><net_src comp="90" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="517"><net_src comp="96" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="523"><net_src comp="145" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="530"><net_src comp="148" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="160" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="539"><net_src comp="240" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="544"><net_src comp="249" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="549"><net_src comp="128" pin="2"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="554"><net_src comp="258" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="559"><net_src comp="353" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="564"><net_src comp="357" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="569"><net_src comp="361" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="571"><net_src comp="566" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="575"><net_src comp="132" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="580"><net_src comp="373" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="585"><net_src comp="468" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="590"><net_src comp="472" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="595"><net_src comp="476" pin="3"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="601"><net_src comp="136" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="606"><net_src comp="482" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="109" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: aux | {17 }
 - Input state : 
	Port: mul_body_Pipeline_VITIS_LOOP_169_1 : p_read13 | {1 }
	Port: mul_body_Pipeline_VITIS_LOOP_169_1 : empty_16 | {1 }
	Port: mul_body_Pipeline_VITIS_LOOP_169_1 : empty_17 | {1 }
	Port: mul_body_Pipeline_VITIS_LOOP_169_1 : empty | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		icmp_ln169 : 2
		add_ln169 : 2
		br_ln169 : 3
		icmp_ln172 : 2
		shl_ln : 2
		add_ln173 : 3
		zext_ln173 : 4
		add_ln173_1 : 3
		zext_ln173_1 : 4
		shl_ln173 : 5
		tmp_76 : 4
		select_ln173 : 6
		shl_ln173_1 : 5
		sub_ln173 : 7
		and_ln173 : 8
		lshr_ln173 : 8
		trunc_ln173 : 9
		store_ln169 : 3
	State 2
		mul_i_i : 1
	State 3
	State 4
	State 5
		icmp_ln172_3 : 1
		tmp_s : 1
		sext_ln173 : 2
		zext_ln173_2 : 3
		add_ln173_2 : 4
		zext_ln173_3 : 5
		add_ln173_3 : 4
		zext_ln173_4 : 5
		shl_ln173_2 : 6
		tmp_79 : 5
		icmp_ln173 : 6
		select_ln173_1 : 7
		shl_ln173_3 : 6
		sub_ln173_1 : 8
		and_ln173_1 : 9
		lshr_ln173_1 : 9
		trunc_ln173_1 : 10
	State 6
		mul_1_i_i : 1
	State 7
	State 8
		tmp_78 : 1
	State 9
		icmp_ln172_4 : 1
		tmp_82 : 1
		sext_ln173_1 : 2
		zext_ln173_5 : 3
		add_ln173_4 : 4
		zext_ln173_6 : 5
		add_ln173_5 : 4
		zext_ln173_7 : 5
		shl_ln173_4 : 6
		tmp_83 : 5
		icmp_ln173_1 : 6
		select_ln173_2 : 7
		shl_ln173_5 : 6
		sub_ln173_2 : 8
		and_ln173_2 : 9
		lshr_ln173_2 : 9
		trunc_ln173_2 : 10
	State 10
		mul_2_i_i : 1
	State 11
	State 12
		tmp_81 : 1
	State 13
	State 14
	State 15
	State 16
		tmp_85 : 1
	State 17
		aux_addr : 1
		store_ln177 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_115       |    2    |   227   |   214   |
|   fadd   |        grp_fu_120       |    2    |   227   |   214   |
|          |        grp_fu_124       |    2    |   227   |   214   |
|----------|-------------------------|---------|---------|---------|
|          |    lshr_ln173_fu_234    |    0    |    0    |   423   |
|   lshr   |   lshr_ln173_1_fu_347   |    0    |    0    |   423   |
|          |   lshr_ln173_2_fu_462   |    0    |    0    |   423   |
|----------|-------------------------|---------|---------|---------|
|          |        grp_fu_128       |    3    |   128   |   135   |
|   fmul   |        grp_fu_132       |    3    |   128   |   135   |
|          |        grp_fu_136       |    3    |   128   |   135   |
|----------|-------------------------|---------|---------|---------|
|          |     shl_ln173_fu_194    |    0    |    0    |    16   |
|          |    shl_ln173_1_fu_216   |    0    |    0    |    16   |
|    shl   |    shl_ln173_2_fu_300   |    0    |    0    |   125   |
|          |    shl_ln173_3_fu_330   |    0    |    0    |   125   |
|          |    shl_ln173_4_fu_415   |    0    |    0    |   125   |
|          |    shl_ln173_5_fu_445   |    0    |    0    |   125   |
|----------|-------------------------|---------|---------|---------|
|          |   select_ln173_fu_208   |    0    |    0    |   107   |
|          |  select_ln173_1_fu_322  |    0    |    0    |   107   |
|  select  |      tmp_78_fu_361      |    0    |    0    |    32   |
|          |  select_ln173_2_fu_437  |    0    |    0    |   107   |
|          |      tmp_81_fu_476      |    0    |    0    |    32   |
|          |      tmp_85_fu_482      |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     sub_ln173_fu_222    |    0    |    0    |   135   |
|    sub   |    sub_ln173_1_fu_336   |    0    |    0    |   135   |
|          |    sub_ln173_2_fu_451   |    0    |    0    |   135   |
|----------|-------------------------|---------|---------|---------|
|          |     and_ln173_fu_228    |    0    |    0    |   128   |
|    and   |    and_ln173_1_fu_342   |    0    |    0    |   128   |
|          |    and_ln173_2_fu_457   |    0    |    0    |   128   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln169_fu_154    |    0    |    0    |    10   |
|          |     add_ln173_fu_174    |    0    |    0    |    15   |
|          |    add_ln173_1_fu_184   |    0    |    0    |    15   |
|          |     add_ln172_fu_253    |    0    |    0    |    10   |
|    add   |    add_ln173_2_fu_280   |    0    |    0    |    44   |
|          |    add_ln173_3_fu_290   |    0    |    0    |    44   |
|          |    add_ln172_2_fu_368   |    0    |    0    |    10   |
|          |    add_ln173_4_fu_395   |    0    |    0    |    44   |
|          |    add_ln173_5_fu_405   |    0    |    0    |    44   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln169_fu_148    |    0    |    0    |    8    |
|          |    icmp_ln172_fu_160    |    0    |    0    |    8    |
|   icmp   |   icmp_ln172_3_fu_258   |    0    |    0    |    8    |
|          |    icmp_ln173_fu_316    |    0    |    0    |    19   |
|          |   icmp_ln172_4_fu_373   |    0    |    0    |    8    |
|          |   icmp_ln173_1_fu_431   |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_read_fu_78     |    0    |    0    |    0    |
|   read   |    tmp_74_read_fu_84    |    0    |    0    |    0    |
|          |    tmp_75_read_fu_90    |    0    |    0    |    0    |
|          |    p_read_read_fu_96    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      shl_ln_fu_166      |    0    |    0    |    0    |
|bitconcatenate|       tmp_s_fu_264      |    0    |    0    |    0    |
|          |      tmp_82_fu_379      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln173_fu_180    |    0    |    0    |    0    |
|          |   zext_ln173_1_fu_190   |    0    |    0    |    0    |
|          |   zext_ln173_2_fu_276   |    0    |    0    |    0    |
|          |   zext_ln173_3_fu_286   |    0    |    0    |    0    |
|   zext   |   zext_ln173_4_fu_296   |    0    |    0    |    0    |
|          |   zext_ln173_5_fu_391   |    0    |    0    |    0    |
|          |   zext_ln173_6_fu_401   |    0    |    0    |    0    |
|          |   zext_ln173_7_fu_411   |    0    |    0    |    0    |
|          | trunc_ln172_cast_fu_488 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| bitselect|      tmp_76_fu_200      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln173_fu_240   |    0    |    0    |    0    |
|   trunc  |   trunc_ln173_1_fu_353  |    0    |    0    |    0    |
|          |   trunc_ln173_2_fu_468  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    sext_ln173_fu_272    |    0    |    0    |    0    |
|          |   sext_ln173_1_fu_387   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      tmp_79_fu_306      |    0    |    0    |    0    |
|          |      tmp_83_fu_421      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    15   |   1065  |   4360  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|bitcast_ln173_1_reg_561|   32   |
|bitcast_ln173_2_reg_587|   32   |
| bitcast_ln173_reg_541 |   32   |
|      i_9_reg_520      |    3   |
|       i_reg_492       |    3   |
|   icmp_ln169_reg_527  |    1   |
|  icmp_ln172_3_reg_551 |    1   |
|  icmp_ln172_4_reg_577 |    1   |
|   icmp_ln172_reg_531  |    1   |
|   mul_1_i_i_reg_572   |   32   |
|   mul_2_i_i_reg_598   |   32   |
|    mul_i_i_reg_546    |   32   |
|     p_read_reg_514    |   128  |
|     tmp_74_reg_504    |   32   |
|     tmp_75_reg_509    |   32   |
|     tmp_78_reg_566    |   32   |
|     tmp_81_reg_592    |   32   |
|     tmp_85_reg_603    |   32   |
|      tmp_reg_499      |   32   |
| trunc_ln173_1_reg_556 |   32   |
| trunc_ln173_2_reg_582 |   32   |
|  trunc_ln173_reg_536  |   32   |
+-----------------------+--------+
|         Total         |   618  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_128 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_132 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_136 |  p0  |   2  |  32  |   64   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  ||  1.281  ||    27   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   15   |    -   |  1065  |  4360  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   618  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |    1   |  1683  |  4387  |
+-----------+--------+--------+--------+--------+
