# UART-sim-in-Verilog-DD-CP
This is the repo of my course project of the subject digital design
