#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 06:16:19 2025
# Process ID: 56427
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/vivado.jou
# Running On: coder-hftsoi-hls4, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 24, Host memory: 540863 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2440.430 ; gain = 115.992 ; free physical = 271594 ; free virtual = 391267
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 56451
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2857.855 ; gain = 393.523 ; free physical = 267241 ; free virtual = 387167
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 3455.152 ; gain = 990.820 ; free physical = 270020 ; free virtual = 389994
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3455.152 ; gain = 990.820 ; free physical = 270007 ; free virtual = 389988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 3463.156 ; gain = 998.824 ; free physical = 269994 ; free virtual = 389995
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:34 . Memory (MB): peak = 3914.219 ; gain = 1449.887 ; free physical = 269252 ; free virtual = 389698
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               12 Bit    Registers := 190   
	                8 Bit    Registers := 1750  
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1743  
	   2 Input    7 Bit        Muxes := 2624  
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i_i72_i_i_i_reg_91540_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i227_i227_i_i_i_reg_91270_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[9]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_1_reg_91465_reg[11]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_1_reg_91475_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i74_i_i_reg_91470_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i72_i_i_reg_91460_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i_i_i_reg_91150_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i_i_i_i_reg_91140_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[3]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[5]' (FDE) to 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[5]' (FDE) to 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_1_reg_91045_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_1_reg_91055_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i_i_i_i_i_reg_91050_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i_i_i_i_i_reg_91040_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[9]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_1_reg_91015_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i_i28_i_reg_91010_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i_i26_i_reg_91000_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[4]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[5]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[6]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[7]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[7]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[8]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[8]' (FDE) to 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_1_reg_90925_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_1_reg_90935_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_1_reg_90985_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_1_reg_90995_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i73_i73_i73_i_i_reg_90990_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i71_i71_i71_i71_i71_i_i_reg_90980_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i301_i_i_reg_90930_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i299_i_i_reg_90920_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i1249_i_i_1_reg_90695_reg[3]' (FDE) to 'agg_tmp3_i_i_i_i_i1249_i1249_i_i_1_reg_90695_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i_i1173_i1173_i_i_1_reg_90705_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i_i_i1249_i1249_i_i_1_reg_90695_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[7]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i933_i_i_i_reg_90120_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31910_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i225_i225_i_i_reg_90940_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i_i1815_i_i_reg_90550_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i71_i_i_i1979_i_i_reg_90500_reg[7] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i_i300_i_i_reg_91400_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31880_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i_1_reg_91245_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i28_i_i_i_i_reg_91590_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31780_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31744_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_18116_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_18112_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_18108_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_18104_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_18100_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_18096_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_18092_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_18088_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_18084_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_18080_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_18076_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_11_copy_fu_18072_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_12_copy_fu_18068_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_13_copy_fu_18064_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_18060_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i_i_i1021_i1021_i_i_1_reg_90755_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i299_i_i_i_reg_90280_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i227_i227_i227_i_i_i_reg_90310_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:05 ; elapsed = 00:02:40 . Memory (MB): peak = 4169.816 ; gain = 1705.484 ; free physical = 244843 ; free virtual = 370514
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:02:49 . Memory (MB): peak = 4169.816 ; gain = 1705.484 ; free physical = 250779 ; free virtual = 376511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:20 ; elapsed = 00:02:56 . Memory (MB): peak = 4177.820 ; gain = 1713.488 ; free physical = 242832 ; free virtual = 368570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:03:06 . Memory (MB): peak = 4181.906 ; gain = 1717.574 ; free physical = 250221 ; free virtual = 375996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:03:06 . Memory (MB): peak = 4181.906 ; gain = 1717.574 ; free physical = 250383 ; free virtual = 376157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:32 ; elapsed = 00:03:08 . Memory (MB): peak = 4181.906 ; gain = 1717.574 ; free physical = 250265 ; free virtual = 376039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:32 ; elapsed = 00:03:09 . Memory (MB): peak = 4181.906 ; gain = 1717.574 ; free physical = 250265 ; free virtual = 376040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:53 ; elapsed = 00:03:30 . Memory (MB): peak = 4181.906 ; gain = 1717.574 ; free physical = 246926 ; free virtual = 372700
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:54 ; elapsed = 00:03:30 . Memory (MB): peak = 4181.906 ; gain = 1717.574 ; free physical = 250383 ; free virtual = 376157
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |    16|
|3     |LUT2  |  1864|
|4     |LUT3  |  2493|
|5     |LUT4  |  7532|
|6     |LUT5  | 15853|
|7     |LUT6  | 12187|
|8     |MUXF7 |    26|
|9     |FDRE  | 14689|
|10    |FDSE  |    46|
|11    |IBUF  | 12004|
|12    |OBUF  |   138|
+------+------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|      |Instance                                                            |Module                                                                   |Cells |
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
|1     |top                                                                 |                                                                         | 66849|
|2     |  Block_entry24_proc_U0                                             |hls_dummy_Block_entry24_proc                                             |   105|
|3     |  sparse_arr_feat_reduce_out_10_U                                   |hls_dummy_fifo_w8_d2_S                                                   |    30|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_27                                       |    21|
|5     |  sparse_arr_feat_reduce_out_11_U                                   |hls_dummy_fifo_w8_d2_S_0                                                 |    31|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_26                                       |    21|
|7     |  sparse_arr_feat_reduce_out_12_U                                   |hls_dummy_fifo_w8_d2_S_1                                                 |    30|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_25                                       |    21|
|9     |  sparse_arr_feat_reduce_out_13_U                                   |hls_dummy_fifo_w8_d2_S_2                                                 |    31|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_24                                       |    21|
|11    |  sparse_arr_feat_reduce_out_14_U                                   |hls_dummy_fifo_w8_d2_S_3                                                 |    31|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_23                                       |    21|
|13    |  sparse_arr_feat_reduce_out_1_U                                    |hls_dummy_fifo_w8_d2_S_4                                                 |    30|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_22                                       |    21|
|15    |  sparse_arr_feat_reduce_out_2_U                                    |hls_dummy_fifo_w8_d2_S_5                                                 |    32|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_21                                       |    21|
|17    |  sparse_arr_feat_reduce_out_3_U                                    |hls_dummy_fifo_w8_d2_S_6                                                 |    34|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_20                                       |    21|
|19    |  sparse_arr_feat_reduce_out_4_U                                    |hls_dummy_fifo_w8_d2_S_7                                                 |    33|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_19                                       |    21|
|21    |  sparse_arr_feat_reduce_out_5_U                                    |hls_dummy_fifo_w8_d2_S_8                                                 |    32|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_18                                       |    21|
|23    |  sparse_arr_feat_reduce_out_6_U                                    |hls_dummy_fifo_w8_d2_S_9                                                 |    31|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_17                                       |    21|
|25    |  sparse_arr_feat_reduce_out_7_U                                    |hls_dummy_fifo_w8_d2_S_10                                                |    31|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_16                                       |    21|
|27    |  sparse_arr_feat_reduce_out_8_U                                    |hls_dummy_fifo_w8_d2_S_11                                                |    36|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_15                                       |    21|
|29    |  sparse_arr_feat_reduce_out_9_U                                    |hls_dummy_fifo_w8_d2_S_12                                                |    30|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg_14                                       |    21|
|31    |  sparse_arr_feat_reduce_out_U                                      |hls_dummy_fifo_w8_d2_S_13                                                |    32|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                               |hls_dummy_fifo_w8_d2_S_ShiftReg                                          |    21|
|33    |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_15_4 | 54112|
+------+--------------------------------------------------------------------+-------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:54 ; elapsed = 00:03:30 . Memory (MB): peak = 4181.906 ; gain = 1717.574 ; free physical = 250368 ; free virtual = 376142
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:57 ; elapsed = 00:03:32 . Memory (MB): peak = 4185.816 ; gain = 1721.484 ; free physical = 260435 ; free virtual = 386211
Synthesis Optimization Complete : Time (s): cpu = 00:01:57 ; elapsed = 00:03:32 . Memory (MB): peak = 4185.816 ; gain = 1721.484 ; free physical = 260442 ; free virtual = 386208
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.6 . Memory (MB): peak = 4189.906 ; gain = 0.000 ; free physical = 263836 ; free virtual = 389640
INFO: [Netlist 29-17] Analyzing 12031 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_50_30_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4375.148 ; gain = 0.000 ; free physical = 263681 ; free virtual = 389610
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 12004 instances

Synth Design complete | Checksum: fcd1909a
INFO: [Common 17-83] Releasing license: Synthesis
161 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:14 ; elapsed = 00:03:51 . Memory (MB): peak = 4375.148 ; gain = 1934.719 ; free physical = 263671 ; free virtual = 389600
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 17072.887; main = 3622.351; forked = 13806.399
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 22131.246; main = 4375.152; forked = 17949.336
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4439.180 ; gain = 64.031 ; free physical = 263550 ; free virtual = 389604

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 157f42297

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 4517.570 ; gain = 78.391 ; free physical = 262413 ; free virtual = 389023

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 9e99ed59

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262788 ; free virtual = 389406
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 9e99ed59

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 261962 ; free virtual = 388580
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 12291ee1b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 259238 ; free virtual = 385855
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: cfa7cb9b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262800 ; free virtual = 389417
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 4a705fdd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262725 ; free virtual = 389342
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 79a27a2f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262803 ; free virtual = 389420

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 79a27a2f

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.12 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262701 ; free virtual = 389323

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 79a27a2f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262701 ; free virtual = 389323

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262700 ; free virtual = 389322
Ending Netlist Obfuscation Task | Checksum: 79a27a2f

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4691.477 ; gain = 0.000 ; free physical = 262700 ; free virtual = 389322
INFO: [Common 17-83] Releasing license: Implementation
16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 4691.477 ; gain = 316.328 ; free physical = 262700 ; free virtual = 389322
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 06:21:26 2025...
