INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sources_1/new/BaudRateGenerator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudRateGenerator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp1_input/inpu.srcs/sources_1/imports/TP1/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sources_1/new/interface_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sources_1/new/rx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sources_1/new/tx_uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sim_1/new/testSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testSystem
INFO: [VRFC 10-2458] undeclared symbol tx_done_tick, assumed default net type wire [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sim_1/new/testSystem.v:66]
WARNING: [VRFC 10-2938] 'tx_done_tick' is already implicitly declared on line 66 [C:/Users/CR/Desktop/arqui/ArquiComp2021/TrabajosPacticos/tp2_uart/tp2_uart.srcs/sim_1/new/testSystem.v:73]
