/*
 * Realtek PCIe host controller driver
 *
 * Copyright (c) 2017 Realtek Semiconductor Corp.
 *
 * This program is free software; you can redistribute it and/or modify it
 * under the terms of the GNU General Public License as published by the
 * Free Software Foundation; either version 2 of the License, or (at your
 * option) any later version.
 */

#include <linux/clk.h>
#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/interrupt.h>
#include <linux/irq.h>
#include <linux/kernel.h>
#include <linux/module.h>
#include <linux/of_gpio.h>
#include <linux/of_address.h>
#include <linux/of_pci.h>
#include <linux/of_platform.h>
#include <linux/of_irq.h>
#include <linux/pci.h>
#include <linux/platform_device.h>
#include <linux/resource.h>
#include <linux/signal.h>
#include <linux/types.h>
#include <linux/reset.h>
#include <linux/suspend.h>
#include <linux/kthread.h>
#include <linux/spinlock.h>

#include <soc/realtek/rtk_pcie.h>
#include <soc/realtek/rtk_cpu.h>
#include "pcie-rtd129x.h"

#ifdef CONFIG_RTK_SW_LOCK_API
#include <soc/realtek/rtd129x_lockapi.h>
#endif

spinlock_t rtk_pcie1_lock;
#define DEV_NAME "[RTK PCIE 1]"
#define PCIE_IO_2K_MASK 0xFFFFF800
#define PCIE_IO_4K_MASK 0xFFFFF000

static void __iomem *PCIE_CTRL_BASE;
static void __iomem *PCIE_CFG_BASE;
static void __iomem *SYSTEM_BASE1;
static void __iomem *SYSTEM_BASE2;

#ifdef CONFIG_ARCH_RTD129x
static void __iomem *EMMC_MUXPAD;
#endif /* CONFIG_ARCH_RTD129x */

static u32 PCIE2_MMIO_PHY_ADDR;
static u32 PCIE2_MMIO_PHY_ADDR_LEN;

static u32 pcie_gpio_18;

static bool cfg_direct_access;

static int rtk_cpu_id;
static int rtk_cpu_revision;

static struct clk *pcie0_clk;
static struct reset_control *rstn_pcie0_stitch;
static struct reset_control *rstn_pcie0;
static struct reset_control *rstn_pcie0_core;
static struct reset_control *rstn_pcie0_power;
static struct reset_control *rstn_pcie0_nonstitch;
static struct reset_control *rstn_pcie0_phy;
static struct reset_control *rstn_pcie0_phy_mdio;

static struct pci_bus *bus;
static struct platform_device *local_pdev;

static u32 debug_mode;

static void rtk_pci_ctrl_write(unsigned long addr, unsigned int val)
{
	writel(val, addr + PCIE_CTRL_BASE);
}

static unsigned int rtk_pci_ctrl_read(unsigned long addr)
{
	unsigned int val = readl(addr + PCIE_CTRL_BASE);
	return val;
}

static void rtk_pci_direct_cfg_write(unsigned long addr, unsigned int val)
{
	writel(val, addr + PCIE_CFG_BASE);
}

static void rtk_pci_direct_cfg_write_word(unsigned long addr, u16 val)
{
	writew(val, addr + PCIE_CFG_BASE);
}

static void rtk_pci_direct_cfg_write_byte(unsigned long addr, u8 val)
{
	writeb(val, addr + PCIE_CFG_BASE);
}

static unsigned int rtk_pci_direct_cfg_read(unsigned long addr)
{
	unsigned int val = readl(addr + PCIE_CFG_BASE);
	return val;
}

static u16 rtk_pci_direct_cfg_read_word(unsigned long addr)
{
	u16 val = readw(addr + PCIE_CFG_BASE);
	return val;
}

static u8 rtk_pci_direct_cfg_read_byte(unsigned long addr)
{
	u8 val = readb(addr + PCIE_CFG_BASE);
	return val;
}

u32 rtk_pcie_mmio_start(void)
{
	return PCIE2_MMIO_PHY_ADDR;
}

u32 rtk_pcie_mmio_end(void)
{
	return PCIE2_MMIO_PHY_ADDR + (PCIE2_MMIO_PHY_ADDR_LEN - 1);
}

u32 rtk_pcie_mmio_len(void)
{
	return PCIE2_MMIO_PHY_ADDR_LEN;
}

u32 rtk_pcie1_read(u32 addr, u8 size)
{
	u32 rval = 0;
	u32 mask;
	u32 translate_val = 0;
	u32 tmp_addr = addr & 0xFFF;
	u32 pci_error_status = 0;
	int retry_cnt = 0;
	u8 retry = 5;
	unsigned long irqL;
	unsigned long flags;

	spin_lock_irqsave(&rtk_pcie1_lock, irqL);

	/* PCIE1.1 0x9804FCEC, PCIE2.0 0x9803CCEC & 0x9803CC68
	 * can't be used because of 129x hardware issue.
	 */
	if (tmp_addr == 0xCEC || tmp_addr == 0xC68) {
		mask = PCIE_IO_2K_MASK;
		rtk_pci_ctrl_write(0xD00, PCIE_IO_2K_MASK);
		translate_val = rtk_pci_ctrl_read(0xD04);
		rtk_pci_ctrl_write(0xD04, translate_val | (addr & mask));
	} else if (addr >= 0x1000) {
		mask = PCIE_IO_4K_MASK;
		translate_val = rtk_pci_ctrl_read(0xD04);
		rtk_pci_ctrl_write(0xD04, translate_val | (addr & mask));
	} else
		mask = 0x0;

pci_read_retry:

#ifdef CONFIG_RTK_SW_LOCK_API
	/* All RBUS1 driver need to have a workaround
	 * for emmc hardware error
	 *
	 * Need to protect 0xXXXX_X8XX~ 0xXXXX_X9XX.
	 */
	if ((tmp_addr > 0x7FF) && (tmp_addr < 0xA00))
		rtk_lockapi_lock(flags, (char *)__func__);
#endif

	switch (size) {
	case 1:
		rval = rtk_pci_direct_cfg_read_byte((addr & ~mask));
		break;
	case 2:
		rval = rtk_pci_direct_cfg_read_word((addr & ~mask));
		break;
	case 4:
		rval = rtk_pci_direct_cfg_read((addr & ~mask));
		break;
	default:
		pr_info("%s: wrong size %d\n", __func__, size);
		break;
	}

#ifdef CONFIG_RTK_SW_LOCK_API
	if ((tmp_addr > 0x7FF) && (tmp_addr < 0xA00))
		rtk_lockapi_unlock(flags, (char *)__func__);
#endif

	/* DLLP error patch */
	pci_error_status = rtk_pci_ctrl_read(0xc7c);
	if (pci_error_status & 0x1F) {
		rtk_pci_ctrl_write(0xc7c, pci_error_status);
		pr_info("%s: DLLP(#%d) 0x%x reg=0x%x val=0x%x\n",
			__func__, retry_cnt, pci_error_status, addr, rval);

		if (retry_cnt < retry) {
			retry_cnt++;
			goto pci_read_retry;
		}
	}

	/* PCIE1.1 0x9804FCEC, PCIE2.0 0x9803CCEC & 0x9803CC68
	 * can't be used because of 129x hardware issue.
	 */
	if (tmp_addr == 0xCEC || tmp_addr == 0xC68) {
		rtk_pci_ctrl_write(0xD04, translate_val);
		rtk_pci_ctrl_write(0xD00, PCIE_IO_4K_MASK);
	} else if (addr >= 0x1000) {
		rtk_pci_ctrl_write(0xD04, translate_val);
	}

	spin_unlock_irqrestore(&rtk_pcie1_lock, irqL);

	return rval;
}
EXPORT_SYMBOL(rtk_pcie1_read);

void rtk_pcie1_write(u32 addr, u8 size, u32 wval)
{
	u32 mask;
	u32 translate_val = 0;
	u32 tmp_addr = addr & 0xFFF;
	unsigned long irqL;
	unsigned long flags;

	spin_lock_irqsave(&rtk_pcie1_lock, irqL);

	/* PCIE1.1 0x9804FCEC, PCIE2.0 0x9803CCEC & 0x9803CC68
	 * can't be used because of 129x hardware issue.
	 */
	if (tmp_addr == 0xCEC || tmp_addr == 0xC68) {
		mask = PCIE_IO_2K_MASK;
		rtk_pci_ctrl_write(0xD00, PCIE_IO_2K_MASK);
		translate_val = rtk_pci_ctrl_read(0xD04);
		rtk_pci_ctrl_write(0xD04, translate_val | (addr & mask));
	} else if (addr >= 0x1000) {
		mask = PCIE_IO_4K_MASK;
		translate_val = rtk_pci_ctrl_read(0xD04);
		rtk_pci_ctrl_write(0xD04, translate_val | (addr & mask));
	} else
		mask = 0x0;

#ifdef CONFIG_RTK_SW_LOCK_API
	/* All RBUS1 driver need to have a workaround
	 * for emmc hardware error.
	 *
	 * Need to protect 0xXXXX_X8XX~ 0xXXXX_X9XX.
	 */
	if ((tmp_addr > 0x7FF) && (tmp_addr < 0xA00))
		rtk_lockapi_lock(flags,  (char *)__func__);
#endif

	switch (size) {
	case 1:
		rtk_pci_direct_cfg_write_byte((addr&~mask), wval);
		break;
	case 2:
		rtk_pci_direct_cfg_write_word((addr&~mask), wval);
		break;
	case 4:
		rtk_pci_direct_cfg_write((addr&~mask), wval);
		break;
	default:

		pr_info("%s: wrong size %d\n", __func__, size);
		break;
	}

#ifdef CONFIG_RTK_SW_LOCK_API
	if ((tmp_addr > 0x7FF) && (tmp_addr < 0xA00))
		rtk_lockapi_unlock(flags,  (char *)__func__);
#endif

	/* PCIE1.1 0x9804FCEC, PCIE2.0 0x9803CCEC & 0x9803CC68
	 * can't be used because of 129x hardware issue.
	 */
	if (tmp_addr == 0xCEC || tmp_addr == 0xC68) {
		rtk_pci_ctrl_write(0xD04, translate_val);
		rtk_pci_ctrl_write(0xD00, PCIE_IO_4K_MASK);
	} else if (addr >= 0x1000) {
		rtk_pci_ctrl_write(0xD04, translate_val);
	}

	spin_unlock_irqrestore(&rtk_pcie1_lock, irqL);
}
EXPORT_SYMBOL(rtk_pcie1_write);

static int _indirect_cfg_write(unsigned long addr, unsigned long data,
	unsigned char size)
{
	unsigned long status;
	unsigned char mask;
	int try_count = 1000;

#if 0
	pr_alert("_indirect_cfg_write: addr(%x): %x size %d\n",
		addr, data, size);
#endif

	if (ADDR_TO_DEVICE_NO(addr) != 0)
		return PCIBIOS_DEVICE_NOT_FOUND;

	mask = _pci_byte_mask(addr, size);

	if (!mask)
		return PCIBIOS_SET_FAILED;

	data = (data << _pci_bit_shift(addr)) & _pci_bit_mask(mask);

	rtk_pci_ctrl_write(PCIE_INDIR_CTR, 0x12);
	rtk_pci_ctrl_write(PCIE_CFG_ST, CFG_ST_ERROR|CFG_ST_DONE);
	rtk_pci_ctrl_write(PCIE_CFG_ADDR, addr);
	rtk_pci_ctrl_write(PCIE_CFG_WDATA, data);

	if (size == 4) {
		rtk_pci_ctrl_write(PCIE_CFG_EN, 0x1);
	} else {
		rtk_pci_ctrl_write(PCIE_CFG_EN, BYTE_CNT(mask) |
			BYTE_EN | WRRD_EN(1));
	}

	rtk_pci_ctrl_write(PCIE_CFG_CT, GO_CT);

	do {
		status = rtk_pci_ctrl_read(PCIE_CFG_ST);
		udelay(50);
	} while (!(status & CFG_ST_DONE) && try_count--);

	if (try_count < 0) {
		PCI_CFG_WARNING("write config data (%p) failed - timeout\n",
				(void *) addr);
		goto error_occur;
	}

	if (rtk_pci_ctrl_read(PCIE_CFG_ST) & CFG_ST_ERROR) {

		PCI_CFG_WARNING("write config data failed - ");

		if (status & CFG_ST_DETEC_PAR_ERROR)
			PCI_CFG_WARNING("PAR error detected\n");
		if (status & CFG_ST_SIGNAL_SYS_ERROR)
			PCI_CFG_WARNING("system error\n");
		if (status & CFG_ST_REC_MASTER_ABORT)
			PCI_CFG_WARNING(" master abort\n");
		if (status & CFG_ST_REC_TARGET_ABORT)
			PCI_CFG_WARNING("target abort\n");
		if (status & CFG_ST_SIG_TAR_ABORT)
			PCI_CFG_WARNING("tar abort\n");

		goto error_occur;
	}

	rtk_pci_ctrl_write(PCIE_CFG_ST, CFG_ST_ERROR|CFG_ST_DONE);

	return PCIBIOS_SUCCESSFUL;

error_occur:

	rtk_pci_ctrl_write(PCIE_CFG_ST, CFG_ST_ERROR|CFG_ST_DONE);

	return PCIBIOS_SET_FAILED;
}

static int _indirect_cfg_read(unsigned long addr, u32 *pdata,
	unsigned char size)
{
	unsigned long status;
	unsigned char mask;
	int try_count = 20000;

	if (ADDR_TO_DEVICE_NO(addr) != 0)
		return PCIBIOS_DEVICE_NOT_FOUND;

	mask = _pci_byte_mask(addr, size);

	if (!mask)
		return PCIBIOS_SET_FAILED;

	rtk_pci_ctrl_write(PCIE_INDIR_CTR, 0x10);
	rtk_pci_ctrl_write(PCIE_CFG_ST, 0x3);
	rtk_pci_ctrl_write(PCIE_CFG_ADDR, (addr & ~0x3));
	rtk_pci_ctrl_write(PCIE_CFG_EN, BYTE_CNT(mask) | BYTE_EN | WRRD_EN(0));
	rtk_pci_ctrl_write(PCIE_CFG_CT, GO_CT);

	do {
		status = rtk_pci_ctrl_read(PCIE_CFG_ST);
		udelay(50);
	} while (!(status & CFG_ST_DONE) && try_count--);

	if (try_count < 0) {
		PCI_CFG_WARNING("read config data (%p) failed - timeout\n",
			(void *) addr);
		goto error_occur;
	}

	if (rtk_pci_ctrl_read(PCIE_CFG_ST) & CFG_ST_ERROR) {

		PCI_CFG_WARNING("read config data failed - ");

		if (status & CFG_ST_DETEC_PAR_ERROR)
			PCI_CFG_WARNING("PAR error detected\n");
		if (status & CFG_ST_SIGNAL_SYS_ERROR)
			PCI_CFG_WARNING("system error\n");
		if (status & CFG_ST_REC_MASTER_ABORT)
			PCI_CFG_WARNING("master abort\n");
		if (status & CFG_ST_REC_TARGET_ABORT)
			PCI_CFG_WARNING("target abort\n");
		if (status & CFG_ST_SIG_TAR_ABORT)
			PCI_CFG_WARNING("tar abort\n");
		goto error_occur;
	}

	rtk_pci_ctrl_write(PCIE_CFG_ST, 0x3);

	*pdata = (rtk_pci_ctrl_read(PCIE_CFG_RDATA) & _pci_bit_mask(mask))
		>> _pci_bit_shift(addr);
	return PCIBIOS_SUCCESSFUL;

error_occur:
	rtk_pci_ctrl_write(PCIE_CFG_ST, 0x3);
	return PCIBIOS_SET_FAILED;
}

static int rtk_pcie_rd_conf(struct pci_bus *bus, unsigned int devfn,
	int reg, int size, u32 *pval)
{
	unsigned long address;
	int ret = PCIBIOS_DEVICE_NOT_FOUND;
	u32 val = 0;
	u8 retry = 5;

	if (rtk_cpu_revision == RTD129x_CHIP_REVISION_A00)
		udelay(200);

again:
	if (bus->number == 0 && PCI_SLOT(devfn) == 0 && PCI_FUNC(devfn) == 0) {
		if (cfg_direct_access) {
			rtk_pci_ctrl_write(0xC00, 0x40012);

			if (size == 1)
				*pval = rtk_pci_direct_cfg_read_byte(reg);
			else if (size == 2)
				*pval = rtk_pci_direct_cfg_read_word(reg);
			else if (size == 4)
				*pval = rtk_pci_direct_cfg_read(reg);

			rtk_pci_ctrl_write(0xC00, 0x1E0002);
			ret = PCIBIOS_SUCCESSFUL;

		} else {
			address = _pci_address_conversion(bus, devfn, reg);
			ret = _indirect_cfg_read(address, pval, size);
		}
	}

	val = rtk_pci_ctrl_read(0xC7C);
	if ((val & 0x1f) && retry) {
		rtk_pci_ctrl_write(0xC7C, val);
		retry--;
		dev_err(&bus->dev, "pcie1 dllp error occur = 0x%x\n", val);
		goto again;
	}

#if 0
	pr_info("%s devfn = 0x%x, reg = 0x%x, *pval = 0x%x\n",
		_func_, devfn, reg, *pval);
#endif

	return ret;
}

static int rtk_pcie_wr_conf(struct pci_bus *bus, unsigned int devfn,
	int reg, int size, u32 val)
{
	unsigned long address;
	int ret = PCIBIOS_DEVICE_NOT_FOUND;

	if (rtk_cpu_revision == RTD129x_CHIP_REVISION_A00)
		udelay(200);

#if 0
	pr_info("%s devfn = 0x%x, reg = 0x%x, *pval = 0x%x\n",
		_func_, devfn, reg, *pval);
#endif

	if (bus->number == 0 && PCI_SLOT(devfn) == 0 && PCI_FUNC(devfn) == 0) {
		if ((reg == 0x10) || (reg == 0x18) || (reg == 0x20) ||
			(reg == 0x24)) {

			if ((val & 0xc0000000) == 0xc0000000)
				rtk_pci_ctrl_write(0xD04, (val&0xfffffff0));
		}

		if (cfg_direct_access) {
			rtk_pci_ctrl_write(0xC00, 0x40012);

			if (size == 1)
				rtk_pci_direct_cfg_write_byte(reg, val);
			else if (size == 2)
				rtk_pci_direct_cfg_write_word(reg, val);
			else if (size == 4)
				rtk_pci_direct_cfg_write(reg, val);

			rtk_pci_ctrl_write(0xC00, 0x1E0002);
			ret = PCIBIOS_SUCCESSFUL;
		} else {
			address = _pci_address_conversion(bus, devfn, reg);
			ret = _indirect_cfg_write(address, val, size);
		}
	}

	return ret;
}

static struct pci_ops rtk_pcie_ops = {
	.read = rtk_pcie_rd_conf,
	.write = rtk_pcie_wr_conf,
};

static int rtk_pcie_hw_initial(struct device *dev)
{
	bool pci_link_detected;
	int timeout = 0;
	int ret = 0;
	u32 val;
	u32 *phy;
	int size = 0, i = 0;

	if (rtk_cpu_revision == RTD129x_CHIP_REVISION_A00 ||
		(rtk_cpu_id == RTK1296_CPU_ID &&
		rtk_cpu_revision != RTD129x_CHIP_REVISION_B00)) {

		/* 0x9801C614[2:0] = 1 */
		val = readl(SYSTEM_BASE1 + 0x14);
		val &= (~0x7);
		val |= 0x1;
		writel(val, (SYSTEM_BASE1 + 0x14));

		/* 0x9801C600[3:0] = 0 --PCIE */
		val = readl(SYSTEM_BASE1);
		val &= (~0xf);
		writel(val, SYSTEM_BASE1);

		/* 0x9801C608[7:0] = 8’b01010000 */
		writeb(0x51, SYSTEM_BASE1 + 0x8);
	}

	reset_control_deassert(rstn_pcie0_stitch);
	reset_control_deassert(rstn_pcie0);
	reset_control_deassert(rstn_pcie0_core);
	reset_control_deassert(rstn_pcie0_power);
	reset_control_deassert(rstn_pcie0_nonstitch);
	reset_control_deassert(rstn_pcie0_phy);
	reset_control_deassert(rstn_pcie0_phy_mdio);
	ret = clk_prepare_enable(pcie0_clk);
	if (ret) {
		dev_err(dev, "unable to enable pcie0_clk clock\n");
		clk_disable_unprepare(pcie0_clk);
		return -EINVAL;
	}

	/* #bit17 null for mdio rstN */
	rtk_pci_ctrl_write(0xC00, 0x00140010);

	if (rtk_cpu_revision == RTD129x_CHIP_REVISION_A01 ||
		rtk_cpu_revision == RTD129x_CHIP_REVISION_A00) {

		size = of_property_count_u32_elems(dev->of_node, "phys_a");
		phy = kmalloc(size * sizeof(u32), GFP_KERNEL);
		of_property_read_u32_array(dev->of_node, "phys_a", phy, size);
		for (i = 0; i < size; i++) {
			rtk_pci_ctrl_write(0xC1C, phy[i]);
			mdelay(1);
		}
		kfree(phy);

	} else {
		size = of_property_count_u32_elems(dev->of_node, "phys_b");
		phy = kmalloc(size * sizeof(u32), GFP_KERNEL);
		of_property_read_u32_array(dev->of_node, "phys_b", phy, size);
		for (i = 0; i < size; i++) {
			rtk_pci_ctrl_write(0xC1C, phy[i]);
			mdelay(1);
		}
		kfree(phy);

	}

	/* Reset PCIE1 device */
	ret = gpio_direction_output(pcie_gpio_18, 0);
	mdelay(100);
	ret = gpio_direction_output(pcie_gpio_18, 1);

	if (cfg_direct_access)
		rtk_pci_ctrl_write(0xC00, 0x00040012);
	else
		rtk_pci_ctrl_write(0xC00, 0x001E0022);

	mdelay(50);

	/* #Link initial setting */
	rtk_pci_ctrl_write(0x710, 0x00010120);

	do {
		pci_link_detected = (rtk_pci_ctrl_read(0xCB4) & 0x800);
		if (!pci_link_detected) {
			mdelay(TIMEOUT_RESOLUTION);
			timeout += TIMEOUT_RESOLUTION;
		}
	} while (!pci_link_detected && timeout < PCIE_CONNECT_TIMEOUT);

	if (pci_link_detected) {
		dev_err(dev, "pcie device has link up in slot 1\n");
	} else {
		if (!debug_mode) { /*do not turn off clk in debug mode*/
			reset_control_assert(rstn_pcie0_stitch);
			reset_control_assert(rstn_pcie0);
			reset_control_assert(rstn_pcie0_core);
			reset_control_assert(rstn_pcie0_power);
			reset_control_assert(rstn_pcie0_nonstitch);
			reset_control_assert(rstn_pcie0_phy);
			reset_control_assert(rstn_pcie0_phy_mdio);
			clk_disable_unprepare(pcie0_clk);
		}
		gpio_free(pcie_gpio_18);
		dev_err(dev, "pcie device has link down in slot 1\n");
		return -ENODEV;
	}

#ifdef CONFIG_ARCH_RTD129x
	//writel(readl(EMMC_MUXPAD + 0x61C) | 0x00000004, EMMC_MUXPAD + 0x61C);
#endif /* CONFIG_ARCH_RTD129x */

	/* #make sure DBI is working */
	rtk_pci_ctrl_write(0x04, 0x00000007);

	/* #Base */
	rtk_pci_ctrl_write(0xCFC, 0x9804f000);

	/* #Mask */
	rtk_pci_ctrl_write(0xD00, 0xFFFFF000);

	/* #translate for CFG R/W */
	rtk_pci_ctrl_write(0xD04, 0xC0000000);

	/* prevent pcie hang if dllp error occur*/
	rtk_pci_ctrl_write(0xC78, 0x200001);

	/* set limit and base register */
	rtk_pci_ctrl_write(0x20, 0x0000FFF0);
	rtk_pci_ctrl_write(0x24, 0x0000FFF0);

	return 0;
}

static int rtk_pcie_probe(struct platform_device *pdev)
{
	int ret = 0;
	resource_size_t iobase = 0;
	struct resource pcie_mmio_res;
	int size = 0;
	const u32 *prop2;
	LIST_HEAD(res);

	local_pdev = pdev;
	cfg_direct_access = false;

	dev_info(&pdev->dev, "pcie host driver initial begin\n");

	spin_lock_init(&rtk_pcie1_lock);

	prop2 = of_get_property(pdev->dev.of_node, "debug-mode", &size);
	if (prop2) {
		debug_mode = of_read_number(prop2, 1);
		if (debug_mode == 0)
			dev_info(&pdev->dev, "PCIE Debug Mode off\n");
		else if (debug_mode == 1)
			dev_info(&pdev->dev, "PCIE Debug Mode on\n");
	} else {
		debug_mode = 0;
	}

	PCIE_CTRL_BASE = of_iomap(pdev->dev.of_node, 0);
	if (!PCIE_CTRL_BASE) {
		dev_err(&pdev->dev, "can't request 'ctrl' address\n");
		ret = -EINVAL;
		goto err_out;
	}

	PCIE_CFG_BASE = of_iomap(pdev->dev.of_node, 1);
	if (!PCIE_CFG_BASE) {
		dev_err(&pdev->dev, "can't request 'cfg' address\n");
		ret = -EINVAL;
		goto err_out;
	} else {
		of_address_to_resource(pdev->dev.of_node, 1, &pcie_mmio_res);
		PCIE2_MMIO_PHY_ADDR = pcie_mmio_res.start;
		PCIE2_MMIO_PHY_ADDR_LEN = resource_size(&pcie_mmio_res);
	}

	SYSTEM_BASE1 = of_iomap(pdev->dev.of_node, 2);
	if (!SYSTEM_BASE1) {
		dev_err(&pdev->dev, "can't request 'base1' address\n");
		ret = -EINVAL;
		goto err_out;
	}

	SYSTEM_BASE2 = of_iomap(pdev->dev.of_node, 3);
	if (!SYSTEM_BASE2) {
		dev_err(&pdev->dev, "can't request 'base2' address\n");
		ret = -EINVAL;
		goto err_out;
	}

#ifdef CONFIG_ARCH_RTD129x
	EMMC_MUXPAD = of_iomap(pdev->dev.of_node, 4);
	if (!EMMC_MUXPAD) {
		dev_err(&pdev->dev, "can't request 'EMMC_MUXPAD' address\n");
		ret = -EINVAL;
		goto err_out;
	}

	pcie_gpio_18 = of_get_gpio_flags(pdev->dev.of_node, 0, NULL);
	if (gpio_is_valid(pcie_gpio_18)) {
		ret = gpio_request(pcie_gpio_18, "pcie_gpio(18)");
		if (ret < 0)
			dev_err(&pdev->dev, "%s: can't request gpio %d\n",
				__func__, pcie_gpio_18);
	} else
		dev_err(&pdev->dev, "%s: gpio %d is not valid\n",
			__func__, pcie_gpio_18);
#endif /* CONFIG_ARCH_RTD129x */

	pcie0_clk = devm_clk_get(&pdev->dev, NULL);
	if (IS_ERR(pcie0_clk)) {
		dev_err(&pdev->dev, "clk_en_pcie0 source missing or invalid\n");
		ret = PTR_ERR(pcie0_clk);
		goto err_out;
	}

	rstn_pcie0_stitch = devm_reset_control_get(&pdev->dev, "stitch");
	if (rstn_pcie0_stitch == NULL) {
		dev_err(&pdev->dev, "stitch source missing or invalid\n");
		ret = -EINVAL;
		goto err_out;
	}

	rstn_pcie0 = devm_reset_control_get(&pdev->dev, "rstn");
	if (rstn_pcie0 == NULL) {
		dev_err(&pdev->dev, "rstn_pcie0 source missing or invalid\n");
		ret = -EINVAL;
		goto err_out;
	}

	rstn_pcie0_core = devm_reset_control_get(&pdev->dev, "core");
	if (rstn_pcie0_core == NULL) {
		dev_err(&pdev->dev, "core source missing or invalid\n");
		ret = -EINVAL;
		goto err_out;
	}

	rstn_pcie0_power = devm_reset_control_get(&pdev->dev, "power");
	if (rstn_pcie0_power == NULL) {
		dev_err(&pdev->dev, "power source missing or invalid\n");
		ret = -EINVAL;
		goto err_out;
	}

	rstn_pcie0_nonstitch = devm_reset_control_get(&pdev->dev, "nonstitch");
	if (rstn_pcie0_nonstitch == NULL) {
		dev_err(&pdev->dev, "nonstitch source missing or invalid\n");
		ret = -EINVAL;
		goto err_out;
	}

	rstn_pcie0_phy = devm_reset_control_get(&pdev->dev, "phy");
	if (rstn_pcie0_phy == NULL) {
		dev_err(&pdev->dev, "phy source missing or invalid\n");
		ret = -EINVAL;
		goto err_out;
	}

	rstn_pcie0_phy_mdio = devm_reset_control_get(&pdev->dev, "phy_mdio");
	if (rstn_pcie0_phy_mdio == NULL) {
		dev_err(&pdev->dev, "phy_mdio source missing or invalid\n");
		ret = -EINVAL;
		goto err_out;
	}

	reset_control_assert(rstn_pcie0_stitch);
	reset_control_assert(rstn_pcie0);
	reset_control_assert(rstn_pcie0_core);
	reset_control_assert(rstn_pcie0_power);
	reset_control_assert(rstn_pcie0_nonstitch);
	reset_control_assert(rstn_pcie0_phy);
	reset_control_assert(rstn_pcie0_phy_mdio);

	rtk_cpu_id = get_rtd129x_cpu_id();
	rtk_cpu_revision = get_rtd129x_cpu_revision();

	if (rtk_pcie_hw_initial(&pdev->dev) < 0) {
		dev_err(&pdev->dev, "rtk_pcie_hw_initial fail\n");
		ret = -EINVAL;
		goto err_out;
	}

	/* Register PCI-E host */
	ret = of_pci_get_host_bridge_resources(pdev->dev.of_node, 0x0, 0xff,
		&res, &iobase);
	if (ret)
		goto err_out;

	bus = pci_create_root_bus(&pdev->dev, 0x0, &rtk_pcie_ops, NULL, &res);
	if (!bus) {
		ret = -ENOMEM;
		goto err_out;
	}

	pci_scan_child_bus(bus);
	pci_assign_unassigned_bus_resources(bus);
	pci_bus_add_devices(bus);

	dev_info(&pdev->dev, "pcie host driver initial done\n");

err_out:

	return ret;
}

#ifdef CONFIG_SUSPEND
static int rtk_pcie1_suspend(struct device *dev)
{
	dev_info(dev, "suspend enter ...\n");
	if (RTK_PM_STATE == PM_SUSPEND_STANDBY) {
		rtk_pci_ctrl_write(0x178, 0xA3FF0001);
		rtk_pci_ctrl_write(0x098, 0x400);
		rtk_pci_ctrl_write(0xC6C, 0x00000031);
		dev_info(dev, "Idle mode\n");
	} else {
		dev_info(dev, "Suspend mode\n");
		reset_control_assert(rstn_pcie0_stitch);
		reset_control_assert(rstn_pcie0);
		reset_control_assert(rstn_pcie0_core);
		reset_control_assert(rstn_pcie0_power);
		reset_control_assert(rstn_pcie0_nonstitch);
		reset_control_assert(rstn_pcie0_phy);
		reset_control_assert(rstn_pcie0_phy_mdio);
		clk_disable_unprepare(pcie0_clk);
		gpio_free(pcie_gpio_18);
	}
	dev_info(dev, "suspend exit ...\n");

	return 0;
}

static int rtk_pcie1_resume(struct device *dev)
{
	int ret = 0;

	dev_info(dev, "resume enter ...\n");

	if (RTK_PM_STATE == PM_SUSPEND_STANDBY) {
		rtk_pci_ctrl_write(0xC6C, 0x00000032);
		dev_info(dev, "Idle mode\n");
	} else {
		dev_info(dev, "Suspend mode\n");
		if (gpio_is_valid(pcie_gpio_18)) {
			ret = gpio_request(pcie_gpio_18, "pcie_gpio(18)");
			if (ret < 0)
				pr_err("%s: can't request gpio %d\n",
					__func__, pcie_gpio_18);
		} else
			pr_err("%s: gpio %d is not valid\n", __func__,
				pcie_gpio_18);

		reset_control_deassert(rstn_pcie0_stitch);
		reset_control_deassert(rstn_pcie0);
		reset_control_deassert(rstn_pcie0_core);
		reset_control_deassert(rstn_pcie0_power);
		reset_control_deassert(rstn_pcie0_nonstitch);
		reset_control_deassert(rstn_pcie0_phy);
		reset_control_deassert(rstn_pcie0_phy_mdio);
		ret = clk_prepare_enable(pcie0_clk);
		if (ret) {
			dev_err(dev, "unable to enable pcie0_clk clock\n");
			clk_disable_unprepare(pcie0_clk);
			return -EINVAL;
		}

		/* Reset PCIE1 device, Pull high reset signal. */
		ret = gpio_direction_output(pcie_gpio_18, 0);
		mdelay(100);
		ret = gpio_direction_output(pcie_gpio_18, 1);

		if (rtk_pcie_hw_initial(dev) < 0) {
			dev_err(dev, "rtk_pcie_hw_initial fail\n");
			return -EINVAL;
		}

		if (cfg_direct_access)
			rtk_pci_ctrl_write(0xC00, 0x00040012);
		else
			rtk_pci_ctrl_write(0xC00, 0x001E0022);
	}

	dev_info(dev, "resume exit ...\n");

	return ret;
}

static const struct dev_pm_ops rtk_pcie1_pm_ops = {
	.suspend_noirq = rtk_pcie1_suspend,
	.resume_noirq = rtk_pcie1_resume,
};
#endif /* CONFIG_SUSPEND */

static const struct of_device_id rtk_pcie_match_table[] = {
	{.compatible = "realtek,rtk-pcie-slot1",},
	{},
};

static struct platform_driver rtk_pcie_driver = {
	.driver = {
		.name = DEV_NAME,
		.of_match_table = of_match_ptr(rtk_pcie_match_table),
#ifdef CONFIG_SUSPEND
		.pm = &rtk_pcie1_pm_ops,
#endif
	},
	.probe = rtk_pcie_probe,
};
module_platform_driver(rtk_pcie_driver);

MODULE_AUTHOR("James Tai <james.tai@realtek.com>");
MODULE_DESCRIPTION("Realtek PCIe slot1 host controller driver");
