<?xml version="1.0" encoding="utf-8" standalone="no"?>
<boards xmlns="http://com.arm.targetconfigurationeditor" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://com.arm.targetconfigurationeditor board-01.xsd">
    <board endianess="little" name="omap3530" power_domain_support="Unsupported" trustzone="Supported" type="CHIP">
        <category language="en">Cortex-A8</category>
        <description language="en">Texas Instruments OMAP-3530 Applications Processor</description>
        <memory access="ROM" name="M_BOOT_ROM" offset="0x40000000" size="0x00014000" tz_world="Non-Secure">
            <gui_name language="en">Internal Boot ROM</gui_name>
        </memory>
        <memory access="RAM" name="M_GPMC" offset="0x00000000" size="0x40000000" tz_world="Non-Secure">
            <gui_name language="en">GPMC</gui_name>
        </memory>
        <memory name="M_SGX" offset="0x50000000" size="0x00010000" tz_world="Non-Secure">
            <gui_name language="en">SGX</gui_name>
        </memory>
        <memory name="M_SRAM_INT" offset="0x40200000" size="0x00010000" tz_world="Non-Secure">
            <gui_name language="en">Internal SRAM</gui_name>
        </memory>
        <memory name="M_SYS_PER" offset="0x48000000" size="0x01100000" tz_world="Non-Secure">
            <gui_name language="en">System Peripherals</gui_name>
        </memory>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="DISPLAY_CONTROLLER" offset="0x00050410">
            <gui_name language="en">DISPLAY_CONTROLLER</gui_name>
            <description language="en">Display Controller System</description>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">DISPC_SYSCONFIG</gui_name>
                <description language="en">DISPC Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_DISPC">
                    <gui_name language="en">B_AUTOIDLE_DISPC</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_DISPC">
                    <gui_name language="en">B_SOFTRESET_DISPC</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENWAKEUP_DISPC">
                    <gui_name language="en">B_ENWAKEUP_DISPC</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_DISPC">
                    <gui_name language="en">B_SIDLEMODE_DISPC</gui_name>
                    <description language="en">Select Mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_DISPC">
                    <gui_name language="en">B_CLOCKACTIVITY_DISPC</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
                <bitField enumerationId="E_MIDLEMODE" high_bit="13" low_bit="12" name="B_MIDLEMODE_DISPC">
                    <gui_name language="en">B_MIDLEMODE_DISPC</gui_name>
                    <description language="en">Master interface power management</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="DISPLAY_CONTROLLER" name="DISPC_SYSSTATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">DISPC_SYSSTATUS</gui_name>
                <description language="en">DISPC Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_DISPC">
                    <gui_name language="en">B_RESETDONE_DISPC</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_IRQSTATUS" offset="0x00000008" size="0x00000004">
                <gui_name language="en">DISPC_IRQSTATUS</gui_name>
                <description language="en">DISPC IRQ status</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_IRQENABLE" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">DISPC_IRQENABLE</gui_name>
                <description language="en">DISPC IRQ Enable</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_CONTROL" offset="0x00000030" size="0x00000004">
                <gui_name language="en">DISPC_CONTROL</gui_name>
                <description language="en">DISPC Control</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_CONFIG" offset="0x00000034" size="0x00000004">
                <gui_name language="en">DISPC_CONFIG</gui_name>
                <description language="en">DISPC Configure</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_CAPABLE" offset="0x00000038" size="0x00000004">
                <gui_name language="en">DISPC_CAPABLE</gui_name>
                <description language="en">Display Controller capability</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_DEFAULT_COLOR0" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">DISPC_DEFAULT_COLOR0</gui_name>
                <description language="en">Background color for the LCD 0</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_DEFAULT_COLOR1" offset="0x00000040" size="0x00000004">
                <gui_name language="en">DISPC_DEFAULT_COLOR1</gui_name>
                <description language="en">Background color for the LCD 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_TRANS_COLOR0" offset="0x00000044" size="0x00000004">
                <gui_name language="en">DISPC_TRANS_COLOR0</gui_name>
                <description language="en">Transparency color value</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_TRANS_COLOR1" offset="0x00000048" size="0x00000004">
                <gui_name language="en">DISPC_TRANS_COLOR1</gui_name>
                <description language="en">Transparency color value</description>
            </register>
            <register access="Read Only" base_addr="DISPLAY_CONTROLLER" name="DISPC_LINE_STATUS" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">DISPC_LINE_STATUS</gui_name>
                <description language="en">DISPC Line status</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_LINE_NUMBER" offset="0x00000050" size="0x00000004">
                <gui_name language="en">DISPC_LINE_NUMBER</gui_name>
                <description language="en">LCD panel display line number</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_TIMING_H" offset="0x00000054" size="0x00000004">
                <gui_name language="en">DISPC_TIMING_H</gui_name>
                <description language="en">Logic for the HSYNC</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_TIMING_V" offset="0x00000058" size="0x00000004">
                <gui_name language="en">DISPC_TIMING_V</gui_name>
                <description language="en">Logic for the VSYNC</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_POL_FREQ" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">DISPC_POL_FREQ</gui_name>
                <description language="en">Configures the signal</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_DIVISOR" offset="0x00000060" size="0x00000004">
                <gui_name language="en">DISPC_DIVISOR</gui_name>
                <description language="en">Configures the divisors</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GLOBAL_ALPHA" offset="0x00000064" size="0x00000004">
                <gui_name language="en">DISPC_GLOBAL_ALPHA</gui_name>
                <description language="en">Global alpha value</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_SIZE_DIG" offset="0x00000068" size="0x00000004">
                <gui_name language="en">DISPC_SIZE_DIG</gui_name>
                <description language="en">Size of the digital output</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_SIZE_LCD" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">DISPC_SIZE_LCD</gui_name>
                <description language="en">LCD Panel Size</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_BA0" offset="0x00000070" size="0x00000004">
                <gui_name language="en">DISPC_GFX_BA0</gui_name>
                <description language="en">Base address of the graphics</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_BA1" offset="0x00000074" size="0x00000004">
                <gui_name language="en">DISPC_GFX_BA1</gui_name>
                <description language="en">Base address of the graphics</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_POSITION" offset="0x00000078" size="0x00000004">
                <gui_name language="en">DISPC_GFX_POSITION</gui_name>
                <description language="en">Position of the graphics</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_SIZE" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">DISPC_GFX_SIZE</gui_name>
                <description language="en">Size of the graphics window</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_ATTRIBUTES" offset="0x00000090" size="0x00000004">
                <gui_name language="en">DISPC_GFX_ATTRIBUTES</gui_name>
                <description language="en">Graphics window attributes</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_FIFO_THRESHOLD" offset="0x00000094" size="0x00000004">
                <gui_name language="en">DISPC_GFX_FIFO_THRESHOLD</gui_name>
                <description language="en">Configures the graphics FIFO</description>
            </register>
            <register access="Read Only" base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_FIFO_SIZE_STATUS" offset="0x00000098" size="0x00000004">
                <gui_name language="en">DISPC_GFX_FIFO_SIZE_STATUS</gui_name>
                <description language="en">Graphics FIFO size</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_ROW_INC" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">DISPC_GFX_ROW_INC</gui_name>
                <description language="en">Number of bytes to increment</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_PIXEL_INC" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">DISPC_GFX_PIXEL_INC</gui_name>
                <description language="en">Number of bytes to increment between two pixels</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_WINDOW_SKIP" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">DISPC_GFX_WINDOW_SKIP</gui_name>
                <description language="en">Number of bytes to skip</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_TABLE_BA" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">DISPC_GFX_TABLE_BA</gui_name>
                <description language="en">Base address of the palette buffer</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_BA0" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">DISPC_VID1_BA0</gui_name>
                <description language="en">Base address of the video buffer</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_BA1" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">DISPC_VID1_BA1</gui_name>
                <description language="en">Base address of the video buffer</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_BA0" offset="0x0000013C" size="0x00000004">
                <gui_name language="en">DISPC_VID2_BA0</gui_name>
                <description language="en">Base address of the video buffer</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_BA1" offset="0x00000140" size="0x00000004">
                <gui_name language="en">DISPC_VID2_BA1</gui_name>
                <description language="en">Base address of the video buffer</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_POSITION" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">DISPC_VID1_POSITION</gui_name>
                <description language="en">Configures the position of video window 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_POSITION" offset="0x00000144" size="0x00000004">
                <gui_name language="en">DISPC_VID2_POSITION</gui_name>
                <description language="en">Configures the position of video window 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_SIZE" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">DISPC_VID1_SIZE</gui_name>
                <description language="en">Configures the size of video window 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_SIZE" offset="0x00000148" size="0x00000004">
                <gui_name language="en">DISPC_VID2_SIZE</gui_name>
                <description language="en">Configures the size of video window 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_ATTRIBUTES" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">DISPC_VID1_ATTRIBUTES</gui_name>
                <description language="en">Configures the attributes of video window 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_ATTRIBUTES" offset="0x0000014C" size="0x00000004">
                <gui_name language="en">DISPC_VID2_ATTRIBUTES</gui_name>
                <description language="en">Configures the attributes of video window 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIFO_THRESHOLD" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIFO_THRESHOLD</gui_name>
                <description language="en">Configures the video FIFO</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIFO_THRESHOLD" offset="0x00000150" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIFO_THRESHOLD</gui_name>
                <description language="en">Configures the video FIFO</description>
            </register>
            <register access="Read Only" base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIFO_SIZE_STATUS" offset="0x000000C4" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIFO_SIZE_STATUS</gui_name>
                <description language="en">Defines the video FIFO size</description>
            </register>
            <register access="Read Only" base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIFO_SIZE_STATUS" offset="0x00000154" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIFO_SIZE_STATUS</gui_name>
                <description language="en">Defines the video FIFO size</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_ROW_INC" offset="0x000000C8" size="0x00000004">
                <gui_name language="en">DISPC_VID1_ROW_INC</gui_name>
                <description language="en">Configures the number of bytes to increment</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_ROW_INC" offset="0x00000158" size="0x00000004">
                <gui_name language="en">DISPC_VID2_ROW_INC</gui_name>
                <description language="en">Configures the number of bytes to increment</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_PIXEL_INC" offset="0x000000CC" size="0x00000004">
                <gui_name language="en">DISPC_VID1_PIXEL_INC</gui_name>
                <description language="en">Number of bytes to increment between two pixels</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_PIXEL_INC" offset="0x0000015C" size="0x00000004">
                <gui_name language="en">DISPC_VID2_PIXEL_INC</gui_name>
                <description language="en">Number of bytes to increment between two pixels</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR" offset="0x000000D0" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR</gui_name>
                <description language="en">Configures the resize factors</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR" offset="0x00000160" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR</gui_name>
                <description language="en">Configures the resize factors</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_PICTURE_SIZE" offset="0x000000D4" size="0x00000004">
                <gui_name language="en">DISPC_VID1_PICTURE_SIZE</gui_name>
                <description language="en">Configures the size of the video picture</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_PICTURE_SIZE" offset="0x00000164" size="0x00000004">
                <gui_name language="en">DISPC_VID2_PICTURE_SIZE</gui_name>
                <description language="en">Configures the size of the video picture</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_ACCU0" offset="0x000000D8" size="0x00000004">
                <gui_name language="en">DISPC_VID1_ACCU0</gui_name>
                <description language="en">Init values for video window 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_ACCU1" offset="0x000000DC" size="0x00000004">
                <gui_name language="en">DISPC_VID1_ACCU1</gui_name>
                <description language="en">Init values for video window 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_ACCU0" offset="0x00000168" size="0x00000004">
                <gui_name language="en">DISPC_VID2_ACCU0</gui_name>
                <description language="en">Init values for video window 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_ACCU1" offset="0x0000016C" size="0x00000004">
                <gui_name language="en">DISPC_VID2_ACCU1</gui_name>
                <description language="en">Init values for video window 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_H0" offset="0x000000E0" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_H0</gui_name>
                <description language="en">Configure the up down scaling 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_H1" offset="0x000000E8" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_H1</gui_name>
                <description language="en">Configure the up down scaling 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_H0" offset="0x00000170" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_H0</gui_name>
                <description language="en">Configure the up down scaling 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_H1" offset="0x00000178" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_H1</gui_name>
                <description language="en">Configure the up down scaling 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_Hv0" offset="0x000000E4" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_Hv0</gui_name>
                <description language="en">Horizontal resize of the video 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_Hv1" offset="0x000000EC" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_Hv1</gui_name>
                <description language="en">Horizontal resize of the video 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_Hv0" offset="0x00000174" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_Hv0</gui_name>
                <description language="en">Horizontal resize of the video 3</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_Hv1" offset="0x0000017C" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_Hv1</gui_name>
                <description language="en">Horizontal resize of the video 4</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_CONV_COEF0" offset="0x00000120" size="0x00000004">
                <gui_name language="en">DISPC_VID1_CONV_COEF0</gui_name>
                <description language="en">Color space conversion matrix</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_CONV_COEF0" offset="0x000001B0" size="0x00000004">
                <gui_name language="en">DISPC_VID2_CONV_COEF0</gui_name>
                <description language="en">Color space conversion matrix</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_CONV_COEF1" offset="0x00000124" size="0x00000004">
                <gui_name language="en">DISPC_VID1_CONV_COEF1</gui_name>
                <description language="en">Color space for video pipe line 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_CONV_COEF1" offset="0x000001B4" size="0x00000004">
                <gui_name language="en">DISPC_VID2_CONV_COEF1</gui_name>
                <description language="en">Color space for video pipe line 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_CONV_COEF2" offset="0x00000128" size="0x00000004">
                <gui_name language="en">DISPC_VID1_CONV_COEF2</gui_name>
                <description language="en">Color space for video pipe line 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_CONV_COEF2" offset="0x000001B8" size="0x00000004">
                <gui_name language="en">DISPC_VID2_CONV_COEF2</gui_name>
                <description language="en">Color space for video pipe line 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_CONV_COEF3" offset="0x0000012C" size="0x00000004">
                <gui_name language="en">DISPC_VID1_CONV_COEF3</gui_name>
                <description language="en">Color space for video pipe line 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_CONV_COEF3" offset="0x000001BC" size="0x00000004">
                <gui_name language="en">DISPC_VID2_CONV_COEF3</gui_name>
                <description language="en">Color space for video pipe line 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_CONV_COEF4" offset="0x00000130" size="0x00000004">
                <gui_name language="en">DISPC_VID1_CONV_COEF4</gui_name>
                <description language="en">Color space for video pipe line 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_CONV_COEF4" offset="0x000001C0" size="0x00000004">
                <gui_name language="en">DISPC_VID2_CONV_COEF4</gui_name>
                <description language="en">Color space for video pipe line 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_DATA_CYCLE1" offset="0x000001C4" size="0x00000004">
                <gui_name language="en">DISPC_DATA_CYCLE1</gui_name>
                <description language="en">Output data format 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_DATA_CYCLE2" offset="0x000001C8" size="0x00000004">
                <gui_name language="en">DISPC_DATA_CYCLE2</gui_name>
                <description language="en">Output data format 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_DATA_CYCLE3" offset="0x000001CC" size="0x00000004">
                <gui_name language="en">DISPC_DATA_CYCLE3</gui_name>
                <description language="en">Output data format 3</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V0" offset="0x000001D0" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V0</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V1" offset="0x000001D4" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V1</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V2" offset="0x000001D8" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V2</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V3" offset="0x000001DC" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V3</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V4" offset="0x000001E0" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V4</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V5" offset="0x000001E4" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V5</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V6" offset="0x000001E8" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V6</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_FIR_COEF_V7" offset="0x000001EC" size="0x00000004">
                <gui_name language="en">DISPC_VID1_FIR_COEF_V7</gui_name>
                <description language="en">Vertical resize 1</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V0" offset="0x000001F0" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V0</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V1" offset="0x000001F4" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V1</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V2" offset="0x000001F8" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V2</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V3" offset="0x000001FC" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V3</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V4" offset="0x00000200" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V4</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V5" offset="0x00000204" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V5</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V6" offset="0x00000208" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V6</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_FIR_COEF_V7" offset="0x0000020C" size="0x00000004">
                <gui_name language="en">DISPC_VID2_FIR_COEF_V7</gui_name>
                <description language="en">Vertical resize 2</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_CPR_COEF_R" offset="0x00000210" size="0x00000004">
                <gui_name language="en">DISPC_CPR_COEF_R</gui_name>
                <description language="en">Coefficients for the red component</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_CPR_COEF_G" offset="0x00000214" size="0x00000004">
                <gui_name language="en">DISPC_CPR_COEF_G</gui_name>
                <description language="en">Coefficients for the green component</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_CPR_COEF_B" offset="0x00000218" size="0x00000004">
                <gui_name language="en">DISPC_CPR_COEF_B</gui_name>
                <description language="en">Coefficients for the blue component</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_GFX_PRELOAD" offset="0x0000021C" size="0x00000004">
                <gui_name language="en">DISPC_GFX_PRELOAD</gui_name>
                <description language="en">Configures the graphics FIFO</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID1_PRELOAD" offset="0x00000220" size="0x00000004">
                <gui_name language="en">DISPC_VID1_PRELOAD</gui_name>
                <description language="en">Configures the video FIFO</description>
            </register>
            <register base_addr="DISPLAY_CONTROLLER" name="DISPC_VID2_PRELOAD" offset="0x00000224" size="0x00000004">
                <gui_name language="en">DISPC_VID2_PRELOAD</gui_name>
                <description language="en">Configures the video FIFO</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="DISPLAY_RFBI" offset="0x00050810">
            <gui_name language="en">DISPLAY_RFBI</gui_name>
            <description language="en">RFBI Controller</description>
            <register base_addr="DISPLAY_RFBI" name="RFBI_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">RFBI_SYSCONFIG</gui_name>
                <description language="en">RFBI Sys Config</description>
            </register>
            <register access="Read Only" base_addr="DISPLAY_RFBI" name="RFBI_SYSSTATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">RFBI_SYSSTATUS</gui_name>
                <description language="en">RFBI Sys Status</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_CONTROL" offset="0x00000030" size="0x00000004">
                <gui_name language="en">RFBI_CONTROL</gui_name>
                <description language="en">RFBI Control </description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_ENABLE_RFBI">
                    <gui_name language="en">B_ENABLE_RFBI</gui_name>
                    <description language="en">Enable flag</description>
                </bitField>
                <bitField enumerationId="E_BYPASSMODE" high_bit="1" low_bit="1" name="B_BYPASSMODE">
                    <gui_name language="en">B_BYPASSMODE</gui_name>
                    <description language="en">Bypass mode</description>
                </bitField>
                <bitField enumerationId="E_CONFIGSELECT" high_bit="3" low_bit="2" name="B_CONFIGSELECT">
                    <gui_name language="en">B_CONFIGSELECT</gui_name>
                    <description language="en">Config select</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_ITE">
                    <gui_name language="en">B_ITE</gui_name>
                    <description language="en">Internal trigger</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_HIGHTHRESHOLD">
                    <gui_name language="en">B_HIGHTHRESHOLD</gui_name>
                    <description language="en">High Threshold</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_DISABLE_DMA_REQ">
                    <gui_name language="en">B_DISABLE_DMA_REQ</gui_name>
                    <description language="en">DMA request</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_SMART_DMA_REQ">
                    <gui_name language="en">B_SMART_DMA_REQ</gui_name>
                    <description language="en">Smart DMA Request</description>
                </bitField>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_PIXEL_CNT" offset="0x00000034" size="0x00000004">
                <gui_name language="en">RFBI_PIXEL_CNT</gui_name>
                <description language="en">RFBI pixel count</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_LINE_NUMBER" offset="0x00000038" size="0x00000004">
                <gui_name language="en">RFBI_LINE_NUMBER</gui_name>
                <description language="en">Configures the number of lines</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_CMD" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">RFBI_CMD</gui_name>
                <description language="en">RFBI Command</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_PARAM" offset="0x00000040" size="0x00000004">
                <gui_name language="en">RFBI_PARAM</gui_name>
                <description language="en">RFBI Parameter</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_DATA" offset="0x00000044" size="0x00000004">
                <gui_name language="en">RFBI_DATA</gui_name>
                <description language="en">RFBI Data</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_READ" offset="0x00000048" size="0x00000004">
                <gui_name language="en">RFBI_READ</gui_name>
                <description language="en">RFBI Read</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_STATUS" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">RFBI_STATUS</gui_name>
                <description language="en">RFBI Status</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_CONFIG0" offset="0x00000050" size="0x00000004">
                <gui_name language="en">RFBI_CONFIG0</gui_name>
                <description language="en">Configuration 1 of the RFBI</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_CONFIG1" offset="0x00000068" size="0x00000004">
                <gui_name language="en">RFBI_CONFIG1</gui_name>
                <description language="en">Configuration 2 of the RFBI</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_ONOFF_TIME0" offset="0x00000054" size="0x00000004">
                <gui_name language="en">RFBI_ONOFF_TIME0</gui_name>
                <description language="en">Configuration of the RFBI timing</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_ONOFF_TIME1" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">RFBI_ONOFF_TIME1</gui_name>
                <description language="en">Configuration of the RFBI timing</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_CYCLE_TIME0" offset="0x00000058" size="0x00000004">
                <gui_name language="en">RFBI_CYCLE_TIME0</gui_name>
                <description language="en">Configuration of the RFBI timing</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_CYCLE_TIME1" offset="0x00000070" size="0x00000004">
                <gui_name language="en">RFBI_CYCLE_TIME1</gui_name>
                <description language="en">Configuration of the RFBI timing</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_DATA_CYCLE1_0" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">RFBI_DATA_CYCLE1_0</gui_name>
                <description language="en">RFBI data format for 1st cycle</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_DATA_CYCLE1_1" offset="0x00000074" size="0x00000004">
                <gui_name language="en">RFBI_DATA_CYCLE1_1</gui_name>
                <description language="en">RFBI data format for 1st cycle</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_DATA_CYCLE2_0" offset="0x00000060" size="0x00000004">
                <gui_name language="en">RFBI_DATA_CYCLE2_0</gui_name>
                <description language="en">RFBI data format for 2nd cycle</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_DATA_CYCLE2_1" offset="0x00000078" size="0x00000004">
                <gui_name language="en">RFBI_DATA_CYCLE2_1</gui_name>
                <description language="en">RFBI data format for 2nd cycle</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_DATA_CYCLE3_0" offset="0x00000064" size="0x00000004">
                <gui_name language="en">RFBI_DATA_CYCLE3_0</gui_name>
                <description language="en">RFBI data format for 3rd cycle</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_DATA_CYCLE3_1" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">RFBI_DATA_CYCLE3_1</gui_name>
                <description language="en">RFBI data format for 3rd cycle</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_VSYNC_WIDTH" offset="0x00000080" size="0x00000004">
                <gui_name language="en">RFBI_VSYNC_WIDTH</gui_name>
                <description language="en">RFBI VSYNC minimum pulse</description>
            </register>
            <register base_addr="DISPLAY_RFBI" name="RFBI_HSYNC_WIDTH" offset="0x00000084" size="0x00000004">
                <gui_name language="en">RFBI_HSYNC_WIDTH</gui_name>
                <description language="en">RFBI HSYNC minimum pulse</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="DISPLAY_SS" offset="0x00050010">
            <gui_name language="en">DISPLAY_SS</gui_name>
            <description language="en">Display Sub System</description>
            <register base_addr="DISPLAY_SS" name="DSS_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">DSS_SYSCONFIG</gui_name>
                <description language="en">DSS Sys config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_DSS">
                    <gui_name language="en">B_AUTOIDLE_DSS</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_DSS">
                    <gui_name language="en">B_SOFTRESET_DSS</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="DISPLAY_SS" name="DSS_SYSSTATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">DSS_SYSSTATUS</gui_name>
                <description language="en">DSS Sys status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_DSS">
                    <gui_name language="en">B_RESETDONE_DSS</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="DISPLAY_SS" name="DSS_IRQSTATUS" offset="0x00000008" size="0x00000004">
                <gui_name language="en">DSS_IRQSTATUS</gui_name>
                <description language="en">DSS IRQ Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_DISPC_IRQ">
                    <gui_name language="en">B_DISPC_IRQ</gui_name>
                    <description language="en">DISPC interrupt status</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_DSI_IRQ">
                    <gui_name language="en">B_DSI_IRQ</gui_name>
                    <description language="en">DSI interrupt status</description>
                </bitField>
            </register>
            <register base_addr="DISPLAY_SS" name="DSS_CONTROL" offset="0x00000030" size="0x00000004">
                <gui_name language="en">DSS_CONTROL</gui_name>
                <description language="en">DSS Control</description>
            </register>
            <register base_addr="DISPLAY_SS" name="DSS_SDI_CONTROL" offset="0x00000034" size="0x00000004">
                <gui_name language="en">DSS_SDI_CONTROL</gui_name>
                <description language="en">DSS SDI Control</description>
            </register>
            <register base_addr="DISPLAY_SS" name="DSS_PLL_CONTROL" offset="0x00000038" size="0x00000004">
                <gui_name language="en">DSS_PLL_CONTROL</gui_name>
                <description language="en">DSS PLL Control</description>
            </register>
            <register access="Read Only" base_addr="DISPLAY_SS" name="DSS_SDI_STATUS" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">DSS_SDI_STATUS</gui_name>
                <description language="en">DSS SDI Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_DSS_DISPC_CLK1_STATUS">
                    <gui_name language="en">B_DSS_DISPC_CLK1_STATUS</gui_name>
                    <description language="en">DSS1_ALWON_FCLK clock selection</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_DSI_PLL_CLK1_STATUS">
                    <gui_name language="en">B_DSI_PLL_CLK1_STATUS</gui_name>
                    <description language="en">DSI1_PLL_FCLK clock selection</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_SDI_RESET_DONE">
                    <gui_name language="en">B_SDI_RESET_DONE</gui_name>
                    <description language="en">SDI Reset done</description>
                </bitField>
                <bitField access="Read Only" high_bit="3" low_bit="3" name="B_SDI_ERROR">
                    <gui_name language="en">B_SDI_ERROR</gui_name>
                    <description language="en">SDI error status</description>
                </bitField>
                <bitField access="Read Only" high_bit="4" low_bit="4" name="B_SDI_PLL_RECAL">
                    <gui_name language="en">B_SDI_PLL_RECAL</gui_name>
                    <description language="en">SDI DPLL re calibration</description>
                </bitField>
                <bitField access="Read Only" high_bit="5" low_bit="5" name="B_SDI_PLL_LOCK">
                    <gui_name language="en">B_SDI_PLL_LOCK</gui_name>
                    <description language="en">SDI PLL lock</description>
                </bitField>
                <bitField access="Read Only" high_bit="6" low_bit="6" name="B_SDI_PLL_BUSYFLAG">
                    <gui_name language="en">B_SDI_PLL_BUSYFLAG</gui_name>
                    <description language="en">PLL locking sequence</description>
                </bitField>
                <bitField access="Read Only" high_bit="7" low_bit="7" name="B_DSS_DSI_CLK1_STATUS">
                    <gui_name language="en">B_DSS_DSI_CLK1_STATUS</gui_name>
                    <description language="en">DSS1_ALWON_FCLK clock selection</description>
                </bitField>
                <bitField access="Read Only" high_bit="8" low_bit="8" name="B_DSI_PLL_CLK2_STATUS">
                    <gui_name language="en">B_DSI_PLL_CLK2_STATUS</gui_name>
                    <description language="en">DSI2_PLL_FCLK clock selection</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="DSIPHY_SCP" offset="0x0004FE00">
            <gui_name language="en">DSIPHY_SCP</gui_name>
            <description language="en">DSI Complex Registers</description>
            <register base_addr="DSIPHY_SCP" name="DSIPHY_CFG0" offset="0x00000000" size="0x00000004">
                <gui_name language="en">DSIPHY_CFG0</gui_name>
                <description language="en">HS mode timings configuration</description>
                <bitField high_bit="7" low_bit="0" name="B_THS_EXIT">
                    <gui_name language="en">B_THS_EXIT</gui_name>
                    <description language="en">Ths exit timing parameter</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_THS_TRAIL">
                    <gui_name language="en">B_THS_TRAIL</gui_name>
                    <description language="en">THS TRAIL timing parameter</description>
                </bitField>
                <bitField high_bit="23" low_bit="16" name="B_THS_PREPARE_THS_ZERO">
                    <gui_name language="en">B_THS_PREPARE_THS_ZERO</gui_name>
                    <description language="en">THS PREPARE  and THS ZERO timing parameter</description>
                </bitField>
                <bitField high_bit="31" low_bit="24" name="B_THS_PREPARE">
                    <gui_name language="en">B_THS_PREPARE</gui_name>
                    <description language="en">THS PREPARE timing parameter</description>
                </bitField>
            </register>
            <register base_addr="DSIPHY_SCP" name="DSIPHY_CFG1" offset="0x00000004" size="0x00000004">
                <gui_name language="en">DSIPHY_CFG1</gui_name>
                <description language="en">LP mode and HS mode timings</description>
                <bitField high_bit="7" low_bit="0" name="B_TCLK_ZERO">
                    <gui_name language="en">B_TCLK_ZERO</gui_name>
                    <description language="en">TCLK ZERO timing parameter</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_TCLK_TRAIL">
                    <gui_name language="en">B_TCLK_TRAIL</gui_name>
                    <description language="en">TCLK TRAIL timing parameter</description>
                </bitField>
                <bitField high_bit="22" low_bit="16" name="B_TLPX_HALF">
                    <gui_name language="en">B_TLPX_HALF</gui_name>
                    <description language="en">TLPX div 2 timing parameter</description>
                </bitField>
            </register>
            <register base_addr="DSIPHY_SCP" name="DSIPHY_CFG2" offset="0x00000008" size="0x00000004">
                <gui_name language="en">DSIPHY_CFG2</gui_name>
                <description language="en">Sync pattern and reserved bits</description>
            </register>
            <register access="Read Only" base_addr="DSIPHY_SCP" name="DSIPHY_CFG5" offset="0x00000014" size="0x00000004">
                <gui_name language="en">DSIPHY_CFG5</gui_name>
                <description language="en">Reset done bits</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="DSI_ENCODER" offset="0x00050C04">
            <gui_name language="en">DSI_ENCODER</gui_name>
            <description language="en">Video Encoder</description>
            <register access="Read Only" base_addr="DSI_ENCODER" name="VENC_STATUS" offset="0x00000000" size="0x00000004">
                <gui_name language="en">VENC_STATUS</gui_name>
                <description language="en">Encoder Status</description>
                <bitField access="Read Only" high_bit="2" low_bit="0" name="B_FSQ">
                    <gui_name language="en">B_FSQ</gui_name>
                    <description language="en">Field Sequence ID</description>
                </bitField>
                <bitField access="Read Only" high_bit="3" low_bit="3" name="B_CCO">
                    <gui_name language="en">B_CCO</gui_name>
                    <description language="en">Closed Caption Status</description>
                </bitField>
                <bitField access="Read Only" high_bit="4" low_bit="4" name="B_CCE">
                    <gui_name language="en">B_CCE</gui_name>
                    <description language="en">Closed Caption Status</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_F_CONTROL" offset="0x00000004" size="0x00000004">
                <gui_name language="en">VENC_F_CONTROL</gui_name>
                <description language="en">Input video source</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_VIDOUT_CTRL" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">VENC_VIDOUT_CTRL</gui_name>
                <description language="en">Encoder output clock</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_SYNC_CTRL" offset="0x00000010" size="0x00000004">
                <gui_name language="en">VENC_SYNC_CTRL</gui_name>
                <description language="en">Sync Control</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_LLEN" offset="0x00000018" size="0x00000004">
                <gui_name language="en">VENC_LLEN</gui_name>
                <description language="en">VENC LLEN</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_FLENS" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">VENC_FLENS</gui_name>
                <description language="en">VENC FLENS</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_HFLTR_CTRL" offset="0x00000020" size="0x00000004">
                <gui_name language="en">VENC_HFLTR_CTRL</gui_name>
                <description language="en">VENC HFLTR</description>
                <bitField enumerationId="E_YINTP" high_bit="0" low_bit="0" name="B_YINTP">
                    <gui_name language="en">B_YINTP</gui_name>
                    <description language="en">Luminance interpolation</description>
                </bitField>
                <bitField enumerationId="E_CINTP" high_bit="2" low_bit="1" name="B_CINTP">
                    <gui_name language="en">B_CINTP</gui_name>
                    <description language="en">Chrominance interpolation</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_CC_CARR_WSS_CARR" offset="0x00000024" size="0x00000004">
                <gui_name language="en">VENC_CC_CARR_WSS_CARR</gui_name>
                <description language="en">Frequency code control</description>
                <bitField high_bit="15" low_bit="0" name="B_FCC">
                    <gui_name language="en">B_FCC</gui_name>
                    <description language="en">Frequency code control</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_FWSS">
                    <gui_name language="en">B_FWSS</gui_name>
                    <description language="en">FWSS</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_C_PHASE" offset="0x00000028" size="0x00000004">
                <gui_name language="en">VENC_C_PHASE</gui_name>
                <description language="en">VENC PHASE</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_GAIN_U" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">VENC_GAIN_U</gui_name>
                <description language="en">Gain control</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_GAIN_V" offset="0x00000030" size="0x00000004">
                <gui_name language="en">VENC_GAIN_V</gui_name>
                <description language="en">Gain control of Cr signal</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_GAIN_Y" offset="0x00000034" size="0x00000004">
                <gui_name language="en">VENC_GAIN_Y</gui_name>
                <description language="en">Gain control of Y signal</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_BLACK_LEVEL" offset="0x00000038" size="0x00000004">
                <gui_name language="en">VENC_BLACK_LEVEL</gui_name>
                <description language="en">Video Encoder BLACK LEVEL</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_BLANK_LEVEL" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">VENC_BLANK_LEVEL</gui_name>
                <description language="en">Video Encoder BLANK LEVEL</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_X_COLOR" offset="0x00000040" size="0x00000004">
                <gui_name language="en">VENC_X_COLOR</gui_name>
                <description language="en">Cross_Color Control</description>
                <bitField high_bit="2" low_bit="0" name="B_LCD">
                    <gui_name language="en">B_LCD</gui_name>
                    <description language="en">LCD </description>
                </bitField>
                <bitField high_bit="4" low_bit="3" name="B_XCBW">
                    <gui_name language="en">B_XCBW</gui_name>
                    <description language="en">Cross color reduction filter</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_XCE">
                    <gui_name language="en">B_XCE</gui_name>
                    <description language="en">Cross color reduction enable</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_M_CONTROL" offset="0x00000044" size="0x00000004">
                <gui_name language="en">VENC_M_CONTROL</gui_name>
                <description language="en">VENC M Control</description>
                <bitField high_bit="0" low_bit="0" name="B_FFRQ">
                    <gui_name language="en">B_FFRQ</gui_name>
                    <description language="en">FFRQ </description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_PAL">
                    <gui_name language="en">B_PAL</gui_name>
                    <description language="en">Phase alternation line</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_CBW">
                    <gui_name language="en">B_CBW</gui_name>
                    <description language="en">Chrominance lowpass filter</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_PALPHS">
                    <gui_name language="en">B_PALPHS</gui_name>
                    <description language="en">PAL switch phase</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_PALN">
                    <gui_name language="en">B_PALN</gui_name>
                    <description language="en">PAL N enable</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_PALI">
                    <gui_name language="en">B_PALI</gui_name>
                    <description language="en">PAL I enable</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_BSTAMP_WSS_DATA" offset="0x00000048" size="0x00000004">
                <gui_name language="en">VENC_BSTAMP_WSS_DATA</gui_name>
                <description language="en">VENC BSTAMP and WSS_DATA</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_S_CARR" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">VENC_S_CARR</gui_name>
                <description language="en">Color Subcarrier Frequency</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_LINE21" offset="0x00000050" size="0x00000004">
                <gui_name language="en">VENC_LINE21</gui_name>
                <description language="en">VENC LINE 21</description>
                <bitField high_bit="15" low_bit="0" name="B_L21O">
                    <gui_name language="en">B_L21O</gui_name>
                    <description language="en">Data in the odd field</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_L21E">
                    <gui_name language="en">B_L21E</gui_name>
                    <description language="en">Data in the even field</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_LN_SEL" offset="0x00000054" size="0x00000004">
                <gui_name language="en">VENC_LN_SEL</gui_name>
                <description language="en">VENC LN SEL</description>
                <bitField high_bit="4" low_bit="0" name="B_SLINE">
                    <gui_name language="en">B_SLINE</gui_name>
                    <description language="en">SLINE</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_LN21_RUNIN">
                    <gui_name language="en">B_LN21_RUNIN</gui_name>
                    <description language="en">RUNIN</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_L21_WC_CTL" offset="0x00000058" size="0x00000004">
                <gui_name language="en">VENC_L21_WC_CTL</gui_name>
                <description language="en">VENC L21 and WC_CTL</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_HTRIGGER_VTRIGGER" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">VENC_HTRIGGER_VTRIGGER</gui_name>
                <description language="en">VENC HTRIGGER and VTRIGGER</description>
                <bitField high_bit="10" low_bit="0" name="B_HTRIG">
                    <gui_name language="en">B_HTRIG</gui_name>
                    <description language="en">Horizontal trigger</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_VTRIG">
                    <gui_name language="en">B_VTRIG</gui_name>
                    <description language="en">Vertical trigger</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_SAVID_EAVID" offset="0x00000060" size="0x00000004">
                <gui_name language="en">VENC_SAVID_EAVID</gui_name>
                <description language="en">VENC SAVID and EAVID</description>
                <bitField high_bit="10" low_bit="0" name="B_SAVID">
                    <gui_name language="en">B_SAVID</gui_name>
                    <description language="en">Start of active video</description>
                </bitField>
                <bitField high_bit="26" low_bit="16" name="B_EAVID">
                    <gui_name language="en">B_EAVID</gui_name>
                    <description language="en">End of active video</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_FLEN_FAL" offset="0x00000064" size="0x00000004">
                <gui_name language="en">VENC_FLEN_FAL</gui_name>
                <description language="en">VENC FLEN and FAL</description>
                <bitField high_bit="9" low_bit="0" name="B_FLEN">
                    <gui_name language="en">B_FLEN</gui_name>
                    <description language="en">Field length</description>
                </bitField>
                <bitField high_bit="24" low_bit="16" name="B_FAL">
                    <gui_name language="en">B_FAL</gui_name>
                    <description language="en">First Active Line</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_LAL_PHASE_RESET" offset="0x00000068" size="0x00000004">
                <gui_name language="en">VENC_LAL_PHASE_RESET</gui_name>
                <description language="en">VENC LAL and PHASE_RESET</description>
                <bitField high_bit="8" low_bit="0" name="B_LAL">
                    <gui_name language="en">B_LAL</gui_name>
                    <description language="en">Last Active Line</description>
                </bitField>
                <bitField high_bit="16" low_bit="16" name="B_SBLANK">
                    <gui_name language="en">B_SBLANK</gui_name>
                    <description language="en">Data output enable</description>
                </bitField>
                <bitField high_bit="18" low_bit="17" name="B_PRES">
                    <gui_name language="en">B_PRES</gui_name>
                    <description language="en">Phase reset mode</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_HS_INT_START_STOP_X" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">VENC_HS_INT_START_STOP_X</gui_name>
                <description language="en">VENC_HS_INT_START_STOP_X</description>
                <bitField high_bit="9" low_bit="0" name="B_HS_INT_START_X">
                    <gui_name language="en">B_HS_INT_START_X</gui_name>
                    <description language="en">HSYNC internal start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_HS_INT_STOP_X">
                    <gui_name language="en">B_HS_INT_STOP_X</gui_name>
                    <description language="en">HSYNC internal stop</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_HS_EXT_START_STOP_X" offset="0x00000070" size="0x00000004">
                <gui_name language="en">VENC_HS_EXT_START_STOP_X</gui_name>
                <description language="en">VENC_HS_EXT_START_STOP_X</description>
                <bitField high_bit="9" low_bit="0" name="B_HS_EXT_START_X">
                    <gui_name language="en">B_HS_EXT_START_X</gui_name>
                    <description language="en">HSYNC external start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_HS_EXT_STOP_X">
                    <gui_name language="en">B_HS_EXT_STOP_X</gui_name>
                    <description language="en">HSYNC external stop</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_VS_INT_START_X" offset="0x00000074" size="0x00000004">
                <gui_name language="en">VENC_VS_INT_START_X</gui_name>
                <description language="en">VENC_VS_INT_START_X</description>
                <bitField high_bit="25" low_bit="16" name="B_VS_INT_START_X">
                    <gui_name language="en">B_VS_INT_START_X</gui_name>
                    <description language="en">VSYNC internal start</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_VS_INT_STOP_X_VS_INT_START_Y" offset="0x00000078" size="0x00000004">
                <gui_name language="en">VENC_VS_INT_STOP_X_VS_INT_START_Y</gui_name>
                <description language="en">VENC VS_INT_STOP_X and VS_INT_START_Y</description>
                <bitField high_bit="9" low_bit="0" name="B_VS_INT_STOP_X">
                    <gui_name language="en">B_VS_INT_STOP_X</gui_name>
                    <description language="en">VSYNC internal stop</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_VS_INT_START_Y">
                    <gui_name language="en">B_VS_INT_START_Y</gui_name>
                    <description language="en">VSYNC internal start</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_VS_INT_STOP_Y_VS_EXT_START_X" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">VENC_VS_INT_STOP_Y_VS_EXT_START_X</gui_name>
                <description language="en">VENC_VS_INT_STOP_Y_VS_EXT_START_X</description>
                <bitField high_bit="9" low_bit="0" name="B_VS_INT_STOP_Y">
                    <gui_name language="en">B_VS_INT_STOP_Y</gui_name>
                    <description language="en">VSYNC internal stop</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_VS_EXT_START_X">
                    <gui_name language="en">B_VS_EXT_START_X</gui_name>
                    <description language="en">VSYNC external start</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_VS_EXT_STOP_X_VS_EXT_START_Y" offset="0x00000080" size="0x00000004">
                <gui_name language="en">VENC_VS_EXT_STOP_X_VS_EXT_START_Y</gui_name>
                <description language="en">VENC VS_EXT_STOP_X and VS_EXT_START_Y</description>
                <bitField high_bit="9" low_bit="0" name="B_VS_EXT_STOP_X">
                    <gui_name language="en">B_VS_EXT_STOP_X</gui_name>
                    <description language="en">VSYNC external stop</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_VS_EXT_START_Y">
                    <gui_name language="en">B_VS_EXT_START_Y</gui_name>
                    <description language="en">VSYNC external start</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_VS_EXT_STOP_Y" offset="0x00000084" size="0x00000004">
                <gui_name language="en">VENC_VS_EXT_STOP_Y</gui_name>
                <description language="en">VENC VS_EXT_STOP_Y</description>
                <bitField high_bit="9" low_bit="0" name="B_VS_EXT_STOP_Y">
                    <gui_name language="en">B_VS_EXT_STOP_Y</gui_name>
                    <description language="en">VSYNC external stop</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_AVID_START_STOP_X" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">VENC_AVID_START_STOP_X</gui_name>
                <description language="en">VENC_AVID_START_STOP_X</description>
                <bitField high_bit="9" low_bit="0" name="B_AVID_START_X">
                    <gui_name language="en">B_AVID_START_X</gui_name>
                    <description language="en">AVID start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_AVID_STOP_X">
                    <gui_name language="en">B_AVID_STOP_X</gui_name>
                    <description language="en">AVID stop</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_AVID_START_STOP_Y" offset="0x00000090" size="0x00000004">
                <gui_name language="en">VENC_AVID_START_STOP_Y</gui_name>
                <description language="en">VENC_AVID_START_STOP_Y</description>
                <bitField high_bit="9" low_bit="0" name="B_AVID_START_Y">
                    <gui_name language="en">B_AVID_START_Y</gui_name>
                    <description language="en">AVID start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_AVID_STOP_Y">
                    <gui_name language="en">B_AVID_STOP_Y</gui_name>
                    <description language="en">AVID stop</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_FID_INT_START_X_FID_INT_START_Y" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">VENC_FID_INT_START_X_FID_INT_START_Y</gui_name>
                <description language="en">VENC_FID_INT_START_X and FID_INT_START_Y</description>
                <bitField high_bit="9" low_bit="0" name="B_FID_INT_START_X">
                    <gui_name language="en">B_FID_INT_START_X</gui_name>
                    <description language="en">FID internal start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_FID_INT_START_Y">
                    <gui_name language="en">B_FID_INT_START_Y</gui_name>
                    <description language="en">FID internal start</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_FID_INT_OFFSET_Y_FID_EXT_START_X" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">VENC_FID_INT_OFFSET_Y_FID_EXT_START_X</gui_name>
                <description language="en">VENC FID_INT_OFFSET_Y and FID_EXT_START_X</description>
                <bitField high_bit="9" low_bit="0" name="B_FID_INT_OFFSET_Y">
                    <gui_name language="en">B_FID_INT_OFFSET_Y</gui_name>
                    <description language="en">FID internal offset</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_FID_EXT_START_X">
                    <gui_name language="en">B_FID_EXT_START_X</gui_name>
                    <description language="en">FID external start</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_FID_EXT_START_Y_FID_EXT_OFFSET_Y" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">VENC_FID_EXT_START_Y_FID_EXT_OFFSET_Y</gui_name>
                <description language="en">VENC_FID_EXT_START_Y_FID_EXT_OFFSET_Y</description>
                <bitField high_bit="9" low_bit="0" name="B_FID_EXT_START_Y">
                    <gui_name language="en">B_FID_EXT_START_Y</gui_name>
                    <description language="en">FID external start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_FID_EXT_OFFSET_Y">
                    <gui_name language="en">B_FID_EXT_OFFSET_Y</gui_name>
                    <description language="en">FID external offset</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_TVDETGP_INT_START_STOP_X" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">VENC_TVDETGP_INT_START_STOP_X</gui_name>
                <description language="en">TV Detection Start and Stop</description>
                <bitField high_bit="9" low_bit="0" name="B_TVDETGP_INT_START_X">
                    <gui_name language="en">B_TVDETGP_INT_START_X</gui_name>
                    <description language="en">TVDETGP internal start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_TVDETGP_INT_STOP__X">
                    <gui_name language="en">B_TVDETGP_INT_STOP__X</gui_name>
                    <description language="en">TVDETGP internal stop</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_TVDETGP_INT_START_STOP_Y" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">VENC_TVDETGP_INT_START_STOP_Y</gui_name>
                <description language="en">TV detection Start and Stop line</description>
                <bitField high_bit="9" low_bit="0" name="B_TVDETGP_INT_START_Y">
                    <gui_name language="en">B_TVDETGP_INT_START_Y</gui_name>
                    <description language="en">TVDETGP internal start</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_TVDETGP_INT_STOP_Y">
                    <gui_name language="en">B_TVDETGP_INT_STOP_Y</gui_name>
                    <description language="en">TVDETGP internal stop</description>
                </bitField>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_GEN_CTRL" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">VENC_GEN_CTRL</gui_name>
                <description language="en">TVDETGP enable</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_OUTPUT_CONTROL" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">VENC_OUTPUT_CONTROL</gui_name>
                <description language="en">Output channel control</description>
            </register>
            <register base_addr="DSI_ENCODER" name="VENC_OUTPUT_TEST" offset="0x000000C4" size="0x00000004">
                <gui_name language="en">VENC_OUTPUT_TEST</gui_name>
                <description language="en">Test values for the Luma</description>
                <bitField high_bit="9" low_bit="0" name="B_COMPOSITE_TEST">
                    <gui_name language="en">B_COMPOSITE_TEST</gui_name>
                    <description language="en">Composite test</description>
                </bitField>
                <bitField high_bit="25" low_bit="16" name="B_CHROMA_TEST">
                    <gui_name language="en">B_CHROMA_TEST</gui_name>
                    <description language="en">Chroma test</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="DSI_PLL" offset="0x0004FF00">
            <gui_name language="en">DSI_PLL</gui_name>
            <description language="en">DSI PLL Control</description>
            <register base_addr="DSI_PLL" name="DSI_PLL_CONTROL" offset="0x00000000" size="0x00000004">
                <gui_name language="en">DSI_PLL_CONTROL</gui_name>
                <description language="en">PLL reset power and modes</description>
            </register>
            <register access="Read Only" base_addr="DSI_PLL" name="DSI_PLL_STATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">DSI_PLL_STATUS</gui_name>
                <description language="en">Contains the status information</description>
            </register>
            <register base_addr="DSI_PLL" name="DSI_PLL_GO" offset="0x00000008" size="0x00000004">
                <gui_name language="en">DSI_PLL_GO</gui_name>
                <description language="en">Contains the GO bit</description>
            </register>
            <register base_addr="DSI_PLL" name="DSI_PLL_CONFIGURATION1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">DSI_PLL_CONFIGURATION1</gui_name>
                <description language="en">PLL and HSDIVDER configuration bits</description>
            </register>
            <register base_addr="DSI_PLL" name="DSI_PLL_CONFIGURATION2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">DSI_PLL_CONFIGURATION2</gui_name>
                <description language="en">PLL and HSDIVDER configuration</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="DSI_PROTOCOL" offset="0x0004FC10">
            <gui_name language="en">DSI_PROTOCOL</gui_name>
            <description language="en">Display Protocol</description>
            <register base_addr="DSI_PROTOCOL" name="DSI_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">DSI_SYSCONFIG</gui_name>
                <description language="en">SYS Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTO_IDLE_DSI_PRO">
                    <gui_name language="en">B_AUTO_IDLE_DSI_PRO</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFT_RESET_DSI_PRO">
                    <gui_name language="en">B_SOFT_RESET_DSI_PRO</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENWAKEUP_DSI_PRO">
                    <gui_name language="en">B_ENWAKEUP_DSI_PRO</gui_name>
                    <description language="en">Enable flag</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_DSI_PRO">
                    <gui_name language="en">B_SIDLEMODE_DSI_PRO</gui_name>
                    <description language="en">Idle mode selection</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_DSI_PRO">
                    <gui_name language="en">B_CLOCKACTIVITY_DSI_PRO</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="DSI_PROTOCOL" name="DSI_SYSSTATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">DSI_SYSSTATUS</gui_name>
                <description language="en">SYS Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESET_DONE_DSI_PRO">
                    <gui_name language="en">B_RESET_DONE_DSI_PRO</gui_name>
                    <description language="en">Reset done bits</description>
                </bitField>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_IRQSTATUS" offset="0x00000008" size="0x00000004">
                <gui_name language="en">DSI_IRQSTATUS</gui_name>
                <description language="en">DSI IRQ Status</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_IRQENABLE" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">DSI_IRQENABLE</gui_name>
                <description language="en">DSI IRQ Enable</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_CTRL" offset="0x00000030" size="0x00000004">
                <gui_name language="en">DSI_CTRL</gui_name>
                <description language="en">DSI Control</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_COMPLEXIO_CFG1" offset="0x00000038" size="0x00000004">
                <gui_name language="en">DSI_COMPLEXIO_CFG1</gui_name>
                <description language="en">COMPLEXIO CONFIGURATION</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_COMPLEXIO_IRQSTATUS" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">DSI_COMPLEXIO_IRQSTATUS</gui_name>
                <description language="en">ComplexIO IRQ Status</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_COMPLEXIO_IRQENABLE" offset="0x00000040" size="0x00000004">
                <gui_name language="en">DSI_COMPLEXIO_IRQENABLE</gui_name>
                <description language="en">ComplexIO IRQ Enable</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_CLK_CTRL" offset="0x00000044" size="0x00000004">
                <gui_name language="en">DSI_CLK_CTRL</gui_name>
                <description language="en">Clock Control</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_TIMING1" offset="0x00000048" size="0x00000004">
                <gui_name language="en">DSI_TIMING1</gui_name>
                <description language="en">TIMING1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_TIMING2" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">DSI_TIMING2</gui_name>
                <description language="en">TIMING2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VM_TIMING1" offset="0x00000050" size="0x00000004">
                <gui_name language="en">DSI_VM_TIMING1</gui_name>
                <description language="en">VIDEO MODE TIMING 1</description>
                <bitField high_bit="11" low_bit="0" name="B_HBP">
                    <gui_name language="en">B_HBP</gui_name>
                    <description language="en">Horizontal back porch</description>
                </bitField>
                <bitField high_bit="23" low_bit="12" name="B_HFP">
                    <gui_name language="en">B_HFP</gui_name>
                    <description language="en">Horizontal front porch</description>
                </bitField>
                <bitField high_bit="31" low_bit="24" name="B_HSA">
                    <gui_name language="en">B_HSA</gui_name>
                    <description language="en">Horizontal Sync active period</description>
                </bitField>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VM_TIMING2" offset="0x00000054" size="0x00000004">
                <gui_name language="en">DSI_VM_TIMING2</gui_name>
                <description language="en">VIDEO MODE TIMING 2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VM_TIMING3" offset="0x00000058" size="0x00000004">
                <gui_name language="en">DSI_VM_TIMING3</gui_name>
                <description language="en">VIDEO MODE TIMING 3</description>
                <bitField high_bit="15" low_bit="0" name="B_VACT">
                    <gui_name language="en">B_VACT</gui_name>
                    <description language="en">Number of active lines</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_TL">
                    <gui_name language="en">B_TL</gui_name>
                    <description language="en">Number of length</description>
                </bitField>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_CLK_TIMING" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">DSI_CLK_TIMING</gui_name>
                <description language="en">CLOCK TIMING</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_TX_FIFO_VC_SIZE" offset="0x00000060" size="0x00000004">
                <gui_name language="en">DSI_TX_FIFO_VC_SIZE</gui_name>
                <description language="en">TX FIFO Virtual Channel</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_RX_FIFO_VC_SIZE" offset="0x00000064" size="0x00000004">
                <gui_name language="en">DSI_RX_FIFO_VC_SIZE</gui_name>
                <description language="en">RX FIFO Virtual Channel</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_COMPLEXIO_CFG2" offset="0x00000068" size="0x00000004">
                <gui_name language="en">DSI_COMPLEXIO_CFG2</gui_name>
                <description language="en">Complex IO Config 2</description>
            </register>
            <register access="Read Only" base_addr="DSI_PROTOCOL" name="DSI_RX_FIFO_VC_FULLNESS" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">DSI_RX_FIFO_VC_FULLNESS</gui_name>
                <description language="en">Fullness of each virtual channel</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VM_TIMING4" offset="0x00000070" size="0x00000004">
                <gui_name language="en">DSI_VM_TIMING4</gui_name>
                <description language="en">VIDEO MODE TIMING 4</description>
            </register>
            <register access="Read Only" base_addr="DSI_PROTOCOL" name="DSI_TX_FIFO_VC_EMPTINESS" offset="0x00000074" size="0x00000004">
                <gui_name language="en">DSI_TX_FIFO_VC_EMPTINESS</gui_name>
                <description language="en">Emptiness of each virtual channel</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VM_TIMING5" offset="0x00000078" size="0x00000004">
                <gui_name language="en">DSI_VM_TIMING5</gui_name>
                <description language="en">VIDEO MODE TIMING 5</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VM_TIMING6" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">DSI_VM_TIMING6</gui_name>
                <description language="en">VIDEO MODE TIMING 6</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VM_TIMING7" offset="0x00000080" size="0x00000004">
                <gui_name language="en">DSI_VM_TIMING7</gui_name>
                <description language="en">VIDEO MODE TIMING 7</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_STOPCLK_TIMING" offset="0x00000084" size="0x00000004">
                <gui_name language="en">DSI_STOPCLK_TIMING</gui_name>
                <description language="en">Number of functional clock cycles</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC0_CTRL" offset="0x000000F0" size="0x00000004">
                <gui_name language="en">DSI_VC0_CTRL</gui_name>
                <description language="en">CONTROL VC0</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC1_CTRL" offset="0x00000110" size="0x00000004">
                <gui_name language="en">DSI_VC1_CTRL</gui_name>
                <description language="en">CONTROL VC1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC2_CTRL" offset="0x00000130" size="0x00000004">
                <gui_name language="en">DSI_VC2_CTRL</gui_name>
                <description language="en">CONTROL VC2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC3_CTRL" offset="0x00000150" size="0x00000004">
                <gui_name language="en">DSI_VC3_CTRL</gui_name>
                <description language="en">CONTROL VC3</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC0_TE" offset="0x000000F4" size="0x00000004">
                <gui_name language="en">DSI_VC0_TE</gui_name>
                <description language="en">CONTROL TE VC0</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC1_TE" offset="0x00000114" size="0x00000004">
                <gui_name language="en">DSI_VC1_TE</gui_name>
                <description language="en">CONTROL TE VC1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC2_TE" offset="0x00000134" size="0x00000004">
                <gui_name language="en">DSI_VC2_TE</gui_name>
                <description language="en">CONTROL TE VC2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC3_TE" offset="0x00000154" size="0x00000004">
                <gui_name language="en">DSI_VC3_TE</gui_name>
                <description language="en">CONTROL TE VC3</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC0_LONG_PACKET_HEADER" offset="0x000000F8" size="0x00000004">
                <gui_name language="en">DSI_VC0_LONG_PACKET_HEADER</gui_name>
                <description language="en">LONG PACKET VC 0</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC1_LONG_PACKET_HEADER" offset="0x00000118" size="0x00000004">
                <gui_name language="en">DSI_VC1_LONG_PACKET_HEADER</gui_name>
                <description language="en">LONG PACKET VC 1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC2_LONG_PACKET_HEADER" offset="0x00000138" size="0x00000004">
                <gui_name language="en">DSI_VC2_LONG_PACKET_HEADER</gui_name>
                <description language="en">LONG PACKET VC 2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC3_LONG_PACKET_HEADER" offset="0x00000158" size="0x00000004">
                <gui_name language="en">DSI_VC3_LONG_PACKET_HEADER</gui_name>
                <description language="en">LONG PACKET VC 3</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC0_LONG_PACKET_PAYLOAD" offset="0x000000FC" size="0x00000004">
                <gui_name language="en">DSI_VC0_LONG_PACKET_PAYLOAD</gui_name>
                <description language="en">PAYLOAD VC0</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC1_LONG_PACKET_PAYLOAD" offset="0x0000011C" size="0x00000004">
                <gui_name language="en">DSI_VC1_LONG_PACKET_PAYLOAD</gui_name>
                <description language="en">PAYLOAD VC1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC2_LONG_PACKET_PAYLOAD" offset="0x0000013C" size="0x00000004">
                <gui_name language="en">DSI_VC2_LONG_PACKET_PAYLOAD</gui_name>
                <description language="en">PAYLOAD VC2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC3_LONG_PACKET_PAYLOAD" offset="0x0000015C" size="0x00000004">
                <gui_name language="en">DSI_VC3_LONG_PACKET_PAYLOAD</gui_name>
                <description language="en">PAYLOAD VC3</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC0_SHORT_PACKET_HEADER" offset="0x00000100" size="0x00000004">
                <gui_name language="en">DSI_VC0_SHORT_PACKET_HEADER</gui_name>
                <description language="en">SHORT PACKET VC 0</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC1_SHORT_PACKET_HEADER" offset="0x00000120" size="0x00000004">
                <gui_name language="en">DSI_VC1_SHORT_PACKET_HEADER</gui_name>
                <description language="en">SHORT PACKET VC 1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC2_SHORT_PACKET_HEADER" offset="0x00000140" size="0x00000004">
                <gui_name language="en">DSI_VC2_SHORT_PACKET_HEADER</gui_name>
                <description language="en">SHORT PACKET VC 2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC3_SHORT_PACKET_HEADER" offset="0x00000160" size="0x00000004">
                <gui_name language="en">DSI_VC3_SHORT_PACKET_HEADER</gui_name>
                <description language="en">SHORT PACKET VC 3</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC0_IRQSTATUS" offset="0x00000108" size="0x00000004">
                <gui_name language="en">DSI_VC0_IRQSTATUS</gui_name>
                <description language="en">INTR STATUS VC 0</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC1_IRQSTATUS" offset="0x00000128" size="0x00000004">
                <gui_name language="en">DSI_VC1_IRQSTATUS</gui_name>
                <description language="en">INTR STATUS VC 1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC2_IRQSTATUS" offset="0x00000148" size="0x00000004">
                <gui_name language="en">DSI_VC2_IRQSTATUS</gui_name>
                <description language="en">INTR STATUS VC 2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC3_IRQSTATUS" offset="0x00000168" size="0x00000004">
                <gui_name language="en">DSI_VC3_IRQSTATUS</gui_name>
                <description language="en">INTR STATUS VC 3</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC0_IRQENABLE" offset="0x0000010C" size="0x00000004">
                <gui_name language="en">DSI_VC0_IRQENABLE</gui_name>
                <description language="en">INTR ENABLE VC 0</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC1_IRQENABLE" offset="0x0000012C" size="0x00000004">
                <gui_name language="en">DSI_VC1_IRQENABLE</gui_name>
                <description language="en">INTR ENABLE VC 1</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC2_IRQENABLE" offset="0x0000014C" size="0x00000004">
                <gui_name language="en">DSI_VC2_IRQENABLE</gui_name>
                <description language="en">INTR ENABLE VC 2</description>
            </register>
            <register base_addr="DSI_PROTOCOL" name="DSI_VC3_IRQENABLE" offset="0x0000016C" size="0x00000004">
                <gui_name language="en">DSI_VC3_IRQENABLE</gui_name>
                <description language="en">INTR ENABLE VC 3</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPIO1" offset="0x00310010">
            <gui_name language="en">GPIO1</gui_name>
            <description language="en">GPIO 1</description>
            <register base_addr="GPIO1" name="GPIO_SYSCONFIG_1" offset="0x00000000" size="0x00000004">
                <gui_name language="en">GPIO_SYSCONFIG_1</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_GPIO_1">
                    <gui_name language="en">B_AUTOIDLE_GPIO_1</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_GPIO_1">
                    <gui_name language="en">B_SOFTRESET_GPIO_1</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_GPIO_1">
                    <gui_name language="en">B_ENAWAKEUP_GPIO_1</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_GPIO_1">
                    <gui_name language="en">B_IDLEMODE_GPIO_1</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPIO1" name="GPIO_SYSSTATUS_1" offset="0x00000004" size="0x00000004">
                <gui_name language="en">GPIO_SYSSTATUS_1</gui_name>
                <description language="en">Sys Status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_GPIO_1">
                    <gui_name language="en">B_RESETDONE_GPIO_1</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="GPIO1" name="GPIO_IRQSTATUS1_1" offset="0x00000008" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS1_1</gui_name>
                <description language="en">IRQ 1 Status</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_IRQENABLE1_1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE1_1</gui_name>
                <description language="en">IRQ 1 Enable</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_WAKEUPENABLE_1" offset="0x00000010" size="0x00000004">
                <gui_name language="en">GPIO_WAKEUPENABLE_1</gui_name>
                <description language="en">Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_IRQSTATUS2_1" offset="0x00000018" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS2_1</gui_name>
                <description language="en">IRQ 2 Status</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_IRQENABLE2_1" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE2_1</gui_name>
                <description language="en">IRQ 2 Enable</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_CTRL_1" offset="0x00000020" size="0x00000004">
                <gui_name language="en">GPIO_CTRL_1</gui_name>
                <description language="en">Clock Gating </description>
                <bitField enumerationId="E_DISABLE" high_bit="0" low_bit="0" name="B_DISABLEMODULE_1">
                    <gui_name language="en">B_DISABLEMODULE_1</gui_name>
                    <description language="en">Module Disable</description>
                </bitField>
                <bitField enumerationId="E_GATINGRATIO" high_bit="2" low_bit="1" name="B_GATINGRATIO_1">
                    <gui_name language="en">B_GATINGRATIO_1</gui_name>
                    <description language="en">Gating Ratio</description>
                </bitField>
            </register>
            <register base_addr="GPIO1" name="GPIO_OE_1" offset="0x00000024" size="0x00000004">
                <gui_name language="en">GPIO_OE_1</gui_name>
                <description language="en">Output Enable</description>
            </register>
            <register access="Read Only" base_addr="GPIO1" name="GPIO_DATAIN_1" offset="0x00000028" size="0x00000004">
                <gui_name language="en">GPIO_DATAIN_1</gui_name>
                <description language="en">Data in</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_DATAOUT_1" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">GPIO_DATAOUT_1</gui_name>
                <description language="en">Data output</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_LEVELDETECT0_1" offset="0x00000030" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT0_1</gui_name>
                <description language="en">IRQ Low Level Detect</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_LEVELDETECT1_1" offset="0x00000034" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT1_1</gui_name>
                <description language="en">IRQ High Level Detect</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_RISINGDETECT_1" offset="0x00000038" size="0x00000004">
                <gui_name language="en">GPIO_RISINGDETECT_1</gui_name>
                <description language="en">IRQ on Rising Edge</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_FALLINGDETECT_1" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">GPIO_FALLINGDETECT_1</gui_name>
                <description language="en">IRQ on Falling edge</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_DEBOUNCENABLE_1" offset="0x00000040" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCENABLE_1</gui_name>
                <description language="en">Enable Debouncing</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_DEBOUNCINGTIME_1" offset="0x00000044" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCINGTIME_1</gui_name>
                <description language="en">Debouncing Time</description>
                <bitField high_bit="7" low_bit="0" name="B_DEBOUNCEVAL_1">
                    <gui_name language="en">B_DEBOUNCEVAL_1</gui_name>
                    <description language="en">Debounce Value</description>
                </bitField>
            </register>
            <register base_addr="GPIO1" name="GPIO_CLEARIRQENABLE1_1" offset="0x00000050" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE1_1</gui_name>
                <description language="en">Clear IRQ  Enable 1</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_SETIRQENABLE1_1" offset="0x00000054" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE1_1</gui_name>
                <description language="en">Set Interrupt</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_CLEARIRQENABLE2_1" offset="0x00000060" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE2_1</gui_name>
                <description language="en">Clear IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_SETIRQENABLE2_1" offset="0x00000064" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE2_1</gui_name>
                <description language="en">Set IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_CLEARWKUENA_1" offset="0x00000070" size="0x00000004">
                <gui_name language="en">GPIO_CLEARWKUENA_1</gui_name>
                <description language="en">Clear Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_SETWKUENA_1" offset="0x00000074" size="0x00000004">
                <gui_name language="en">GPIO_SETWKUENA_1</gui_name>
                <description language="en">Set Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_CLEARDATAOUT_1" offset="0x00000080" size="0x00000004">
                <gui_name language="en">GPIO_CLEARDATAOUT_1</gui_name>
                <description language="en">Clear Data Output</description>
            </register>
            <register base_addr="GPIO1" name="GPIO_SETDATAOUT_1" offset="0x00000084" size="0x00000004">
                <gui_name language="en">GPIO_SETDATAOUT_1</gui_name>
                <description language="en">Set Data Output</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPIO2" offset="0x01050010">
            <gui_name language="en">GPIO2</gui_name>
            <description language="en">GPIO 2</description>
            <register base_addr="GPIO2" name="GPIO_SYSCONFIG_2" offset="0x00000000" size="0x00000004">
                <gui_name language="en">GPIO_SYSCONFIG_2</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_GPIO_2">
                    <gui_name language="en">B_AUTOIDLE_GPIO_2</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_GPIO_2">
                    <gui_name language="en">B_SOFTRESET_GPIO_2</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_GPIO_2">
                    <gui_name language="en">B_ENAWAKEUP_GPIO_2</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_GPIO_2">
                    <gui_name language="en">B_IDLEMODE_GPIO_2</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPIO2" name="GPIO_SYSSTATUS_2" offset="0x00000004" size="0x00000004">
                <gui_name language="en">GPIO_SYSSTATUS_2</gui_name>
                <description language="en">Sys Status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_GPIO_2">
                    <gui_name language="en">B_RESETDONE_GPIO_2</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="GPIO2" name="GPIO_IRQSTATUS1_2" offset="0x00000008" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS1_2</gui_name>
                <description language="en">IRQ 1 Status</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_IRQENABLE1_2" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE1_2</gui_name>
                <description language="en">IRQ 1 Enable</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_WAKEUPENABLE_2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">GPIO_WAKEUPENABLE_2</gui_name>
                <description language="en">Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_IRQSTATUS2_2" offset="0x00000018" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS2_2</gui_name>
                <description language="en">IRQ 2 Status</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_IRQENABLE2_2" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE2_2</gui_name>
                <description language="en">IRQ 2 Enable</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_CTRL_2" offset="0x00000020" size="0x00000004">
                <gui_name language="en">GPIO_CTRL_2</gui_name>
                <description language="en">Clock Gating </description>
                <bitField enumerationId="E_DISABLE" high_bit="0" low_bit="0" name="B_DISABLEMODULE_2">
                    <gui_name language="en">B_DISABLEMODULE_2</gui_name>
                    <description language="en">Module Disable</description>
                </bitField>
                <bitField enumerationId="E_GATINGRATIO" high_bit="2" low_bit="1" name="B_GATINGRATIO_2">
                    <gui_name language="en">B_GATINGRATIO_2</gui_name>
                    <description language="en">Gating Ratio</description>
                </bitField>
            </register>
            <register base_addr="GPIO2" name="GPIO_OE_2" offset="0x00000024" size="0x00000004">
                <gui_name language="en">GPIO_OE_2</gui_name>
                <description language="en">Output Enable</description>
            </register>
            <register access="Read Only" base_addr="GPIO2" name="GPIO_DATAIN_2" offset="0x00000028" size="0x00000004">
                <gui_name language="en">GPIO_DATAIN_2</gui_name>
                <description language="en">Data in</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_DATAOUT_2" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">GPIO_DATAOUT_2</gui_name>
                <description language="en">Data output</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_LEVELDETECT0_2" offset="0x00000030" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT0_2</gui_name>
                <description language="en">IRQ Low Level Detect</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_LEVELDETECT1_2" offset="0x00000034" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT1_2</gui_name>
                <description language="en">IRQ High Level Detect</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_RISINGDETECT_2" offset="0x00000038" size="0x00000004">
                <gui_name language="en">GPIO_RISINGDETECT_2</gui_name>
                <description language="en">IRQ on Rising Edge</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_FALLINGDETECT_2" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">GPIO_FALLINGDETECT_2</gui_name>
                <description language="en">IRQ on Falling edge</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_DEBOUNCENABLE_2" offset="0x00000040" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCENABLE_2</gui_name>
                <description language="en">Enable Debouncing</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_DEBOUNCINGTIME_2" offset="0x00000044" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCINGTIME_2</gui_name>
                <description language="en">Debouncing Time</description>
                <bitField high_bit="7" low_bit="0" name="B_DEBOUNCEVAL_2">
                    <gui_name language="en">B_DEBOUNCEVAL_2</gui_name>
                    <description language="en">Debounce Value</description>
                </bitField>
            </register>
            <register base_addr="GPIO2" name="GPIO_CLEARIRQENABLE1_2" offset="0x00000050" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE1_2</gui_name>
                <description language="en">Clear IRQ  Enable 1</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_SETIRQENABLE1_2" offset="0x00000054" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE1_2</gui_name>
                <description language="en">Set Interrupt</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_CLEARIRQENABLE2_2" offset="0x00000060" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE2_2</gui_name>
                <description language="en">Clear IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_SETIRQENABLE2_2" offset="0x00000064" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE2_2</gui_name>
                <description language="en">Set IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_CLEARWKUENA_2" offset="0x00000070" size="0x00000004">
                <gui_name language="en">GPIO_CLEARWKUENA_2</gui_name>
                <description language="en">Clear Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_SETWKUENA_2" offset="0x00000074" size="0x00000004">
                <gui_name language="en">GPIO_SETWKUENA_2</gui_name>
                <description language="en">Set Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_CLEARDATAOUT_2" offset="0x00000080" size="0x00000004">
                <gui_name language="en">GPIO_CLEARDATAOUT_2</gui_name>
                <description language="en">Clear Data Output</description>
            </register>
            <register base_addr="GPIO2" name="GPIO_SETDATAOUT_2" offset="0x00000084" size="0x00000004">
                <gui_name language="en">GPIO_SETDATAOUT_2</gui_name>
                <description language="en">Set Data Output</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPIO3" offset="0x01052010">
            <gui_name language="en">GPIO3</gui_name>
            <description language="en">GPIO 3</description>
            <register base_addr="GPIO3" name="GPIO_SYSCONFIG_3" offset="0x00000000" size="0x00000004">
                <gui_name language="en">GPIO_SYSCONFIG_3</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_GPIO_3">
                    <gui_name language="en">B_AUTOIDLE_GPIO_3</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_GPIO_3">
                    <gui_name language="en">B_SOFTRESET_GPIO_3</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_GPIO_3">
                    <gui_name language="en">B_ENAWAKEUP_GPIO_3</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_GPIO_3">
                    <gui_name language="en">B_IDLEMODE_GPIO_3</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPIO3" name="GPIO_SYSSTATUS_3" offset="0x00000004" size="0x00000004">
                <gui_name language="en">GPIO_SYSSTATUS_3</gui_name>
                <description language="en">Sys Status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_GPIO_3">
                    <gui_name language="en">B_RESETDONE_GPIO_3</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="GPIO3" name="GPIO_IRQSTATUS1_3" offset="0x00000008" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS1_3</gui_name>
                <description language="en">IRQ 1 Status</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_IRQENABLE1_3" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE1_3</gui_name>
                <description language="en">IRQ 1 Enable</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_WAKEUPENABLE_3" offset="0x00000010" size="0x00000004">
                <gui_name language="en">GPIO_WAKEUPENABLE_3</gui_name>
                <description language="en">Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_IRQSTATUS2_3" offset="0x00000018" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS2_3</gui_name>
                <description language="en">IRQ 2 Status</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_IRQENABLE2_3" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE2_3</gui_name>
                <description language="en">IRQ 2 Enable</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_CTRL_3" offset="0x00000020" size="0x00000004">
                <gui_name language="en">GPIO_CTRL_3</gui_name>
                <description language="en">Clock Gating </description>
                <bitField enumerationId="E_DISABLE" high_bit="0" low_bit="0" name="B_DISABLEMODULE_3">
                    <gui_name language="en">B_DISABLEMODULE_3</gui_name>
                    <description language="en">Module Disable</description>
                </bitField>
                <bitField enumerationId="E_GATINGRATIO" high_bit="2" low_bit="1" name="B_GATINGRATIO_3">
                    <gui_name language="en">B_GATINGRATIO_3</gui_name>
                    <description language="en">Gating Ratio</description>
                </bitField>
            </register>
            <register base_addr="GPIO3" name="GPIO_OE_3" offset="0x00000024" size="0x00000004">
                <gui_name language="en">GPIO_OE_3</gui_name>
                <description language="en">Output Enable</description>
            </register>
            <register access="Read Only" base_addr="GPIO3" name="GPIO_DATAIN_3" offset="0x00000028" size="0x00000004">
                <gui_name language="en">GPIO_DATAIN_3</gui_name>
                <description language="en">Data in</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_DATAOUT_3" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">GPIO_DATAOUT_3</gui_name>
                <description language="en">Data output</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_LEVELDETECT0_3" offset="0x00000030" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT0_3</gui_name>
                <description language="en">IRQ Low Level Detect</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_LEVELDETECT1_3" offset="0x00000034" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT1_3</gui_name>
                <description language="en">IRQ High Level Detect</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_RISINGDETECT_3" offset="0x00000038" size="0x00000004">
                <gui_name language="en">GPIO_RISINGDETECT_3</gui_name>
                <description language="en">IRQ on Rising Edge</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_FALLINGDETECT_3" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">GPIO_FALLINGDETECT_3</gui_name>
                <description language="en">IRQ on Falling edge</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_DEBOUNCENABLE_3" offset="0x00000040" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCENABLE_3</gui_name>
                <description language="en">Enable Debouncing</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_DEBOUNCINGTIME_3" offset="0x00000044" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCINGTIME_3</gui_name>
                <description language="en">Debouncing Time</description>
                <bitField high_bit="7" low_bit="0" name="B_DEBOUNCEVAL_3">
                    <gui_name language="en">B_DEBOUNCEVAL_3</gui_name>
                    <description language="en">Debounce Value</description>
                </bitField>
            </register>
            <register base_addr="GPIO3" name="GPIO_CLEARIRQENABLE1_3" offset="0x00000050" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE1_3</gui_name>
                <description language="en">Clear IRQ  Enable 1</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_SETIRQENABLE1_3" offset="0x00000054" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE1_3</gui_name>
                <description language="en">Set Interrupt</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_CLEARIRQENABLE2_3" offset="0x00000060" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE2_3</gui_name>
                <description language="en">Clear IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_SETIRQENABLE2_3" offset="0x00000064" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE2_3</gui_name>
                <description language="en">Set IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_CLEARWKUENA_3" offset="0x00000070" size="0x00000004">
                <gui_name language="en">GPIO_CLEARWKUENA_3</gui_name>
                <description language="en">Clear Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_SETWKUENA_3" offset="0x00000074" size="0x00000004">
                <gui_name language="en">GPIO_SETWKUENA_3</gui_name>
                <description language="en">Set Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_CLEARDATAOUT_3" offset="0x00000080" size="0x00000004">
                <gui_name language="en">GPIO_CLEARDATAOUT_3</gui_name>
                <description language="en">Clear Data Output</description>
            </register>
            <register base_addr="GPIO3" name="GPIO_SETDATAOUT_3" offset="0x00000084" size="0x00000004">
                <gui_name language="en">GPIO_SETDATAOUT_3</gui_name>
                <description language="en">Set Data Output</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPIO4" offset="0x01054010">
            <gui_name language="en">GPIO4</gui_name>
            <description language="en">GPIO 4</description>
            <register base_addr="GPIO4" name="GPIO_SYSCONFIG_4" offset="0x00000000" size="0x00000004">
                <gui_name language="en">GPIO_SYSCONFIG_4</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_GPIO_4">
                    <gui_name language="en">B_AUTOIDLE_GPIO_4</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_GPIO_4">
                    <gui_name language="en">B_SOFTRESET_GPIO_4</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_GPIO_4">
                    <gui_name language="en">B_ENAWAKEUP_GPIO_4</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_GPIO_4">
                    <gui_name language="en">B_IDLEMODE_GPIO_4</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPIO4" name="GPIO_SYSSTATUS_4" offset="0x00000004" size="0x00000004">
                <gui_name language="en">GPIO_SYSSTATUS_4</gui_name>
                <description language="en">Sys Status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_GPIO_4">
                    <gui_name language="en">B_RESETDONE_GPIO_4</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="GPIO4" name="GPIO_IRQSTATUS1_4" offset="0x00000008" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS1_4</gui_name>
                <description language="en">IRQ 1 Status</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_IRQENABLE1_4" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE1_4</gui_name>
                <description language="en">IRQ 1 Enable</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_WAKEUPENABLE_4" offset="0x00000010" size="0x00000004">
                <gui_name language="en">GPIO_WAKEUPENABLE_4</gui_name>
                <description language="en">Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_IRQSTATUS2_4" offset="0x00000018" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS2_4</gui_name>
                <description language="en">IRQ 2 Status</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_IRQENABLE2_4" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE2_4</gui_name>
                <description language="en">IRQ 2 Enable</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_CTRL_4" offset="0x00000020" size="0x00000004">
                <gui_name language="en">GPIO_CTRL_4</gui_name>
                <description language="en">Clock Gating </description>
                <bitField enumerationId="E_DISABLE" high_bit="0" low_bit="0" name="B_DISABLEMODULE_4">
                    <gui_name language="en">B_DISABLEMODULE_4</gui_name>
                    <description language="en">Module Disable</description>
                </bitField>
                <bitField enumerationId="E_GATINGRATIO" high_bit="2" low_bit="1" name="B_GATINGRATIO_4">
                    <gui_name language="en">B_GATINGRATIO_4</gui_name>
                    <description language="en">Gating Ratio</description>
                </bitField>
            </register>
            <register base_addr="GPIO4" name="GPIO_OE_4" offset="0x00000024" size="0x00000004">
                <gui_name language="en">GPIO_OE_4</gui_name>
                <description language="en">Output Enable</description>
            </register>
            <register access="Read Only" base_addr="GPIO4" name="GPIO_DATAIN_4" offset="0x00000028" size="0x00000004">
                <gui_name language="en">GPIO_DATAIN_4</gui_name>
                <description language="en">Data in</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_DATAOUT_4" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">GPIO_DATAOUT_4</gui_name>
                <description language="en">Data output</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_LEVELDETECT0_4" offset="0x00000030" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT0_4</gui_name>
                <description language="en">IRQ Low Level Detect</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_LEVELDETECT1_4" offset="0x00000034" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT1_4</gui_name>
                <description language="en">IRQ High Level Detect</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_RISINGDETECT_4" offset="0x00000038" size="0x00000004">
                <gui_name language="en">GPIO_RISINGDETECT_4</gui_name>
                <description language="en">IRQ on Rising Edge</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_FALLINGDETECT_4" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">GPIO_FALLINGDETECT_4</gui_name>
                <description language="en">IRQ on Falling edge</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_DEBOUNCENABLE_4" offset="0x00000040" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCENABLE_4</gui_name>
                <description language="en">Enable Debouncing</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_DEBOUNCINGTIME_4" offset="0x00000044" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCINGTIME_4</gui_name>
                <description language="en">Debouncing Time</description>
                <bitField high_bit="7" low_bit="0" name="B_DEBOUNCEVAL_4">
                    <gui_name language="en">B_DEBOUNCEVAL_4</gui_name>
                    <description language="en">Debounce Value</description>
                </bitField>
            </register>
            <register base_addr="GPIO4" name="GPIO_CLEARIRQENABLE1_4" offset="0x00000050" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE1_4</gui_name>
                <description language="en">Clear IRQ  Enable 1</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_SETIRQENABLE1_4" offset="0x00000054" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE1_4</gui_name>
                <description language="en">Set Interrupt</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_CLEARIRQENABLE2_4" offset="0x00000060" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE2_4</gui_name>
                <description language="en">Clear IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_SETIRQENABLE2_4" offset="0x00000064" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE2_4</gui_name>
                <description language="en">Set IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_CLEARWKUENA_4" offset="0x00000070" size="0x00000004">
                <gui_name language="en">GPIO_CLEARWKUENA_4</gui_name>
                <description language="en">Clear Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_SETWKUENA_4" offset="0x00000074" size="0x00000004">
                <gui_name language="en">GPIO_SETWKUENA_4</gui_name>
                <description language="en">Set Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_CLEARDATAOUT_4" offset="0x00000080" size="0x00000004">
                <gui_name language="en">GPIO_CLEARDATAOUT_4</gui_name>
                <description language="en">Clear Data Output</description>
            </register>
            <register base_addr="GPIO4" name="GPIO_SETDATAOUT_4" offset="0x00000084" size="0x00000004">
                <gui_name language="en">GPIO_SETDATAOUT_4</gui_name>
                <description language="en">Set Data Output</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPIO5" offset="0x01056010">
            <gui_name language="en">GPIO5</gui_name>
            <description language="en">GPIO 5</description>
            <register base_addr="GPIO5" name="GPIO_SYSCONFIG_5" offset="0x00000000" size="0x00000004">
                <gui_name language="en">GPIO_SYSCONFIG_5</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_GPIO_5">
                    <gui_name language="en">B_AUTOIDLE_GPIO_5</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_GPIO_5">
                    <gui_name language="en">B_SOFTRESET_GPIO_5</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_GPIO_5">
                    <gui_name language="en">B_ENAWAKEUP_GPIO_5</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_GPIO_5">
                    <gui_name language="en">B_IDLEMODE_GPIO_5</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPIO5" name="GPIO_SYSSTATUS_5" offset="0x00000004" size="0x00000004">
                <gui_name language="en">GPIO_SYSSTATUS_5</gui_name>
                <description language="en">Sys Status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_GPIO_5">
                    <gui_name language="en">B_RESETDONE_GPIO_5</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="GPIO5" name="GPIO_IRQSTATUS1_5" offset="0x00000008" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS1_5</gui_name>
                <description language="en">IRQ 1 Status</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_IRQENABLE1_5" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE1_5</gui_name>
                <description language="en">IRQ 1 Enable</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_WAKEUPENABLE_5" offset="0x00000010" size="0x00000004">
                <gui_name language="en">GPIO_WAKEUPENABLE_5</gui_name>
                <description language="en">Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_IRQSTATUS2_5" offset="0x00000018" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS2_5</gui_name>
                <description language="en">IRQ 2 Status</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_IRQENABLE2_5" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE2_5</gui_name>
                <description language="en">IRQ 2 Enable</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_CTRL_5" offset="0x00000020" size="0x00000004">
                <gui_name language="en">GPIO_CTRL_5</gui_name>
                <description language="en">Clock Gating </description>
                <bitField enumerationId="E_DISABLE" high_bit="0" low_bit="0" name="B_DISABLEMODULE_5">
                    <gui_name language="en">B_DISABLEMODULE_5</gui_name>
                    <description language="en">Module Disable</description>
                </bitField>
                <bitField enumerationId="E_GATINGRATIO" high_bit="2" low_bit="1" name="B_GATINGRATIO_5">
                    <gui_name language="en">B_GATINGRATIO_5</gui_name>
                    <description language="en">Gating Ratio</description>
                </bitField>
            </register>
            <register base_addr="GPIO5" name="GPIO_OE_5" offset="0x00000024" size="0x00000004">
                <gui_name language="en">GPIO_OE_5</gui_name>
                <description language="en">Output Enable</description>
            </register>
            <register access="Read Only" base_addr="GPIO5" name="GPIO_DATAIN_5" offset="0x00000028" size="0x00000004">
                <gui_name language="en">GPIO_DATAIN_5</gui_name>
                <description language="en">Data in</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_DATAOUT_5" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">GPIO_DATAOUT_5</gui_name>
                <description language="en">Data output</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_LEVELDETECT0_5" offset="0x00000030" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT0_5</gui_name>
                <description language="en">IRQ Low Level Detect</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_LEVELDETECT1_5" offset="0x00000034" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT1_5</gui_name>
                <description language="en">IRQ High Level Detect</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_RISINGDETECT_5" offset="0x00000038" size="0x00000004">
                <gui_name language="en">GPIO_RISINGDETECT_5</gui_name>
                <description language="en">IRQ on Rising Edge</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_FALLINGDETECT_5" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">GPIO_FALLINGDETECT_5</gui_name>
                <description language="en">IRQ on Falling edge</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_DEBOUNCENABLE_5" offset="0x00000040" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCENABLE_5</gui_name>
                <description language="en">Enable Debouncing</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_DEBOUNCINGTIME_5" offset="0x00000044" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCINGTIME_5</gui_name>
                <description language="en">Debouncing Time</description>
                <bitField high_bit="7" low_bit="0" name="B_DEBOUNCEVAL_5">
                    <gui_name language="en">B_DEBOUNCEVAL_5</gui_name>
                    <description language="en">Debounce Value</description>
                </bitField>
            </register>
            <register base_addr="GPIO5" name="GPIO_CLEARIRQENABLE1_5" offset="0x00000050" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE1_5</gui_name>
                <description language="en">Clear IRQ  Enable 1</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_SETIRQENABLE1_5" offset="0x00000054" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE1_5</gui_name>
                <description language="en">Set Interrupt</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_CLEARIRQENABLE2_5" offset="0x00000060" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE2_5</gui_name>
                <description language="en">Clear IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_SETIRQENABLE2_5" offset="0x00000064" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE2_5</gui_name>
                <description language="en">Set IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_CLEARWKUENA_5" offset="0x00000070" size="0x00000004">
                <gui_name language="en">GPIO_CLEARWKUENA_5</gui_name>
                <description language="en">Clear Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_SETWKUENA_5" offset="0x00000074" size="0x00000004">
                <gui_name language="en">GPIO_SETWKUENA_5</gui_name>
                <description language="en">Set Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_CLEARDATAOUT_5" offset="0x00000080" size="0x00000004">
                <gui_name language="en">GPIO_CLEARDATAOUT_5</gui_name>
                <description language="en">Clear Data Output</description>
            </register>
            <register base_addr="GPIO5" name="GPIO_SETDATAOUT_5" offset="0x00000084" size="0x00000004">
                <gui_name language="en">GPIO_SETDATAOUT_5</gui_name>
                <description language="en">Set Data Output</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPIO6" offset="0x01058010">
            <gui_name language="en">GPIO6</gui_name>
            <description language="en">GPIO 6</description>
            <register base_addr="GPIO6" name="GPIO_SYSCONFIG_6" offset="0x00000000" size="0x00000004">
                <gui_name language="en">GPIO_SYSCONFIG_6</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_GPIO_6">
                    <gui_name language="en">B_AUTOIDLE_GPIO_6</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_GPIO_6">
                    <gui_name language="en">B_SOFTRESET_GPIO_6</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_GPIO_6">
                    <gui_name language="en">B_ENAWAKEUP_GPIO_6</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_GPIO_6">
                    <gui_name language="en">B_IDLEMODE_GPIO_6</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPIO6" name="GPIO_SYSSTATUS_6" offset="0x00000004" size="0x00000004">
                <gui_name language="en">GPIO_SYSSTATUS_6</gui_name>
                <description language="en">Sys Status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_GPIO_6">
                    <gui_name language="en">B_RESETDONE_GPIO_6</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="GPIO6" name="GPIO_IRQSTATUS1_6" offset="0x00000008" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS1_6</gui_name>
                <description language="en">IRQ 1 Status</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_IRQENABLE1_6" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE1_6</gui_name>
                <description language="en">IRQ 1 Enable</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_WAKEUPENABLE_6" offset="0x00000010" size="0x00000004">
                <gui_name language="en">GPIO_WAKEUPENABLE_6</gui_name>
                <description language="en">Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_IRQSTATUS2_6" offset="0x00000018" size="0x00000004">
                <gui_name language="en">GPIO_IRQSTATUS2_6</gui_name>
                <description language="en">IRQ 2 Status</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_IRQENABLE2_6" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">GPIO_IRQENABLE2_6</gui_name>
                <description language="en">IRQ 2 Enable</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_CTRL_6" offset="0x00000020" size="0x00000004">
                <gui_name language="en">GPIO_CTRL_6</gui_name>
                <description language="en">Clock Gating </description>
                <bitField enumerationId="E_DISABLE" high_bit="0" low_bit="0" name="B_DISABLEMODULE_6">
                    <gui_name language="en">B_DISABLEMODULE_6</gui_name>
                    <description language="en">Module Disable</description>
                </bitField>
                <bitField enumerationId="E_GATINGRATIO" high_bit="2" low_bit="1" name="B_GATINGRATIO_6">
                    <gui_name language="en">B_GATINGRATIO_6</gui_name>
                    <description language="en">Gating Ratio</description>
                </bitField>
            </register>
            <register base_addr="GPIO6" name="GPIO_OE_6" offset="0x00000024" size="0x00000004">
                <gui_name language="en">GPIO_OE_6</gui_name>
                <description language="en">Output Enable</description>
            </register>
            <register access="Read Only" base_addr="GPIO6" name="GPIO_DATAIN_6" offset="0x00000028" size="0x00000004">
                <gui_name language="en">GPIO_DATAIN_6</gui_name>
                <description language="en">Data in</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_DATAOUT_6" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">GPIO_DATAOUT_6</gui_name>
                <description language="en">Data output</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_LEVELDETECT0_6" offset="0x00000030" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT0_6</gui_name>
                <description language="en">IRQ Low Level Detect</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_LEVELDETECT1_6" offset="0x00000034" size="0x00000004">
                <gui_name language="en">GPIO_LEVELDETECT1_6</gui_name>
                <description language="en">IRQ High Level Detect</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_RISINGDETECT_6" offset="0x00000038" size="0x00000004">
                <gui_name language="en">GPIO_RISINGDETECT_6</gui_name>
                <description language="en">IRQ on Rising Edge</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_FALLINGDETECT_6" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">GPIO_FALLINGDETECT_6</gui_name>
                <description language="en">IRQ on Falling edge</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_DEBOUNCENABLE_6" offset="0x00000040" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCENABLE_6</gui_name>
                <description language="en">Enable Debouncing</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_DEBOUNCINGTIME_6" offset="0x00000044" size="0x00000004">
                <gui_name language="en">GPIO_DEBOUNCINGTIME_6</gui_name>
                <description language="en">Debouncing Time</description>
                <bitField high_bit="7" low_bit="0" name="B_DEBOUNCEVAL_6">
                    <gui_name language="en">B_DEBOUNCEVAL_6</gui_name>
                    <description language="en">Debounce Value</description>
                </bitField>
            </register>
            <register base_addr="GPIO6" name="GPIO_CLEARIRQENABLE1_6" offset="0x00000050" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE1_6</gui_name>
                <description language="en">Clear IRQ  Enable 1</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_SETIRQENABLE1_6" offset="0x00000054" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE1_6</gui_name>
                <description language="en">Set Interrupt</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_CLEARIRQENABLE2_6" offset="0x00000060" size="0x00000004">
                <gui_name language="en">GPIO_CLEARIRQENABLE2_6</gui_name>
                <description language="en">Clear IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_SETIRQENABLE2_6" offset="0x00000064" size="0x00000004">
                <gui_name language="en">GPIO_SETIRQENABLE2_6</gui_name>
                <description language="en">Set IRQ Enable 2</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_CLEARWKUENA_6" offset="0x00000070" size="0x00000004">
                <gui_name language="en">GPIO_CLEARWKUENA_6</gui_name>
                <description language="en">Clear Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_SETWKUENA_6" offset="0x00000074" size="0x00000004">
                <gui_name language="en">GPIO_SETWKUENA_6</gui_name>
                <description language="en">Set Wake-Up Enable</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_CLEARDATAOUT_6" offset="0x00000080" size="0x00000004">
                <gui_name language="en">GPIO_CLEARDATAOUT_6</gui_name>
                <description language="en">Clear Data Output</description>
            </register>
            <register base_addr="GPIO6" name="GPIO_SETDATAOUT_6" offset="0x00000084" size="0x00000004">
                <gui_name language="en">GPIO_SETDATAOUT_6</gui_name>
                <description language="en">Set Data Output</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER1" offset="0x00318010">
            <gui_name language="en">GPTIMER1</gui_name>
            <description language="en">GPT-1</description>
            <register base_addr="GPTIMER1" name="TIOCP_CFG_1" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_1</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_1">
                    <gui_name language="en">B_AUTOIDLE_1</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_1">
                    <gui_name language="en">B_SOFTRESET_1</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_1">
                    <gui_name language="en">B_ENAWAKEUP_1</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_1">
                    <gui_name language="en">B_IDLEMODE_1</gui_name>
                    <description language="en">Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_1">
                    <gui_name language="en">B_EMUFREE_1</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_1">
                    <gui_name language="en">B_CLOCKACTIVITY_1</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER1" name="TISTAT_1" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_1</gui_name>
                <description language="en">Status information</description>
            </register>
            <register base_addr="GPTIMER1" name="TISR_1" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_1</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_1">
                    <gui_name language="en">B_MAT_IT_FLAG_1</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_1">
                    <gui_name language="en">B_OVF_IT_FLAG_1</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_1">
                    <gui_name language="en">B_TCAR_IT_FLAG_1</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER1" name="TIER_1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_1</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_1">
                    <gui_name language="en">B_MAT_IT_ENA_1</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_1">
                    <gui_name language="en">B_OVF_IT_ENA_1</gui_name>
                    <description language="en">Enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_1">
                    <gui_name language="en">B_TCAR_IT_ENA_1</gui_name>
                    <description language="en">Enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER1" name="TWER_1" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_1</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_1">
                    <gui_name language="en">B_MAT_WUP_ENA_1</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_1">
                    <gui_name language="en">B_OVF_WUP_ENA_1</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_1">
                    <gui_name language="en">B_TCAR_WUP_ENA_1</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER1" name="TCLR_1" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_1</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_1">
                    <gui_name language="en">B_ST_1</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_1">
                    <gui_name language="en">B_AR_1</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_1">
                    <gui_name language="en">B_PTV_1</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_1">
                    <gui_name language="en">B_PRE_1</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_1">
                    <gui_name language="en">B_CE_1</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_1">
                    <gui_name language="en">B_SCPWM_1</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_1">
                    <gui_name language="en">B_TCM_1</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_1">
                    <gui_name language="en">B_TRG_1</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_1">
                    <gui_name language="en">B_PT_1</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_1">
                    <gui_name language="en">B_CAPT_MODE_1</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_1">
                    <gui_name language="en">B_GPO_CFG_1</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER1" name="TCRR_1" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_1</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER1" name="TLDR_1" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_1</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER1" name="TTGR_1" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_1</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER1" name="TWPS_1" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_1</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER1" name="TMAR_1" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_1</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER1" name="TCAR1_1" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_1</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER1" name="TSICR_1" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_1</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_1">
                    <gui_name language="en">B_SFT_1</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_1">
                    <gui_name language="en">B_POSTED_1</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER1" name="TCAR2_1" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_1</gui_name>
                <description language="en">Second Captured value</description>
            </register>
            <register base_addr="GPTIMER1" name="TPIR_1" offset="0x00000038" size="0x00000004">
                <gui_name language="en">TPIR_1</gui_name>
                <description language="en">1ms tick positive incr</description>
            </register>
            <register base_addr="GPTIMER1" name="TNIR_1" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">TNIR_1</gui_name>
                <description language="en">1ms tick negative incr</description>
            </register>
            <register base_addr="GPTIMER1" name="TCVR_1" offset="0x00000040" size="0x00000004">
                <gui_name language="en">TCVR_1</gui_name>
                <description language="en">Sub period or over period value</description>
            </register>
            <register base_addr="GPTIMER1" name="TOCR_1" offset="0x00000044" size="0x00000004">
                <gui_name language="en">TOCR_1</gui_name>
                <description language="en">Mask the tick interrupt</description>
                <bitField high_bit="23" low_bit="0" name="B_OVF_COUNTER_VALUE_1">
                    <gui_name language="en">B_OVF_COUNTER_VALUE_1</gui_name>
                    <description language="en">Number of overflow events</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER1" name="TOWR_1" offset="0x00000048" size="0x00000004">
                <gui_name language="en">TOWR_1</gui_name>
                <description language="en">Masked overflow intr</description>
                <bitField high_bit="23" low_bit="0" name="B_OVF_WRAPPING_VALUE_1">
                    <gui_name language="en">B_OVF_WRAPPING_VALUE_1</gui_name>
                    <description language="en">Masked overflow intr</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER10" offset="0x00086010">
            <gui_name language="en">GPTIMER10</gui_name>
            <description language="en">GPT-10</description>
            <register base_addr="GPTIMER10" name="TIOCP_CFG_10" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_10</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_10">
                    <gui_name language="en">B_AUTOIDLE_10</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_10">
                    <gui_name language="en">B_SOFTRESET_10</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_10">
                    <gui_name language="en">B_ENAWAKEUP_10</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_10">
                    <gui_name language="en">B_IDLEMODE_10</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_10">
                    <gui_name language="en">B_EMUFREE_10</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_10">
                    <gui_name language="en">B_CLOCKACTIVITY_10</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER10" name="TISTAT_10" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_10</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER10" name="TISR_10" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_10</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_10">
                    <gui_name language="en">B_MAT_IT_FLAG_10</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_10">
                    <gui_name language="en">B_OVF_IT_FLAG_10</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_10">
                    <gui_name language="en">B_TCAR_IT_FLAG_10</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER10" name="TIER_10" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_10</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_10">
                    <gui_name language="en">B_MAT_IT_ENA_10</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_10">
                    <gui_name language="en">B_OVF_IT_ENA_10</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_10">
                    <gui_name language="en">B_TCAR_IT_ENA_10</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER10" name="TWER_10" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_10</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_10">
                    <gui_name language="en">B_MAT_WUP_ENA_10</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_10">
                    <gui_name language="en">B_OVF_WUP_ENA_10</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_10">
                    <gui_name language="en">B_TCAR_WUP_ENA_10</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER10" name="TCLR_10" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_10</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_10">
                    <gui_name language="en">B_ST_10</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_10">
                    <gui_name language="en">B_AR_10</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_10">
                    <gui_name language="en">B_PTV_10</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_10">
                    <gui_name language="en">B_PRE_10</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_10">
                    <gui_name language="en">B_CE_10</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_10">
                    <gui_name language="en">B_SCPWM_10</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_10">
                    <gui_name language="en">B_TCM_10</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_10">
                    <gui_name language="en">B_TRG_10</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_10">
                    <gui_name language="en">B_PT_10</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_10">
                    <gui_name language="en">B_CAPT_MODE_10</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_10">
                    <gui_name language="en">B_GPO_CFG_10</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER10" name="TCRR_10" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_10</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER10" name="TLDR_10" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_10</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER10" name="TTGR_10" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_10</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER10" name="TWPS_10" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_10</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER10" name="TMAR_10" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_10</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER10" name="TCAR1_10" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_10</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER10" name="TSICR_10" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_10</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_10">
                    <gui_name language="en">B_SFT_10</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_10">
                    <gui_name language="en">B_POSTED_10</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER10" name="TCAR2_10" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_10</gui_name>
                <description language="en">Second Captured value</description>
            </register>
            <register base_addr="GPTIMER10" name="TPIR_10" offset="0x00000038" size="0x00000004">
                <gui_name language="en">TPIR_10</gui_name>
                <description language="en">1ms tick positive incr</description>
            </register>
            <register base_addr="GPTIMER10" name="TNIR_10" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">TNIR_10</gui_name>
                <description language="en">1ms tick negative incr</description>
            </register>
            <register base_addr="GPTIMER10" name="TCVR_10" offset="0x00000040" size="0x00000004">
                <gui_name language="en">TCVR_10</gui_name>
                <description language="en">Sub period or over period value</description>
            </register>
            <register base_addr="GPTIMER10" name="TOCR_10" offset="0x00000044" size="0x00000004">
                <gui_name language="en">TOCR_10</gui_name>
                <description language="en">Mask the tick interrupt</description>
                <bitField high_bit="23" low_bit="0" name="B_OVF_COUNTER_VALUE_10">
                    <gui_name language="en">B_OVF_COUNTER_VALUE_10</gui_name>
                    <description language="en">Number of overflow events</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER10" name="TOWR_10" offset="0x00000048" size="0x00000004">
                <gui_name language="en">TOWR_10</gui_name>
                <description language="en">Masked overflow intr</description>
                <bitField high_bit="23" low_bit="0" name="B_OVF_WRAPPING_VALUE_10">
                    <gui_name language="en">B_OVF_WRAPPING_VALUE_10</gui_name>
                    <description language="en">Masked overflow inter</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER11" offset="0x00088010">
            <gui_name language="en">GPTIMER11</gui_name>
            <description language="en">GPT-11</description>
            <register base_addr="GPTIMER11" name="TIOCP_CFG_11" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_11</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_11">
                    <gui_name language="en">B_AUTOIDLE_11</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_11">
                    <gui_name language="en">B_SOFTRESET_11</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_11">
                    <gui_name language="en">B_ENAWAKEUP_11</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_11">
                    <gui_name language="en">B_IDLEMODE_11</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_11">
                    <gui_name language="en">B_EMUFREE_11</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_11">
                    <gui_name language="en">B_CLOCKACTIVITY_11</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER11" name="TISTAT_11" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_11</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER11" name="TISR_11" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_11</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_11">
                    <gui_name language="en">B_MAT_IT_FLAG_11</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_11">
                    <gui_name language="en">B_OVF_IT_FLAG_11</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_11">
                    <gui_name language="en">B_TCAR_IT_FLAG_11</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER11" name="TIER_11" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_11</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_11">
                    <gui_name language="en">B_MAT_IT_ENA_11</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_11">
                    <gui_name language="en">B_OVF_IT_ENA_11</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_11">
                    <gui_name language="en">B_TCAR_IT_ENA_11</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER11" name="TWER_11" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_11</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_11">
                    <gui_name language="en">B_MAT_WUP_ENA_11</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_11">
                    <gui_name language="en">B_OVF_WUP_ENA_11</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_11">
                    <gui_name language="en">B_TCAR_WUP_ENA_11</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER11" name="TCLR_11" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_11</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_11">
                    <gui_name language="en">B_ST_11</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_11">
                    <gui_name language="en">B_AR_11</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_11">
                    <gui_name language="en">B_PTV_11</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_11">
                    <gui_name language="en">B_PRE_11</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_11">
                    <gui_name language="en">B_CE_11</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_11">
                    <gui_name language="en">B_SCPWM_11</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_11">
                    <gui_name language="en">B_TCM_11</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_11">
                    <gui_name language="en">B_TRG_11</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_11">
                    <gui_name language="en">B_PT_11</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_11">
                    <gui_name language="en">B_CAPT_MODE_11</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_11">
                    <gui_name language="en">B_GPO_CFG_11</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER11" name="TCRR_11" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_11</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER11" name="TLDR_11" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_11</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER11" name="TTGR_11" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_11</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER11" name="TWPS_11" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_11</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER11" name="TMAR_11" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_11</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER11" name="TCAR1_11" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_11</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER11" name="TSICR_11" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_11</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_11">
                    <gui_name language="en">B_SFT_11</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_11">
                    <gui_name language="en">B_POSTED_11</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER11" name="TCAR2_11" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_11</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER12" offset="0x00304010">
            <gui_name language="en">GPTIMER12</gui_name>
            <description language="en">GPT-12</description>
            <register base_addr="GPTIMER12" name="TIOCP_CFG_12" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_12</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_12">
                    <gui_name language="en">B_AUTOIDLE_12</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_12">
                    <gui_name language="en">B_SOFTRESET_12</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_12">
                    <gui_name language="en">B_ENAWAKEUP_12</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_12">
                    <gui_name language="en">B_IDLEMODE_12</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_12">
                    <gui_name language="en">B_EMUFREE_12</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_12">
                    <gui_name language="en">B_CLOCKACTIVITY_12</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER12" name="TISTAT_12" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_12</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER12" name="TISR_12" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_12</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_12">
                    <gui_name language="en">B_MAT_IT_FLAG_12</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_12">
                    <gui_name language="en">B_OVF_IT_FLAG_12</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_12">
                    <gui_name language="en">B_TCAR_IT_FLAG_12</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER12" name="TIER_12" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_12</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_12">
                    <gui_name language="en">B_MAT_IT_ENA_12</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_12">
                    <gui_name language="en">B_OVF_IT_ENA_12</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_12">
                    <gui_name language="en">B_TCAR_IT_ENA_12</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER12" name="TWER_12" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_12</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_12">
                    <gui_name language="en">B_MAT_WUP_ENA_12</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_12">
                    <gui_name language="en">B_OVF_WUP_ENA_12</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_12">
                    <gui_name language="en">B_TCAR_WUP_ENA_12</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER12" name="TCLR_12" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_12</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_12">
                    <gui_name language="en">B_ST_12</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_12">
                    <gui_name language="en">B_AR_12</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_12">
                    <gui_name language="en">B_PTV_12</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_12">
                    <gui_name language="en">B_PRE_12</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_12">
                    <gui_name language="en">B_CE_12</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_12">
                    <gui_name language="en">B_SCPWM_12</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_12">
                    <gui_name language="en">B_TCM_12</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_12">
                    <gui_name language="en">B_TRG_12</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_12">
                    <gui_name language="en">B_PT_12</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_12">
                    <gui_name language="en">B_CAPT_MODE_12</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_12">
                    <gui_name language="en">B_GPO_CFG_12</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER12" name="TCRR_12" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_12</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER12" name="TLDR_12" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_12</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER12" name="TTGR_12" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_12</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER12" name="TWPS_12" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_12</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER12" name="TMAR_12" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_12</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER12" name="TCAR1_12" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_12</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER12" name="TSICR_12" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_12</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_12">
                    <gui_name language="en">B_SFT_12</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_12">
                    <gui_name language="en">B_POSTED_12</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER12" name="TCAR2_12" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_12</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER2" offset="0x01032010">
            <gui_name language="en">GPTIMER2</gui_name>
            <description language="en">GPT-2</description>
            <register base_addr="GPTIMER2" name="TIOCP_CFG_2" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_2</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_2">
                    <gui_name language="en">B_AUTOIDLE_2</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_2">
                    <gui_name language="en">B_SOFTRESET_2</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_2">
                    <gui_name language="en">B_ENAWAKEUP_2</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_2">
                    <gui_name language="en">B_IDLEMODE_2</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_2">
                    <gui_name language="en">B_EMUFREE_2</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_2">
                    <gui_name language="en">B_CLOCKACTIVITY_2</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER2" name="TISTAT_2" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_2</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER2" name="TISR_2" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_2</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_2">
                    <gui_name language="en">B_MAT_IT_FLAG_2</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_2">
                    <gui_name language="en">B_OVF_IT_FLAG_2</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_2">
                    <gui_name language="en">B_TCAR_IT_FLAG_2</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER2" name="TIER_2" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_2</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_2">
                    <gui_name language="en">B_MAT_IT_ENA_2</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_2">
                    <gui_name language="en">B_OVF_IT_ENA_2</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_2">
                    <gui_name language="en">B_TCAR_IT_ENA_2</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER2" name="TWER_2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_2</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_2">
                    <gui_name language="en">B_MAT_WUP_ENA_2</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_2">
                    <gui_name language="en">B_OVF_WUP_ENA_2</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_2">
                    <gui_name language="en">B_TCAR_WUP_ENA_2</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER2" name="TCLR_2" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_2</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_2">
                    <gui_name language="en">B_ST_2</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_2">
                    <gui_name language="en">B_AR_2</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_2">
                    <gui_name language="en">B_PTV_2</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_2">
                    <gui_name language="en">B_PRE_2</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_2">
                    <gui_name language="en">B_CE_2</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_2">
                    <gui_name language="en">B_SCPWM_2</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_2">
                    <gui_name language="en">B_TCM_2</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_2">
                    <gui_name language="en">B_TRG_2</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_2">
                    <gui_name language="en">B_PT_2</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_2">
                    <gui_name language="en">B_CAPT_MODE_2</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_2">
                    <gui_name language="en">B_GPO_CFG_2</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER2" name="TCRR_2" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_2</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER2" name="TLDR_2" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_2</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER2" name="TTGR_2" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_2</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER2" name="TWPS_2" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_2</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER2" name="TMAR_2" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_2</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER2" name="TCAR1_2" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_2</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER2" name="TSICR_2" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_2</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_2">
                    <gui_name language="en">B_SFT_2</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_2">
                    <gui_name language="en">B_POSTED_2</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER2" name="TCAR2_2" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_2</gui_name>
                <description language="en">Second Captured value</description>
            </register>
            <register base_addr="GPTIMER2" name="TPIR_2" offset="0x00000038" size="0x00000004">
                <gui_name language="en">TPIR_2</gui_name>
                <description language="en">1ms tick positive incr</description>
            </register>
            <register base_addr="GPTIMER2" name="TNIR_2" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">TNIR_2</gui_name>
                <description language="en">1ms tick negative incr</description>
            </register>
            <register base_addr="GPTIMER2" name="TCVR_2" offset="0x00000040" size="0x00000004">
                <gui_name language="en">TCVR_2</gui_name>
                <description language="en">Sub period or over period value</description>
            </register>
            <register base_addr="GPTIMER2" name="TOCR_2" offset="0x00000044" size="0x00000004">
                <gui_name language="en">TOCR_2</gui_name>
                <description language="en">Mask the tick interrupt</description>
                <bitField high_bit="23" low_bit="0" name="B_OVF_COUNTER_VALUE_2">
                    <gui_name language="en">B_OVF_COUNTER_VALUE_2</gui_name>
                    <description language="en">Number of overflow events</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER2" name="TOWR_2" offset="0x00000048" size="0x00000004">
                <gui_name language="en">TOWR_2</gui_name>
                <description language="en">Masked overflow intr</description>
                <bitField high_bit="23" low_bit="0" name="B_OVF_WRAPPING_VALUE_2">
                    <gui_name language="en">B_OVF_WRAPPING_VALUE_2</gui_name>
                    <description language="en">Masked overflow intr</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER3" offset="0x01034010">
            <gui_name language="en">GPTIMER3</gui_name>
            <description language="en">GPT-3</description>
            <register base_addr="GPTIMER3" name="TIOCP_CFG_3" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_3</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_3">
                    <gui_name language="en">B_AUTOIDLE_3</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_3">
                    <gui_name language="en">B_SOFTRESET_3</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_3">
                    <gui_name language="en">B_ENAWAKEUP_3</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_3">
                    <gui_name language="en">B_IDLEMODE_3</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_3">
                    <gui_name language="en">B_EMUFREE_3</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_3">
                    <gui_name language="en">B_CLOCKACTIVITY_3</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER3" name="TISTAT_3" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_3</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER3" name="TISR_3" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_3</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_3">
                    <gui_name language="en">B_MAT_IT_FLAG_3</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_3">
                    <gui_name language="en">B_OVF_IT_FLAG_3</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_3">
                    <gui_name language="en">B_TCAR_IT_FLAG_3</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER3" name="TIER_3" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_3</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_3">
                    <gui_name language="en">B_MAT_IT_ENA_3</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_3">
                    <gui_name language="en">B_OVF_IT_ENA_3</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_3">
                    <gui_name language="en">B_TCAR_IT_ENA_3</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER3" name="TWER_3" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_3</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_3">
                    <gui_name language="en">B_MAT_WUP_ENA_3</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_3">
                    <gui_name language="en">B_OVF_WUP_ENA_3</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_3">
                    <gui_name language="en">B_TCAR_WUP_ENA_3</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER3" name="TCLR_3" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_3</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_3">
                    <gui_name language="en">B_ST_3</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_3">
                    <gui_name language="en">B_AR_3</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_3">
                    <gui_name language="en">B_PTV_3</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_3">
                    <gui_name language="en">B_PRE_3</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_3">
                    <gui_name language="en">B_CE_3</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_3">
                    <gui_name language="en">B_SCPWM_3</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_3">
                    <gui_name language="en">B_TCM_3</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_3">
                    <gui_name language="en">B_TRG_3</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_3">
                    <gui_name language="en">B_PT_3</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_3">
                    <gui_name language="en">B_CAPT_MODE_3</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_3">
                    <gui_name language="en">B_GPO_CFG_3</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER3" name="TCRR_3" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_3</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER3" name="TLDR_3" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_3</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER3" name="TTGR_3" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_3</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER3" name="TWPS_3" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_3</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER3" name="TMAR_3" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_3</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER3" name="TCAR1_3" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_3</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER3" name="TSICR_3" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_3</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_3">
                    <gui_name language="en">B_SFT_3</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_3">
                    <gui_name language="en">B_POSTED_3</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER3" name="TCAR2_3" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_3</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER4" offset="0x01036010">
            <gui_name language="en">GPTIMER4</gui_name>
            <description language="en">GPT-4</description>
            <register base_addr="GPTIMER4" name="TIOCP_CFG_4" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_4</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_4">
                    <gui_name language="en">B_AUTOIDLE_4</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_4">
                    <gui_name language="en">B_SOFTRESET_4</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_4">
                    <gui_name language="en">B_ENAWAKEUP_4</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_4">
                    <gui_name language="en">B_IDLEMODE_4</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_4">
                    <gui_name language="en">B_EMUFREE_4</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_4">
                    <gui_name language="en">B_CLOCKACTIVITY_4</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER4" name="TISTAT_4" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_4</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER4" name="TISR_4" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_4</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_4">
                    <gui_name language="en">B_MAT_IT_FLAG_4</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_4">
                    <gui_name language="en">B_OVF_IT_FLAG_4</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_4">
                    <gui_name language="en">B_TCAR_IT_FLAG_4</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER4" name="TIER_4" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_4</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_4">
                    <gui_name language="en">B_MAT_IT_ENA_4</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_4">
                    <gui_name language="en">B_OVF_IT_ENA_4</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_4">
                    <gui_name language="en">B_TCAR_IT_ENA_4</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER4" name="TWER_4" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_4</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_4">
                    <gui_name language="en">B_MAT_WUP_ENA_4</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_4">
                    <gui_name language="en">B_OVF_WUP_ENA_4</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_4">
                    <gui_name language="en">B_TCAR_WUP_ENA_4</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER4" name="TCLR_4" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_4</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_4">
                    <gui_name language="en">B_ST_4</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_4">
                    <gui_name language="en">B_AR_4</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_4">
                    <gui_name language="en">B_PTV_4</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_4">
                    <gui_name language="en">B_PRE_4</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_4">
                    <gui_name language="en">B_CE_4</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_4">
                    <gui_name language="en">B_SCPWM_4</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_4">
                    <gui_name language="en">B_TCM_4</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_4">
                    <gui_name language="en">B_TRG_4</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_4">
                    <gui_name language="en">B_PT_4</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_4">
                    <gui_name language="en">B_CAPT_MODE_4</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_4">
                    <gui_name language="en">B_GPO_CFG_4</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER4" name="TCRR_4" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_4</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER4" name="TLDR_4" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_4</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER4" name="TTGR_4" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_4</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER4" name="TWPS_4" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_4</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER4" name="TMAR_4" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_4</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER4" name="TCAR1_4" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_4</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER4" name="TSICR_4" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_4</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_4">
                    <gui_name language="en">B_SFT_4</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_4">
                    <gui_name language="en">B_POSTED_4</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER4" name="TCAR2_4" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_4</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER5" offset="0x01038010">
            <gui_name language="en">GPTIMER5</gui_name>
            <description language="en">GPT-5</description>
            <register base_addr="GPTIMER5" name="TIOCP_CFG_5" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_5</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_5">
                    <gui_name language="en">B_AUTOIDLE_5</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_5">
                    <gui_name language="en">B_SOFTRESET_5</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_5">
                    <gui_name language="en">B_ENAWAKEUP_5</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_5">
                    <gui_name language="en">B_IDLEMODE_5</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_5">
                    <gui_name language="en">B_EMUFREE_5</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_5">
                    <gui_name language="en">B_CLOCKACTIVITY_5</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER5" name="TISTAT_5" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_5</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER5" name="TISR_5" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_5</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_5">
                    <gui_name language="en">B_MAT_IT_FLAG_5</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_5">
                    <gui_name language="en">B_OVF_IT_FLAG_5</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_5">
                    <gui_name language="en">B_TCAR_IT_FLAG_5</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER5" name="TIER_5" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_5</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_5">
                    <gui_name language="en">B_MAT_IT_ENA_5</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_5">
                    <gui_name language="en">B_OVF_IT_ENA_5</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_5">
                    <gui_name language="en">B_TCAR_IT_ENA_5</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER5" name="TWER_5" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_5</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_5">
                    <gui_name language="en">B_MAT_WUP_ENA_5</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_5">
                    <gui_name language="en">B_OVF_WUP_ENA_5</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_5">
                    <gui_name language="en">B_TCAR_WUP_ENA_5</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER5" name="TCLR_5" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_5</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_5">
                    <gui_name language="en">B_ST_5</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_5">
                    <gui_name language="en">B_AR_5</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_5">
                    <gui_name language="en">B_PTV_5</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_5">
                    <gui_name language="en">B_PRE_5</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_5">
                    <gui_name language="en">B_CE_5</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_5">
                    <gui_name language="en">B_SCPWM_5</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_5">
                    <gui_name language="en">B_TCM_5</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_5">
                    <gui_name language="en">B_TRG_5</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_5">
                    <gui_name language="en">B_PT_5</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_5">
                    <gui_name language="en">B_CAPT_MODE_5</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_5">
                    <gui_name language="en">B_GPO_CFG_5</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER5" name="TCRR_5" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_5</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER5" name="TLDR_5" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_5</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER5" name="TTGR_5" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_5</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER5" name="TWPS_5" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_5</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER5" name="TMAR_5" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_5</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER5" name="TCAR1_5" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_5</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER5" name="TSICR_5" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_5</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_5">
                    <gui_name language="en">B_SFT_5</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_5">
                    <gui_name language="en">B_POSTED_5</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER5" name="TCAR2_5" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_5</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER6" offset="0x0103A010">
            <gui_name language="en">GPTIMER6</gui_name>
            <description language="en">GPT-6</description>
            <register base_addr="GPTIMER6" name="TIOCP_CFG_6" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_6</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_6">
                    <gui_name language="en">B_AUTOIDLE_6</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_6">
                    <gui_name language="en">B_SOFTRESET_6</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_6">
                    <gui_name language="en">B_ENAWAKEUP_6</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_6">
                    <gui_name language="en">B_IDLEMODE_6</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_6">
                    <gui_name language="en">B_EMUFREE_6</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_6">
                    <gui_name language="en">B_CLOCKACTIVITY_6</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER6" name="TISTAT_6" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_6</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER6" name="TISR_6" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_6</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_6">
                    <gui_name language="en">B_MAT_IT_FLAG_6</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_6">
                    <gui_name language="en">B_OVF_IT_FLAG_6</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_6">
                    <gui_name language="en">B_TCAR_IT_FLAG_6</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER6" name="TIER_6" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_6</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_6">
                    <gui_name language="en">B_MAT_IT_ENA_6</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_6">
                    <gui_name language="en">B_OVF_IT_ENA_6</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_6">
                    <gui_name language="en">B_TCAR_IT_ENA_6</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER6" name="TWER_6" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_6</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_6">
                    <gui_name language="en">B_MAT_WUP_ENA_6</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_6">
                    <gui_name language="en">B_OVF_WUP_ENA_6</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_6">
                    <gui_name language="en">B_TCAR_WUP_ENA_6</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER6" name="TCLR_6" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_6</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_6">
                    <gui_name language="en">B_ST_6</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_6">
                    <gui_name language="en">B_AR_6</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_6">
                    <gui_name language="en">B_PTV_6</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_6">
                    <gui_name language="en">B_PRE_6</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_6">
                    <gui_name language="en">B_CE_6</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_6">
                    <gui_name language="en">B_SCPWM_6</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_6">
                    <gui_name language="en">B_TCM_6</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_6">
                    <gui_name language="en">B_TRG_6</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_6">
                    <gui_name language="en">B_PT_6</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_6">
                    <gui_name language="en">B_CAPT_MODE_6</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_6">
                    <gui_name language="en">B_GPO_CFG_6</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER6" name="TCRR_6" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_6</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER6" name="TLDR_6" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_6</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER6" name="TTGR_6" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_6</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER6" name="TWPS_6" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_6</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER6" name="TMAR_6" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_6</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER6" name="TCAR1_6" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_6</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER6" name="TSICR_6" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_6</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_6">
                    <gui_name language="en">B_SFT_6</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_6">
                    <gui_name language="en">B_POSTED_6</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER6" name="TCAR2_6" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_6</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER7" offset="0x0103C010">
            <gui_name language="en">GPTIMER7</gui_name>
            <description language="en">GPT-7</description>
            <register base_addr="GPTIMER7" name="TIOCP_CFG_7" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_7</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_7">
                    <gui_name language="en">B_AUTOIDLE_7</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_7">
                    <gui_name language="en">B_SOFTRESET_7</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_7">
                    <gui_name language="en">B_ENAWAKEUP_7</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_7">
                    <gui_name language="en">B_IDLEMODE_7</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_7">
                    <gui_name language="en">B_EMUFREE_7</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_7">
                    <gui_name language="en">B_CLOCKACTIVITY_7</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER7" name="TISTAT_7" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_7</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER7" name="TISR_7" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_7</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_7">
                    <gui_name language="en">B_MAT_IT_FLAG_7</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_7">
                    <gui_name language="en">B_OVF_IT_FLAG_7</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_7">
                    <gui_name language="en">B_TCAR_IT_FLAG_7</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER7" name="TIER_7" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_7</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_7">
                    <gui_name language="en">B_MAT_IT_ENA_7</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_7">
                    <gui_name language="en">B_OVF_IT_ENA_7</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_7">
                    <gui_name language="en">B_TCAR_IT_ENA_7</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER7" name="TWER_7" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_7</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_7">
                    <gui_name language="en">B_MAT_WUP_ENA_7</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_7">
                    <gui_name language="en">B_OVF_WUP_ENA_7</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_7">
                    <gui_name language="en">B_TCAR_WUP_ENA_7</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER7" name="TCLR_7" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_7</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_7">
                    <gui_name language="en">B_ST_7</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_7">
                    <gui_name language="en">B_AR_7</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_7">
                    <gui_name language="en">B_PTV_7</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_7">
                    <gui_name language="en">B_PRE_7</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_7">
                    <gui_name language="en">B_CE_7</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_7">
                    <gui_name language="en">B_SCPWM_7</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_7">
                    <gui_name language="en">B_TCM_7</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_7">
                    <gui_name language="en">B_TRG_7</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_7">
                    <gui_name language="en">B_PT_7</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_7">
                    <gui_name language="en">B_CAPT_MODE_7</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_7">
                    <gui_name language="en">B_GPO_CFG_7</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER7" name="TCRR_7" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_7</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER7" name="TLDR_7" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_7</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER7" name="TTGR_7" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_7</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER7" name="TWPS_7" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_7</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER7" name="TMAR_7" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_7</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER7" name="TCAR1_7" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_7</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER7" name="TSICR_7" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_7</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_7">
                    <gui_name language="en">B_SFT_7</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_7">
                    <gui_name language="en">B_POSTED_7</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER7" name="TCAR2_7" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_7</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER8" offset="0x0103E010">
            <gui_name language="en">GPTIMER8</gui_name>
            <description language="en">GPT-8</description>
            <register base_addr="GPTIMER8" name="TIOCP_CFG_8" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_8</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_8">
                    <gui_name language="en">B_AUTOIDLE_8</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_8">
                    <gui_name language="en">B_SOFTRESET_8</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_8">
                    <gui_name language="en">B_ENAWAKEUP_8</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_8">
                    <gui_name language="en">B_IDLEMODE_8</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_8">
                    <gui_name language="en">B_EMUFREE_8</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_8">
                    <gui_name language="en">B_CLOCKACTIVITY_8</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER8" name="TISTAT_8" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_8</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER8" name="TISR_8" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_8</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_8">
                    <gui_name language="en">B_MAT_IT_FLAG_8</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_8">
                    <gui_name language="en">B_OVF_IT_FLAG_8</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_8">
                    <gui_name language="en">B_TCAR_IT_FLAG_8</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER8" name="TIER_8" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_8</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_8">
                    <gui_name language="en">B_MAT_IT_ENA_8</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_8">
                    <gui_name language="en">B_OVF_IT_ENA_8</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_8">
                    <gui_name language="en">B_TCAR_IT_ENA_8</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER8" name="TWER_8" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_8</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_8">
                    <gui_name language="en">B_MAT_WUP_ENA_8</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_8">
                    <gui_name language="en">B_OVF_WUP_ENA_8</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_8">
                    <gui_name language="en">B_TCAR_WUP_ENA_8</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER8" name="TCLR_8" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_8</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_8">
                    <gui_name language="en">B_ST_8</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_8">
                    <gui_name language="en">B_AR_8</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_8">
                    <gui_name language="en">B_PTV_8</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_8">
                    <gui_name language="en">B_PRE_8</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_8">
                    <gui_name language="en">B_CE_8</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_8">
                    <gui_name language="en">B_SCPWM_8</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_8">
                    <gui_name language="en">B_TCM_8</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_8">
                    <gui_name language="en">B_TRG_8</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_8">
                    <gui_name language="en">B_PT_8</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_8">
                    <gui_name language="en">B_CAPT_MODE_8</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_8">
                    <gui_name language="en">B_GPO_CFG_8</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER8" name="TCRR_8" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_8</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER8" name="TLDR_8" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_8</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER8" name="TTGR_8" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_8</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER8" name="TWPS_8" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_8</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER8" name="TMAR_8" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_8</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER8" name="TCAR1_8" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_8</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER8" name="TSICR_8" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_8</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_8">
                    <gui_name language="en">B_SFT_8</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_8">
                    <gui_name language="en">B_POSTED_8</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER8" name="TCAR2_8" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_8</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="GPTIMER9" offset="0x01040010">
            <gui_name language="en">GPTIMER9</gui_name>
            <description language="en">GPT-9</description>
            <register base_addr="GPTIMER9" name="TIOCP_CFG_9" offset="0x00000000" size="0x00000004">
                <gui_name language="en">TIOCP_CFG_9</gui_name>
                <description language="en">Parameters</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_9">
                    <gui_name language="en">B_AUTOIDLE_9</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_9">
                    <gui_name language="en">B_SOFTRESET_9</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_9">
                    <gui_name language="en">B_ENAWAKEUP_9</gui_name>
                    <description language="en">Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_9">
                    <gui_name language="en">B_IDLEMODE_9</gui_name>
                    <description language="en">Timer  Idle mode</description>
                </bitField>
                <bitField enumerationId="E_EMUFREE" high_bit="5" low_bit="5" name="B_EMUFREE_9">
                    <gui_name language="en">B_EMUFREE_9</gui_name>
                    <description language="en">Emu mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_9">
                    <gui_name language="en">B_CLOCKACTIVITY_9</gui_name>
                    <description language="en">Clock</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER9" name="TISTAT_9" offset="0x00000004" size="0x00000004">
                <gui_name language="en">TISTAT_9</gui_name>
                <description language="en">status information</description>
            </register>
            <register base_addr="GPTIMER9" name="TISR_9" offset="0x00000008" size="0x00000004">
                <gui_name language="en">TISR_9</gui_name>
                <description language="en">Interrupt Status</description>
                <bitField high_bit="0" low_bit="0" name="B_MAT_IT_FLAG_9">
                    <gui_name language="en">B_MAT_IT_FLAG_9</gui_name>
                    <description language="en">Pending match interrupt</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_OVF_IT_FLAG_9">
                    <gui_name language="en">B_OVF_IT_FLAG_9</gui_name>
                    <description language="en">Pending overflow interrupt</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_TCAR_IT_FLAG_9">
                    <gui_name language="en">B_TCAR_IT_FLAG_9</gui_name>
                    <description language="en">Pending capture interrupt</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER9" name="TIER_9" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">TIER_9</gui_name>
                <description language="en">Interrupt enable or disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_IT_ENA_9">
                    <gui_name language="en">B_MAT_IT_ENA_9</gui_name>
                    <description language="en">Enable match Intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_IT_ENA_9">
                    <gui_name language="en">B_OVF_IT_ENA_9</gui_name>
                    <description language="en">enable Overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_IT_ENA_9">
                    <gui_name language="en">B_TCAR_IT_ENA_9</gui_name>
                    <description language="en">enable capture intr</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER9" name="TWER_9" offset="0x00000010" size="0x00000004">
                <gui_name language="en">TWER_9</gui_name>
                <description language="en">Wake-Up enable disable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_MAT_WUP_ENA_9">
                    <gui_name language="en">B_MAT_WUP_ENA_9</gui_name>
                    <description language="en">Enable watch Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_OVF_WUP_ENA_9">
                    <gui_name language="en">B_OVF_WUP_ENA_9</gui_name>
                    <description language="en">Enable Overflow Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_TCAR_WUP_ENA_9">
                    <gui_name language="en">B_TCAR_WUP_ENA_9</gui_name>
                    <description language="en">Enable capture Wake-Up</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER9" name="TCLR_9" offset="0x00000014" size="0x00000004">
                <gui_name language="en">TCLR_9</gui_name>
                <description language="en">Control register</description>
                <bitField enumerationId="E_ST" high_bit="0" low_bit="0" name="B_ST_9">
                    <gui_name language="en">B_ST_9</gui_name>
                    <description language="en">start stop</description>
                </bitField>
                <bitField enumerationId="E_AR" high_bit="1" low_bit="1" name="B_AR_9">
                    <gui_name language="en">B_AR_9</gui_name>
                    <description language="en">auto read</description>
                </bitField>
                <bitField high_bit="4" low_bit="2" name="B_PTV_9">
                    <gui_name language="en">B_PTV_9</gui_name>
                    <description language="en">trigger output</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_PRE_9">
                    <gui_name language="en">B_PRE_9</gui_name>
                    <description language="en">Prescale enable</description>
                </bitField>
                <bitField enumerationId="E_CE" high_bit="6" low_bit="6" name="B_CE_9">
                    <gui_name language="en">B_CE_9</gui_name>
                    <description language="en">Compare enable</description>
                </bitField>
                <bitField enumerationId="E_SCPWM" high_bit="7" low_bit="7" name="B_SCPWM_9">
                    <gui_name language="en">B_SCPWM_9</gui_name>
                    <description language="en">pulse width </description>
                </bitField>
                <bitField enumerationId="E_TCM" high_bit="9" low_bit="8" name="B_TCM_9">
                    <gui_name language="en">B_TCM_9</gui_name>
                    <description language="en">Transition capture</description>
                </bitField>
                <bitField enumerationId="E_TRG" high_bit="11" low_bit="10" name="B_TRG_9">
                    <gui_name language="en">B_TRG_9</gui_name>
                    <description language="en">Trigger output</description>
                </bitField>
                <bitField enumerationId="E_PT" high_bit="12" low_bit="12" name="B_PT_9">
                    <gui_name language="en">B_PT_9</gui_name>
                    <description language="en">pulse toggle</description>
                </bitField>
                <bitField enumerationId="E_CAPT_MODE" high_bit="13" low_bit="13" name="B_CAPT_MODE_9">
                    <gui_name language="en">B_CAPT_MODE_9</gui_name>
                    <description language="en">Capture Mode</description>
                </bitField>
                <bitField enumerationId="E_GPO_CFG" high_bit="14" low_bit="14" name="B_GPO_CFG_9">
                    <gui_name language="en">B_GPO_CFG_9</gui_name>
                    <description language="en">PWM output event</description>
                </bitField>
            </register>
            <register base_addr="GPTIMER9" name="TCRR_9" offset="0x00000018" size="0x00000004">
                <gui_name language="en">TCRR_9</gui_name>
                <description language="en">Internal counter value</description>
            </register>
            <register base_addr="GPTIMER9" name="TLDR_9" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">TLDR_9</gui_name>
                <description language="en">Timer Load value</description>
            </register>
            <register base_addr="GPTIMER9" name="TTGR_9" offset="0x00000020" size="0x00000004">
                <gui_name language="en">TTGR_9</gui_name>
                <description language="en">Trigger reloading of Timer</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER9" name="TWPS_9" offset="0x00000024" size="0x00000004">
                <gui_name language="en">TWPS_9</gui_name>
                <description language="en">If write posted is Pending</description>
            </register>
            <register base_addr="GPTIMER9" name="TMAR_9" offset="0x00000028" size="0x00000004">
                <gui_name language="en">TMAR_9</gui_name>
                <description language="en">Value to be compared</description>
            </register>
            <register access="Read Only" base_addr="GPTIMER9" name="TCAR1_9" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCAR1_9</gui_name>
                <description language="en">First captured value</description>
            </register>
            <register base_addr="GPTIMER9" name="TSICR_9" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TSICR_9</gui_name>
                <description language="en">Functional Software reset</description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SFT_9">
                    <gui_name language="en">B_SFT_9</gui_name>
                    <description language="en">Reset software function</description>
                </bitField>
                <bitField enumerationId="E_POSTED" high_bit="2" low_bit="2" name="B_POSTED_9">
                    <gui_name language="en">B_POSTED_9</gui_name>
                    <description language="en">Posted mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="GPTIMER9" name="TCAR2_9" offset="0x00000034" size="0x00000004">
                <gui_name language="en">TCAR2_9</gui_name>
                <description language="en">Second Captured value</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="HDQ_1_WIRE" offset="0x000B2004">
            <gui_name language="en">HDQ_1_WIRE</gui_name>
            <description language="en">HDQ 1 Wire Module</description>
            <register base_addr="HDQ_1_WIRE" name="HDQ_TX_DATA" offset="0x00000000" size="0x00000004">
                <gui_name language="en">HDQ_TX_DATA</gui_name>
                <description language="en">HDQ data to be transmitted</description>
                <bitField high_bit="7" low_bit="0" name="B_TX_DATA">
                    <gui_name language="en">B_TX_DATA</gui_name>
                    <description language="en">Transmit data</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="HDQ_1_WIRE" name="HDQ_RX_DATA" offset="0x00000004" size="0x00000004">
                <gui_name language="en">HDQ_RX_DATA</gui_name>
                <description language="en">HDQ data received </description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_RX_DATA">
                    <gui_name language="en">B_RX_DATA</gui_name>
                    <description language="en">Received data</description>
                </bitField>
            </register>
            <register base_addr="HDQ_1_WIRE" name="HDQ_CTRL_STATUS" offset="0x00000008" size="0x00000004">
                <gui_name language="en">HDQ_CTRL_STATUS</gui_name>
                <description language="en">Control Status</description>
                <bitField enumerationId="E_MODE_1" high_bit="0" low_bit="0" name="B_MODE">
                    <gui_name language="en">B_MODE</gui_name>
                    <description language="en">Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_DIR" high_bit="1" low_bit="1" name="B_DIR">
                    <gui_name language="en">B_DIR</gui_name>
                    <description language="en">DIR bit</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_INITIALIZATION">
                    <gui_name language="en">B_INITIALIZATION</gui_name>
                    <description language="en">initialization pulse</description>
                </bitField>
                <bitField access="Read Only" high_bit="3" low_bit="3" name="B_PRESENCEDETECT">
                    <gui_name language="en">B_PRESENCEDETECT</gui_name>
                    <description language="en">Presence detect received</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_GO">
                    <gui_name language="en">B_GO</gui_name>
                    <description language="en">Go bit</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_CLOCKENABLE_HDQ">
                    <gui_name language="en">B_CLOCKENABLE_HDQ</gui_name>
                    <description language="en">Clock enable</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_INTERRUPTMASK_HDQ">
                    <gui_name language="en">B_INTERRUPTMASK_HDQ</gui_name>
                    <description language="en">Interrupt mask bit</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="7" low_bit="7" name="B_1_WIRE_SINGLE_BIT">
                    <gui_name language="en">B_1_WIRE_SINGLE_BIT</gui_name>
                    <description language="en">1 wire single bit</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="HDQ_1_WIRE" name="HDQ_INT_STATUS" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">HDQ_INT_STATUS</gui_name>
                <description language="en">Interrupt status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_TIMEOUT">
                    <gui_name language="en">B_TIMEOUT</gui_name>
                    <description language="en">Presence detect timeout</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_RXCOMPLETE">
                    <gui_name language="en">B_RXCOMPLETE</gui_name>
                    <description language="en">Read complete interrupt</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_TXCOMPLETE">
                    <gui_name language="en">B_TXCOMPLETE</gui_name>
                    <description language="en">TX Complete</description>
                </bitField>
            </register>
            <register base_addr="HDQ_1_WIRE" name="HDQ_SYSCONFIG" offset="0x00000010" size="0x00000004">
                <gui_name language="en">HDQ_SYSCONFIG</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_HDQ">
                    <gui_name language="en">B_AUTOIDLE_HDQ</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_SOFTRESET_HDQ">
                    <gui_name language="en">B_SOFTRESET_HDQ</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="HDQ_1_WIRE" name="HDQ_SYSSTATUS" offset="0x00000014" size="0x00000004">
                <gui_name language="en">HDQ_SYSSTATUS</gui_name>
                <description language="en">Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_HDQ">
                    <gui_name language="en">B_RESETDONE_HDQ</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="HS_USB_OTG" offset="0x000AB400">
            <gui_name language="en">HS_USB_OTG</gui_name>
            <description language="en">High Speed USB OTG Controller</description>
            <register access="Read Only" base_addr="HS_USB_OTG" name="OTG_REVISION" offset="0x00000000" size="0x00000004">
                <gui_name language="en">OTG_REVISION</gui_name>
                <description language="en">OCP standard USB OTG HS core revision</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_OTG_REVISION">
                    <gui_name language="en">B_OTG_REVISION</gui_name>
                    <description language="en">Revision number</description>
                </bitField>
            </register>
            <register base_addr="HS_USB_OTG" name="OTG_SYSCONFIG" offset="0x00000004" size="0x00000004">
                <gui_name language="en">OTG_SYSCONFIG</gui_name>
                <description language="en">System configuration</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_USB">
                    <gui_name language="en">B_AUTOIDLE_USB</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_SOFTRESET_USB">
                    <gui_name language="en">B_SOFTRESET_USB</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENABLEWAKEUP_USB">
                    <gui_name language="en">B_ENABLEWAKEUP_USB</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_USB">
                    <gui_name language="en">B_SIDLEMODE_USB</gui_name>
                    <description language="en">Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_MIDLEMODE" high_bit="13" low_bit="12" name="B_MIDLEMODE_USB">
                    <gui_name language="en">B_MIDLEMODE_USB</gui_name>
                    <description language="en">Master interface power management</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="HS_USB_OTG" name="OTG_SYSSTATUS" offset="0x00000008" size="0x00000004">
                <gui_name language="en">OTG_SYSSTATUS</gui_name>
                <description language="en">System status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE">
                    <gui_name language="en">B_RESETDONE</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="HS_USB_OTG" name="OTG_INTERFSEL" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">OTG_INTERFSEL</gui_name>
                <description language="en">USB OTG HS interface</description>
                <bitField high_bit="1" low_bit="0" name="B_PHYSEL">
                    <gui_name language="en">B_PHYSEL</gui_name>
                    <description language="en">PHY interface</description>
                </bitField>
            </register>
            <register base_addr="HS_USB_OTG" name="OTG_FORCESTDBY" offset="0x00000014" size="0x00000004">
                <gui_name language="en">OTG_FORCESTDBY</gui_name>
                <description language="en">Enabling MSTANDBY</description>
                <bitField high_bit="0" low_bit="0" name="B_ENABLEFORCE">
                    <gui_name language="en">B_ENABLEFORCE</gui_name>
                    <description language="en">Enabling MSTANDBY</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="I2C1" offset="0x00070004">
            <gui_name language="en">I2C1</gui_name>
            <description language="en">I2C 1</description>
            <register base_addr="I2C1" name="I2C_IE_1" offset="0x00000000" size="0x00000004">
                <gui_name language="en">I2C_IE_1</gui_name>
                <description language="en">Interrupt Enable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AL_IE_1">
                    <gui_name language="en">B_AL_IE_1</gui_name>
                    <description language="en">Arbitration Lost interrupt enable</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_NACK_IE_1">
                    <gui_name language="en">B_NACK_IE_1</gui_name>
                    <description language="en">No Acknowledgment interrupt enable</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ARDY_IE_1">
                    <gui_name language="en">B_ARDY_IE_1</gui_name>
                    <description language="en">Register Access Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_RRDY_IE_1">
                    <gui_name language="en">B_RRDY_IE_1</gui_name>
                    <description language="en">Receive Data Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="4" low_bit="4" name="B_XRDY_IE_1">
                    <gui_name language="en">B_XRDY_IE_1</gui_name>
                    <description language="en">Transmit Data Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_GC_IE_1">
                    <gui_name language="en">B_GC_IE_1</gui_name>
                    <description language="en">General Call interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_STC_IE_1">
                    <gui_name language="en">B_STC_IE_1</gui_name>
                    <description language="en">Start Condition interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="7" low_bit="7" name="B_AERR_IE_1">
                    <gui_name language="en">B_AERR_IE_1</gui_name>
                    <description language="en">Access Error interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_BF_IE_1">
                    <gui_name language="en">B_BF_IE_1</gui_name>
                    <description language="en">Bus Free interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_AAS_IE_1">
                    <gui_name language="en">B_AAS_IE_1</gui_name>
                    <description language="en">Addressed as Slave interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_RDR_IE_1">
                    <gui_name language="en">B_RDR_IE_1</gui_name>
                    <description language="en">Receive Draining interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_XDR_IE_1">
                    <gui_name language="en">B_XDR_IE_1</gui_name>
                    <description language="en">Transmit Draining interrupt</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_STAT_1" offset="0x00000004" size="0x00000004">
                <gui_name language="en">I2C_STAT_1</gui_name>
                <description language="en">Status information</description>
                <bitField high_bit="0" low_bit="0" name="B_AL_1">
                    <gui_name language="en">B_AL_1</gui_name>
                    <description language="en">Arbitration Lost IRQ</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_NACK_1">
                    <gui_name language="en">B_NACK_1</gui_name>
                    <description language="en">No Acknowledgment IRQ</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_ARDY_1">
                    <gui_name language="en">B_ARDY_1</gui_name>
                    <description language="en">Register Access Ready IRQ</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_1">
                    <gui_name language="en">B_RRDY_1</gui_name>
                    <description language="en">Receive Data Ready IRQ</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_XRDY_1">
                    <gui_name language="en">B_XRDY_1</gui_name>
                    <description language="en">Transmit Data Ready IRQ</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_GC_1">
                    <gui_name language="en">B_GC_1</gui_name>
                    <description language="en">General Call IRQ</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_STC_1">
                    <gui_name language="en">B_STC_1</gui_name>
                    <description language="en">Start Condition IRQ</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_AERR_1">
                    <gui_name language="en">B_AERR_1</gui_name>
                    <description language="en">Access Error IRQ</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_BF_1">
                    <gui_name language="en">B_BF_1</gui_name>
                    <description language="en">Bus Free IRQ</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_AAS_1">
                    <gui_name language="en">B_AAS_1</gui_name>
                    <description language="en">Address recognized as slave IRQ</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XUDF_1">
                    <gui_name language="en">B_XUDF_1</gui_name>
                    <description language="en">Transmit underflow</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_ROVR_1">
                    <gui_name language="en">B_ROVR_1</gui_name>
                    <description language="en">Receive overrun</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_BB_1">
                    <gui_name language="en">B_BB_1</gui_name>
                    <description language="en">Bus busy</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_RDR_1">
                    <gui_name language="en">B_RDR_1</gui_name>
                    <description language="en">Receive Draining IRQ</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XDR_1">
                    <gui_name language="en">B_XDR_1</gui_name>
                    <description language="en">Transmit Draining IRQ</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_WE_1" offset="0x00000008" size="0x00000004">
                <gui_name language="en">I2C_WE_1</gui_name>
                <description language="en">Wake-Up enable bits</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AL_WE_1">
                    <gui_name language="en">B_AL_WE_1</gui_name>
                    <description language="en">Arbitration lost Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_NACK_WE_1">
                    <gui_name language="en">B_NACK_WE_1</gui_name>
                    <description language="en">No Acknowledgment Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ARDY_WE_1">
                    <gui_name language="en">B_ARDY_WE_1</gui_name>
                    <description language="en">Register access ready Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_DRDY_WE_1">
                    <gui_name language="en">B_DRDY_WE_1</gui_name>
                    <description language="en">Transmit receive data ready Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_GC_WE_1">
                    <gui_name language="en">B_GC_WE_1</gui_name>
                    <description language="en">General call Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_STC_WE_1">
                    <gui_name language="en">B_STC_WE_1</gui_name>
                    <description language="en">Start Condition Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_BF_WE_1">
                    <gui_name language="en">B_BF_WE_1</gui_name>
                    <description language="en">Bus Free Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_AAS_WE_1">
                    <gui_name language="en">B_AAS_WE_1</gui_name>
                    <description language="en">Address as slave Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_RDR_WE_1">
                    <gui_name language="en">B_RDR_WE_1</gui_name>
                    <description language="en">Receive draining Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_XDR_WE_1">
                    <gui_name language="en">B_XDR_WE_1</gui_name>
                    <description language="en">Transmit draining Wake-Up</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C1" name="I2C_SYSS_1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">I2C_SYSS_1</gui_name>
                <description language="en">Status information</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RDONE_1">
                    <gui_name language="en">B_RDONE_1</gui_name>
                    <description language="en">Internal reset</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_BUF_1" offset="0x00000010" size="0x00000004">
                <gui_name language="en">I2C_BUF_1</gui_name>
                <description language="en">Receive DMA channel</description>
                <bitField high_bit="5" low_bit="0" name="B_XTRSH_1">
                    <gui_name language="en">B_XTRSH_1</gui_name>
                    <description language="en">Threshold value</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="6" low_bit="6" name="B_TXFIFO_CLR_1">
                    <gui_name language="en">B_TXFIFO_CLR_1</gui_name>
                    <description language="en">Transmit FIFO clear</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="7" low_bit="7" name="B_XDMA_EN_1">
                    <gui_name language="en">B_XDMA_EN_1</gui_name>
                    <description language="en">Transmit DMA channel</description>
                </bitField>
                <bitField high_bit="13" low_bit="8" name="B_RTRSH_1">
                    <gui_name language="en">B_RTRSH_1</gui_name>
                    <description language="en">Threshold value for FIFO</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="14" low_bit="14" name="B_RXFIFO_CLR_1">
                    <gui_name language="en">B_RXFIFO_CLR_1</gui_name>
                    <description language="en">Receive FIFO clear</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_RDMA_EN_1">
                    <gui_name language="en">B_RDMA_EN_1</gui_name>
                    <description language="en">Receive DMA channel</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_CNT_1" offset="0x00000014" size="0x00000004">
                <gui_name language="en">I2C_CNT_1</gui_name>
                <description language="en">Control the numbers of bytes</description>
                <bitField high_bit="15" low_bit="0" name="B_DCOUNT_1">
                    <gui_name language="en">B_DCOUNT_1</gui_name>
                    <description language="en">Data Count </description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_DATA_1" offset="0x00000018" size="0x00000004">
                <gui_name language="en">I2C_DATA_1</gui_name>
                <description language="en">Read or write data to the FIFO</description>
                <bitField high_bit="7" low_bit="0" name="B_DATA_1">
                    <gui_name language="en">B_DATA_1</gui_name>
                    <description language="en">Transmit Receive FIFO data</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_SYSC_1" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">I2C_SYSC_1</gui_name>
                <description language="en">Parameters of the L4 Core</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_I2C_1">
                    <gui_name language="en">B_AUTOIDLE_I2C_1</gui_name>
                    <description language="en">Auto Idle enable</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SRST_I2C_1">
                    <gui_name language="en">B_SRST_I2C_1</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_I2C_1">
                    <gui_name language="en">B_ENAWAKEUP_I2C_1</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_I2C_1">
                    <gui_name language="en">B_IDLEMODE_I2C_1</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCK_ACTIVITY_I2C_1">
                    <gui_name language="en">B_CLOCK_ACTIVITY_I2C_1</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_CON_1" offset="0x00000020" size="0x00000004">
                <gui_name language="en">I2C_CON_1</gui_name>
                <description language="en">Controls the functional</description>
                <bitField enumerationId="E_START" high_bit="0" low_bit="0" name="B_STT_1">
                    <gui_name language="en">B_STT_1</gui_name>
                    <description language="en">Start condition</description>
                </bitField>
                <bitField enumerationId="E_START" high_bit="1" low_bit="1" name="B_STP_1">
                    <gui_name language="en">B_STP_1</gui_name>
                    <description language="en">Stop condition</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="4" low_bit="4" name="B_XOA3_1">
                    <gui_name language="en">B_XOA3_1</gui_name>
                    <description language="en">Expand Own Addr 3</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="5" low_bit="5" name="B_XOA2_1">
                    <gui_name language="en">B_XOA2_1</gui_name>
                    <description language="en">Expand Own Addr 2</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="6" low_bit="6" name="B_XOA1_1">
                    <gui_name language="en">B_XOA1_1</gui_name>
                    <description language="en">Expand Own Addr 1</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="7" low_bit="7" name="B_XOA0_1">
                    <gui_name language="en">B_XOA0_1</gui_name>
                    <description language="en">Expand Own Addr 0</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="8" low_bit="8" name="B_XSA_1">
                    <gui_name language="en">B_XSA_1</gui_name>
                    <description language="en">Expand Slave Addr</description>
                </bitField>
                <bitField enumerationId="E_TRX" high_bit="9" low_bit="9" name="B_TRX_1">
                    <gui_name language="en">B_TRX_1</gui_name>
                    <description language="en">Transmitter Receiver mode</description>
                </bitField>
                <bitField enumerationId="E_MST" high_bit="10" low_bit="10" name="B_MST_1">
                    <gui_name language="en">B_MST_1</gui_name>
                    <description language="en">Master Slave mode</description>
                </bitField>
                <bitField enumerationId="E_STB" high_bit="11" low_bit="11" name="B_STB_1">
                    <gui_name language="en">B_STB_1</gui_name>
                    <description language="en">Start Byte mode</description>
                </bitField>
                <bitField enumerationId="E_OPMODE" high_bit="13" low_bit="12" name="B_OPMODE_1">
                    <gui_name language="en">B_OPMODE_1</gui_name>
                    <description language="en">Operation mode</description>
                </bitField>
                <bitField enumerationId="E_I2C_EN" high_bit="15" low_bit="15" name="B_I2C_EN_1">
                    <gui_name language="en">B_I2C_EN_1</gui_name>
                    <description language="en">Module Enable bit</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_OA0_1" offset="0x00000024" size="0x00000004">
                <gui_name language="en">I2C_OA0_1</gui_name>
                <description language="en">I2C 7 bit or 10 bit address</description>
                <bitField high_bit="9" low_bit="0" name="B_OA_1">
                    <gui_name language="en">B_OA_1</gui_name>
                    <description language="en">Own address 0 value</description>
                </bitField>
                <bitField high_bit="15" low_bit="13" name="B_MCODE_1">
                    <gui_name language="en">B_MCODE_1</gui_name>
                    <description language="en">Master C Code</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_SA_1" offset="0x00000028" size="0x00000004">
                <gui_name language="en">I2C_SA_1</gui_name>
                <description language="en">Addressed I2C module</description>
                <bitField high_bit="9" low_bit="0" name="B_SA_1">
                    <gui_name language="en">B_SA_1</gui_name>
                    <description language="en">Slave Address</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_PSC_1" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">I2C_PSC_1</gui_name>
                <description language="en">Internal clocking of the I2C</description>
                <bitField high_bit="7" low_bit="0" name="B_PSC_1">
                    <gui_name language="en">B_PSC_1</gui_name>
                    <description language="en">Prescale sampling clock</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_SCLL_1" offset="0x00000030" size="0x00000004">
                <gui_name language="en">I2C_SCLL_1</gui_name>
                <description language="en">SCL low time value</description>
                <bitField high_bit="7" low_bit="0" name="B_SCLL_1">
                    <gui_name language="en">B_SCLL_1</gui_name>
                    <description language="en">I2C Fast Standard</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_HSSCLL_1">
                    <gui_name language="en">B_HSSCLL_1</gui_name>
                    <description language="en">I2C High Speed mode</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_SCLH_1" offset="0x00000034" size="0x00000004">
                <gui_name language="en">I2C_SCLH_1</gui_name>
                <description language="en">SCL High time value</description>
                <bitField high_bit="7" low_bit="0" name="B_SCLH_1">
                    <gui_name language="en">B_SCLH_1</gui_name>
                    <description language="en">I2C Fast Standard</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_HSSCLH_1">
                    <gui_name language="en">B_HSSCLH_1</gui_name>
                    <description language="en">I2C High Speed mode</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_SYSTEST_1" offset="0x00000038" size="0x00000004">
                <gui_name language="en">I2C_SYSTEST_1</gui_name>
                <description language="en">System  level tests</description>
                <bitField high_bit="0" low_bit="0" name="B_SDA_O_1">
                    <gui_name language="en">B_SDA_O_1</gui_name>
                    <description language="en">SDA line drive output</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_SDA_I_1">
                    <gui_name language="en">B_SDA_I_1</gui_name>
                    <description language="en">SDA line sense input</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_SCL_O_1">
                    <gui_name language="en">B_SCL_O_1</gui_name>
                    <description language="en">SCL line drive output</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_SCL_I_1">
                    <gui_name language="en">B_SCL_I_1</gui_name>
                    <description language="en">SCL line sense input</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_SCCBE_O_1">
                    <gui_name language="en">B_SCCBE_O_1</gui_name>
                    <description language="en">SCCBE line sense output</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_SSB_1">
                    <gui_name language="en">B_SSB_1</gui_name>
                    <description language="en">Set status bits</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_TMODE_1">
                    <gui_name language="en">B_TMODE_1</gui_name>
                    <description language="en">Test Mode Select </description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_FREE_1">
                    <gui_name language="en">B_FREE_1</gui_name>
                    <description language="en">Free running mode </description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_ST_EN_1">
                    <gui_name language="en">B_ST_EN_1</gui_name>
                    <description language="en">System Test enable</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C1" name="I2C_BUFSTAT_1" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">I2C_BUFSTAT_1</gui_name>
                <description language="en">FIFO status information</description>
                <bitField access="Read Only" high_bit="5" low_bit="0" name="B_TXSTAT_1">
                    <gui_name language="en">B_TXSTAT_1</gui_name>
                    <description language="en">TX Buffer</description>
                </bitField>
                <bitField access="Read Only" high_bit="13" low_bit="8" name="B_RXSTAT_1">
                    <gui_name language="en">B_RXSTAT_1</gui_name>
                    <description language="en">RX Buffer</description>
                </bitField>
                <bitField access="Read Only" high_bit="15" low_bit="14" name="B_FIFODEPTH_1">
                    <gui_name language="en">B_FIFODEPTH_1</gui_name>
                    <description language="en">FIFO depth</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_OA1_1" offset="0x00000040" size="0x00000004">
                <gui_name language="en">I2C_OA1_1</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA1_1">
                    <gui_name language="en">B_OA1_1</gui_name>
                    <description language="en">Own address 1 value</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_OA2_1" offset="0x00000044" size="0x00000004">
                <gui_name language="en">I2C_OA2_1</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA2_1">
                    <gui_name language="en">B_OA2_1</gui_name>
                    <description language="en">Own address 2 value</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_OA3_1" offset="0x00000048" size="0x00000004">
                <gui_name language="en">I2C_OA3_1</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA3_1">
                    <gui_name language="en">B_OA3_1</gui_name>
                    <description language="en">Own address 3 value</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C1" name="I2C_ACTOA_1" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">I2C_ACTOA_1</gui_name>
                <description language="en">Accessed slave Own Address</description>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="0" low_bit="0" name="B_OA0_ACT_1">
                    <gui_name language="en">B_OA0_ACT_1</gui_name>
                    <description language="en">Own Address 0 Active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="1" low_bit="1" name="B_OA1_ACT_1">
                    <gui_name language="en">B_OA1_ACT_1</gui_name>
                    <description language="en">Own Address 1 Active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="2" low_bit="2" name="B_OA2_ACT_1">
                    <gui_name language="en">B_OA2_ACT_1</gui_name>
                    <description language="en">Own Address 2 Active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="3" low_bit="3" name="B_OA3_ACT_1">
                    <gui_name language="en">B_OA3_ACT_1</gui_name>
                    <description language="en">Own address 3 Active</description>
                </bitField>
            </register>
            <register base_addr="I2C1" name="I2C_SBLOCK_1" offset="0x00000050" size="0x00000004">
                <gui_name language="en">I2C_SBLOCK_1</gui_name>
                <description language="en">Slave mode I2C bus lock</description>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="0" low_bit="0" name="B_OA0_EN_1">
                    <gui_name language="en">B_OA0_EN_1</gui_name>
                    <description language="en">I2C Clk for Own Addr 0</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="1" low_bit="1" name="B_OA1_EN_1">
                    <gui_name language="en">B_OA1_EN_1</gui_name>
                    <description language="en">I2C Clk for Own Addr 1</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="2" low_bit="2" name="B_OA2_EN_1">
                    <gui_name language="en">B_OA2_EN_1</gui_name>
                    <description language="en">I2C Clk for Own Addr 2</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="3" low_bit="3" name="B_OA3_EN_1">
                    <gui_name language="en">B_OA3_EN_1</gui_name>
                    <description language="en">I2C Clk for Own Addr 3</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="I2C2" offset="0x00072004">
            <gui_name language="en">I2C2</gui_name>
            <description language="en">I2C 2</description>
            <register base_addr="I2C2" name="I2C_IE_2" offset="0x00000000" size="0x00000004">
                <gui_name language="en">I2C_IE_2</gui_name>
                <description language="en">Interrupt Enable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AL_IE_2">
                    <gui_name language="en">B_AL_IE_2</gui_name>
                    <description language="en">Arbitration Lost interrupt enable</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_NACK_IE_2">
                    <gui_name language="en">B_NACK_IE_2</gui_name>
                    <description language="en">No Acknowledgment interrupt enable</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ARDY_IE_2">
                    <gui_name language="en">B_ARDY_IE_2</gui_name>
                    <description language="en">Register Access Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_RRDY_IE_2">
                    <gui_name language="en">B_RRDY_IE_2</gui_name>
                    <description language="en">Receive Data Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="4" low_bit="4" name="B_XRDY_IE_2">
                    <gui_name language="en">B_XRDY_IE_2</gui_name>
                    <description language="en">Transmit Data Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_GC_IE_2">
                    <gui_name language="en">B_GC_IE_2</gui_name>
                    <description language="en">General Call interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_STC_IE_2">
                    <gui_name language="en">B_STC_IE_2</gui_name>
                    <description language="en">Start Condition interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="7" low_bit="7" name="B_AERR_IE_2">
                    <gui_name language="en">B_AERR_IE_2</gui_name>
                    <description language="en">Access Error interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_BF_IE_2">
                    <gui_name language="en">B_BF_IE_2</gui_name>
                    <description language="en">Bus Free interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_AAS_IE_2">
                    <gui_name language="en">B_AAS_IE_2</gui_name>
                    <description language="en">Addressed as Slave interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_RDR_IE_2">
                    <gui_name language="en">B_RDR_IE_2</gui_name>
                    <description language="en">Receive Draining interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_XDR_IE_2">
                    <gui_name language="en">B_XDR_IE_2</gui_name>
                    <description language="en">Transmit Draining interrupt</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_STAT_2" offset="0x00000004" size="0x00000004">
                <gui_name language="en">I2C_STAT_2</gui_name>
                <description language="en">Status information</description>
                <bitField high_bit="0" low_bit="0" name="B_AL_2">
                    <gui_name language="en">B_AL_2</gui_name>
                    <description language="en">Arbitration Lost IRQ</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_NACK_2">
                    <gui_name language="en">B_NACK_2</gui_name>
                    <description language="en">No Acknowledgment IRQ</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_ARDY_2">
                    <gui_name language="en">B_ARDY_2</gui_name>
                    <description language="en">Register Access Ready IRQ</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_2">
                    <gui_name language="en">B_RRDY_2</gui_name>
                    <description language="en">Receive Data Ready IRQ</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_XRDY_2">
                    <gui_name language="en">B_XRDY_2</gui_name>
                    <description language="en">Transmit Data Ready IRQ</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_GC_2">
                    <gui_name language="en">B_GC_2</gui_name>
                    <description language="en">General Call IRQ</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_STC_2">
                    <gui_name language="en">B_STC_2</gui_name>
                    <description language="en">Start Condition IRQ</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_AERR_2">
                    <gui_name language="en">B_AERR_2</gui_name>
                    <description language="en">Access Error IRQ</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_BF_2">
                    <gui_name language="en">B_BF_2</gui_name>
                    <description language="en">Bus Free IRQ</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_AAS_2">
                    <gui_name language="en">B_AAS_2</gui_name>
                    <description language="en">Address recognized as slave IRQ</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XUDF_2">
                    <gui_name language="en">B_XUDF_2</gui_name>
                    <description language="en">Transmit underflow</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_ROVR_2">
                    <gui_name language="en">B_ROVR_2</gui_name>
                    <description language="en">Receive overrun</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_BB_2">
                    <gui_name language="en">B_BB_2</gui_name>
                    <description language="en">Bus busy</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_RDR_2">
                    <gui_name language="en">B_RDR_2</gui_name>
                    <description language="en">Receive Draining IRQ</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XDR_2">
                    <gui_name language="en">B_XDR_2</gui_name>
                    <description language="en">Transmit Draining IRQ</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_WE_2" offset="0x00000008" size="0x00000004">
                <gui_name language="en">I2C_WE_2</gui_name>
                <description language="en">Wake-Up enable bits</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AL_WE_2">
                    <gui_name language="en">B_AL_WE_2</gui_name>
                    <description language="en">Arbitration lost Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_NACK_WE_2">
                    <gui_name language="en">B_NACK_WE_2</gui_name>
                    <description language="en">No Acknowledgment Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ARDY_WE_2">
                    <gui_name language="en">B_ARDY_WE_2</gui_name>
                    <description language="en">Register access ready Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_DRDY_WE_2">
                    <gui_name language="en">B_DRDY_WE_2</gui_name>
                    <description language="en">Transmit receive data ready Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_GC_WE_2">
                    <gui_name language="en">B_GC_WE_2</gui_name>
                    <description language="en">General call Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_STC_WE_2">
                    <gui_name language="en">B_STC_WE_2</gui_name>
                    <description language="en">Start Condition Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_BF_WE_2">
                    <gui_name language="en">B_BF_WE_2</gui_name>
                    <description language="en">Bus Free Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_AAS_WE_2">
                    <gui_name language="en">B_AAS_WE_2</gui_name>
                    <description language="en">Address as slave Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_RDR_WE_2">
                    <gui_name language="en">B_RDR_WE_2</gui_name>
                    <description language="en">Receive draining Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_XDR_WE_2">
                    <gui_name language="en">B_XDR_WE_2</gui_name>
                    <description language="en">Transmit draining Wake-Up</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C2" name="I2C_SYSS_2" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">I2C_SYSS_2</gui_name>
                <description language="en">Status information</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RDONE_2">
                    <gui_name language="en">B_RDONE_2</gui_name>
                    <description language="en">Internal reset</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_BUF_2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">I2C_BUF_2</gui_name>
                <description language="en">Receive DMA channel</description>
                <bitField high_bit="5" low_bit="0" name="B_XTRSH_2">
                    <gui_name language="en">B_XTRSH_2</gui_name>
                    <description language="en">Threshold value</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="6" low_bit="6" name="B_TXFIFO_CLR_2">
                    <gui_name language="en">B_TXFIFO_CLR_2</gui_name>
                    <description language="en">Transmit FIFO clear</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="7" low_bit="7" name="B_XDMA_EN_2">
                    <gui_name language="en">B_XDMA_EN_2</gui_name>
                    <description language="en">Transmit DMA channel</description>
                </bitField>
                <bitField high_bit="13" low_bit="8" name="B_RTRSH_2">
                    <gui_name language="en">B_RTRSH_2</gui_name>
                    <description language="en">Threshold value for FIFO</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="14" low_bit="14" name="B_RXFIFO_CLR_2">
                    <gui_name language="en">B_RXFIFO_CLR_2</gui_name>
                    <description language="en">Receive FIFO clear</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_RDMA_EN_2">
                    <gui_name language="en">B_RDMA_EN_2</gui_name>
                    <description language="en">Receive DMA channel</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_CNT_2" offset="0x00000014" size="0x00000004">
                <gui_name language="en">I2C_CNT_2</gui_name>
                <description language="en">Control the numbers of bytes</description>
                <bitField high_bit="15" low_bit="0" name="B_DCOUNT_2">
                    <gui_name language="en">B_DCOUNT_2</gui_name>
                    <description language="en">Data Count </description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_DATA_2" offset="0x00000018" size="0x00000004">
                <gui_name language="en">I2C_DATA_2</gui_name>
                <description language="en">Read or write data to the FIFO</description>
                <bitField high_bit="7" low_bit="0" name="B_DATA_2">
                    <gui_name language="en">B_DATA_2</gui_name>
                    <description language="en">Transmit Receive FIFO data</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_SYSC_2" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">I2C_SYSC_2</gui_name>
                <description language="en">Parameters of the L4 Core</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_I2C_2">
                    <gui_name language="en">B_AUTOIDLE_I2C_2</gui_name>
                    <description language="en">Auto Idle enable</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SRST_I2C_2">
                    <gui_name language="en">B_SRST_I2C_2</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_I2C_2">
                    <gui_name language="en">B_ENAWAKEUP_I2C_2</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_I2C_2">
                    <gui_name language="en">B_IDLEMODE_I2C_2</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCK_ACTIVITY_I2C_2">
                    <gui_name language="en">B_CLOCK_ACTIVITY_I2C_2</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_CON_2" offset="0x00000020" size="0x00000004">
                <gui_name language="en">I2C_CON_2</gui_name>
                <description language="en">Controls the functional</description>
                <bitField enumerationId="E_START" high_bit="0" low_bit="0" name="B_STT_2">
                    <gui_name language="en">B_STT_2</gui_name>
                    <description language="en">Start condition</description>
                </bitField>
                <bitField enumerationId="E_START" high_bit="1" low_bit="1" name="B_STP_2">
                    <gui_name language="en">B_STP_2</gui_name>
                    <description language="en">Stop condition</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="4" low_bit="4" name="B_XOA3_2">
                    <gui_name language="en">B_XOA3_2</gui_name>
                    <description language="en">Expand Own Addr 3</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="5" low_bit="5" name="B_XOA2_2">
                    <gui_name language="en">B_XOA2_2</gui_name>
                    <description language="en">Expand Own Addr 2</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="6" low_bit="6" name="B_XOA1_2">
                    <gui_name language="en">B_XOA1_2</gui_name>
                    <description language="en">Expand Own Addr 1</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="7" low_bit="7" name="B_XOA0_2">
                    <gui_name language="en">B_XOA0_2</gui_name>
                    <description language="en">Expand Own Addr 0</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="8" low_bit="8" name="B_XSA_2">
                    <gui_name language="en">B_XSA_2</gui_name>
                    <description language="en">Expand Slave Addr</description>
                </bitField>
                <bitField enumerationId="E_TRX" high_bit="9" low_bit="9" name="B_TRX_2">
                    <gui_name language="en">B_TRX_2</gui_name>
                    <description language="en">Transmitter Receiver mode</description>
                </bitField>
                <bitField enumerationId="E_MST" high_bit="10" low_bit="10" name="B_MST_2">
                    <gui_name language="en">B_MST_2</gui_name>
                    <description language="en">Master Slave mode</description>
                </bitField>
                <bitField enumerationId="E_STB" high_bit="11" low_bit="11" name="B_STB_2">
                    <gui_name language="en">B_STB_2</gui_name>
                    <description language="en">Start Byte mode</description>
                </bitField>
                <bitField enumerationId="E_OPMODE" high_bit="13" low_bit="12" name="B_OPMODE_2">
                    <gui_name language="en">B_OPMODE_2</gui_name>
                    <description language="en">Operation mode</description>
                </bitField>
                <bitField enumerationId="E_I2C_EN" high_bit="15" low_bit="15" name="B_I2C_EN_2">
                    <gui_name language="en">B_I2C_EN_2</gui_name>
                    <description language="en">Module Enable bit</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_OA0_2" offset="0x00000024" size="0x00000004">
                <gui_name language="en">I2C_OA0_2</gui_name>
                <description language="en">I2C 7 bit or 10 bit address</description>
                <bitField high_bit="9" low_bit="0" name="B_OA_2">
                    <gui_name language="en">B_OA_2</gui_name>
                    <description language="en">Own address 0 value</description>
                </bitField>
                <bitField high_bit="15" low_bit="13" name="B_MCODE_2">
                    <gui_name language="en">B_MCODE_2</gui_name>
                    <description language="en">Master C Code</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_SA_2" offset="0x00000028" size="0x00000004">
                <gui_name language="en">I2C_SA_2</gui_name>
                <description language="en">Addressed I2C module</description>
                <bitField high_bit="9" low_bit="0" name="B_SA_2">
                    <gui_name language="en">B_SA_2</gui_name>
                    <description language="en">Slave Address</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_PSC_2" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">I2C_PSC_2</gui_name>
                <description language="en">Internal clocking of the I2C</description>
                <bitField high_bit="7" low_bit="0" name="B_PSC_2">
                    <gui_name language="en">B_PSC_2</gui_name>
                    <description language="en">Prescale sampling clock</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_SCLL_2" offset="0x00000030" size="0x00000004">
                <gui_name language="en">I2C_SCLL_2</gui_name>
                <description language="en">SCL low time value</description>
                <bitField high_bit="7" low_bit="0" name="B_SCLL_2">
                    <gui_name language="en">B_SCLL_2</gui_name>
                    <description language="en">I2C Fast Standard</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_HSSCLL_2">
                    <gui_name language="en">B_HSSCLL_2</gui_name>
                    <description language="en">I2C High Speed mode</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_SCLH_2" offset="0x00000034" size="0x00000004">
                <gui_name language="en">I2C_SCLH_2</gui_name>
                <description language="en">SCL High time value</description>
                <bitField high_bit="7" low_bit="0" name="B_SCLH_2">
                    <gui_name language="en">B_SCLH_2</gui_name>
                    <description language="en">I2C Fast Standard</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_HSSCLH_2">
                    <gui_name language="en">B_HSSCLH_2</gui_name>
                    <description language="en">I2C High Speed mode</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_SYSTEST_2" offset="0x00000038" size="0x00000004">
                <gui_name language="en">I2C_SYSTEST_2</gui_name>
                <description language="en">System  level tests</description>
                <bitField high_bit="0" low_bit="0" name="B_SDA_O_2">
                    <gui_name language="en">B_SDA_O_2</gui_name>
                    <description language="en">SDA line drive output</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_SDA_I_2">
                    <gui_name language="en">B_SDA_I_2</gui_name>
                    <description language="en">SDA line sense input</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_SCL_O_2">
                    <gui_name language="en">B_SCL_O_2</gui_name>
                    <description language="en">SCL line drive output</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_SCL_I_2">
                    <gui_name language="en">B_SCL_I_2</gui_name>
                    <description language="en">SCL line sense input</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_SCCBE_O_2">
                    <gui_name language="en">B_SCCBE_O_2</gui_name>
                    <description language="en">SCCBE line sense output</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_SSB_2">
                    <gui_name language="en">B_SSB_2</gui_name>
                    <description language="en">Set status bits</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_TMODE_2">
                    <gui_name language="en">B_TMODE_2</gui_name>
                    <description language="en">Test Mode Select </description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_FREE_2">
                    <gui_name language="en">B_FREE_2</gui_name>
                    <description language="en">Free running mode </description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_ST_EN_2">
                    <gui_name language="en">B_ST_EN_2</gui_name>
                    <description language="en">System Test enable</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C2" name="I2C_BUFSTAT_2" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">I2C_BUFSTAT_2</gui_name>
                <description language="en">FIFO status information</description>
                <bitField access="Read Only" high_bit="5" low_bit="0" name="B_TXSTAT_2">
                    <gui_name language="en">B_TXSTAT_2</gui_name>
                    <description language="en">TX Buffer</description>
                </bitField>
                <bitField access="Read Only" high_bit="13" low_bit="8" name="B_RXSTAT_2">
                    <gui_name language="en">B_RXSTAT_2</gui_name>
                    <description language="en">RX Buffer</description>
                </bitField>
                <bitField access="Read Only" high_bit="15" low_bit="14" name="B_FIFODEPTH_2">
                    <gui_name language="en">B_FIFODEPTH_2</gui_name>
                    <description language="en">FIFO depth</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_OA1_2" offset="0x00000040" size="0x00000004">
                <gui_name language="en">I2C_OA1_2</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA1_2">
                    <gui_name language="en">B_OA1_2</gui_name>
                    <description language="en">Own address 1 value</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_OA2_2" offset="0x00000044" size="0x00000004">
                <gui_name language="en">I2C_OA2_2</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA2_2">
                    <gui_name language="en">B_OA2_2</gui_name>
                    <description language="en">Own address 2 value</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_OA3_2" offset="0x00000048" size="0x00000004">
                <gui_name language="en">I2C_OA3_2</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA3_2">
                    <gui_name language="en">B_OA3_2</gui_name>
                    <description language="en">Own address 3 value</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C2" name="I2C_ACTOA_2" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">I2C_ACTOA_2</gui_name>
                <description language="en">Accessed slave Own Address</description>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="0" low_bit="0" name="B_OA0_ACT_2">
                    <gui_name language="en">B_OA0_ACT_2</gui_name>
                    <description language="en">Own Address 0 active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="1" low_bit="1" name="B_OA1_ACT_2">
                    <gui_name language="en">B_OA1_ACT_2</gui_name>
                    <description language="en">Own Address 1 active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="2" low_bit="2" name="B_OA2_ACT_2">
                    <gui_name language="en">B_OA2_ACT_2</gui_name>
                    <description language="en">Own Address 2 active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="3" low_bit="3" name="B_OA3_ACT_2">
                    <gui_name language="en">B_OA3_ACT_2</gui_name>
                    <description language="en">Own address 3 active</description>
                </bitField>
            </register>
            <register base_addr="I2C2" name="I2C_SBLOCK_2" offset="0x00000050" size="0x00000004">
                <gui_name language="en">I2C_SBLOCK_2</gui_name>
                <description language="en">Slave mode i2c bus lock</description>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="0" low_bit="0" name="B_OA0_EN_2">
                    <gui_name language="en">B_OA0_EN_2</gui_name>
                    <description language="en">I2C Clk for Own Addr 0</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="1" low_bit="1" name="B_OA1_EN_2">
                    <gui_name language="en">B_OA1_EN_2</gui_name>
                    <description language="en">I2C Clk for Own Addr 1</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="2" low_bit="2" name="B_OA2_EN_2">
                    <gui_name language="en">B_OA2_EN_2</gui_name>
                    <description language="en">I2C Clk for Own Addr 2</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="3" low_bit="3" name="B_OA3_EN_2">
                    <gui_name language="en">B_OA3_EN_2</gui_name>
                    <description language="en">I2C Clk for Own Addr 3</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="I2C3" offset="0x00060004">
            <gui_name language="en">I2C3</gui_name>
            <description language="en">I2C 3</description>
            <register base_addr="I2C3" name="I2C_IE_3" offset="0x00000000" size="0x00000004">
                <gui_name language="en">I2C_IE_3</gui_name>
                <description language="en">Interrupt Enable</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AL_IE_3">
                    <gui_name language="en">B_AL_IE_3</gui_name>
                    <description language="en">Arbitration Lost interrupt enable</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_NACK_IE_3">
                    <gui_name language="en">B_NACK_IE_3</gui_name>
                    <description language="en">No Acknowledgment interrupt enable</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ARDY_IE_3">
                    <gui_name language="en">B_ARDY_IE_3</gui_name>
                    <description language="en">Register Access Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_RRDY_IE_3">
                    <gui_name language="en">B_RRDY_IE_3</gui_name>
                    <description language="en">Receive Data Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="4" low_bit="4" name="B_XRDY_IE_3">
                    <gui_name language="en">B_XRDY_IE_3</gui_name>
                    <description language="en">Transmit Data Ready</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_GC_IE_3">
                    <gui_name language="en">B_GC_IE_3</gui_name>
                    <description language="en">General Call interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_STC_IE_3">
                    <gui_name language="en">B_STC_IE_3</gui_name>
                    <description language="en">Start Condition interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="7" low_bit="7" name="B_AERR_IE_3">
                    <gui_name language="en">B_AERR_IE_3</gui_name>
                    <description language="en">Access Error interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_BF_IE_3">
                    <gui_name language="en">B_BF_IE_3</gui_name>
                    <description language="en">Bus Free interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_AAS_IE_3">
                    <gui_name language="en">B_AAS_IE_3</gui_name>
                    <description language="en">Addressed as Slave interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_RDR_IE_3">
                    <gui_name language="en">B_RDR_IE_3</gui_name>
                    <description language="en">Receive Draining interrupt</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_XDR_IE_3">
                    <gui_name language="en">B_XDR_IE_3</gui_name>
                    <description language="en">Transmit Draining interrupt</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_STAT_3" offset="0x00000004" size="0x00000004">
                <gui_name language="en">I2C_STAT_3</gui_name>
                <description language="en">Status information</description>
                <bitField high_bit="0" low_bit="0" name="B_AL_3">
                    <gui_name language="en">B_AL_3</gui_name>
                    <description language="en">Arbitration Lost IRQ</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_NACK_3">
                    <gui_name language="en">B_NACK_3</gui_name>
                    <description language="en">No Acknowledgment IRQ</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_ARDY_3">
                    <gui_name language="en">B_ARDY_3</gui_name>
                    <description language="en">Register Access Ready IRQ</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_3">
                    <gui_name language="en">B_RRDY_3</gui_name>
                    <description language="en">Receive Data Ready IRQ</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_XRDY_3">
                    <gui_name language="en">B_XRDY_3</gui_name>
                    <description language="en">Transmit Data Ready IRQ</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_GC_3">
                    <gui_name language="en">B_GC_3</gui_name>
                    <description language="en">General Call IRQ</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_STC_3">
                    <gui_name language="en">B_STC_3</gui_name>
                    <description language="en">Start Condition IRQ</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_AERR_3">
                    <gui_name language="en">B_AERR_3</gui_name>
                    <description language="en">Access Error IRQ</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_BF_3">
                    <gui_name language="en">B_BF_3</gui_name>
                    <description language="en">Bus Free IRQ</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_AAS_3">
                    <gui_name language="en">B_AAS_3</gui_name>
                    <description language="en">Address recognized as slave IRQ</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XUDF_3">
                    <gui_name language="en">B_XUDF_3</gui_name>
                    <description language="en">Transmit underflow</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_ROVR_3">
                    <gui_name language="en">B_ROVR_3</gui_name>
                    <description language="en">Receive overrun</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_BB_3">
                    <gui_name language="en">B_BB_3</gui_name>
                    <description language="en">Bus busy</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_RDR_3">
                    <gui_name language="en">B_RDR_3</gui_name>
                    <description language="en">Receive Draining IRQ</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XDR_3">
                    <gui_name language="en">B_XDR_3</gui_name>
                    <description language="en">Transmit Draining IRQ</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_WE_3" offset="0x00000008" size="0x00000004">
                <gui_name language="en">I2C_WE_3</gui_name>
                <description language="en">Wake-Up enable bits</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AL_WE_3">
                    <gui_name language="en">B_AL_WE_3</gui_name>
                    <description language="en">Arbitration lost Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_NACK_WE_3">
                    <gui_name language="en">B_NACK_WE_3</gui_name>
                    <description language="en">No Acknowledgment Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ARDY_WE_3">
                    <gui_name language="en">B_ARDY_WE_3</gui_name>
                    <description language="en">Register access ready Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_DRDY_WE_3">
                    <gui_name language="en">B_DRDY_WE_3</gui_name>
                    <description language="en">Transmit receive data ready Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_GC_WE_3">
                    <gui_name language="en">B_GC_WE_3</gui_name>
                    <description language="en">General call Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_STC_WE_3">
                    <gui_name language="en">B_STC_WE_3</gui_name>
                    <description language="en">Start Condition Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_BF_WE_3">
                    <gui_name language="en">B_BF_WE_3</gui_name>
                    <description language="en">Bus Free Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_AAS_WE_3">
                    <gui_name language="en">B_AAS_WE_3</gui_name>
                    <description language="en">Address as slave Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_RDR_WE_3">
                    <gui_name language="en">B_RDR_WE_3</gui_name>
                    <description language="en">Receive draining Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_XDR_WE_3">
                    <gui_name language="en">B_XDR_WE_3</gui_name>
                    <description language="en">Transmit draining Wake-Up</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C3" name="I2C_SYSS_3" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">I2C_SYSS_3</gui_name>
                <description language="en">Status information</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RDONE_3">
                    <gui_name language="en">B_RDONE_3</gui_name>
                    <description language="en">Internal reset</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_BUF_3" offset="0x00000010" size="0x00000004">
                <gui_name language="en">I2C_BUF_3</gui_name>
                <description language="en">Receive DMA channel</description>
                <bitField high_bit="5" low_bit="0" name="B_XTRSH_3">
                    <gui_name language="en">B_XTRSH_3</gui_name>
                    <description language="en">Threshold value</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="6" low_bit="6" name="B_TXFIFO_CLR_3">
                    <gui_name language="en">B_TXFIFO_CLR_3</gui_name>
                    <description language="en">Transmit FIFO clear</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="7" low_bit="7" name="B_XDMA_EN_3">
                    <gui_name language="en">B_XDMA_EN_3</gui_name>
                    <description language="en">Transmit DMA channel</description>
                </bitField>
                <bitField high_bit="13" low_bit="8" name="B_RTRSH_3">
                    <gui_name language="en">B_RTRSH_3</gui_name>
                    <description language="en">Threshold value for FIFO</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="14" low_bit="14" name="B_RXFIFO_CLR_3">
                    <gui_name language="en">B_RXFIFO_CLR_3</gui_name>
                    <description language="en">Receive FIFO clear</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_RDMA_EN_3">
                    <gui_name language="en">B_RDMA_EN_3</gui_name>
                    <description language="en">Receive DMA channel</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_CNT_3" offset="0x00000014" size="0x00000004">
                <gui_name language="en">I2C_CNT_3</gui_name>
                <description language="en">Control the numbers of bytes</description>
                <bitField high_bit="15" low_bit="0" name="B_DCOUNT_3">
                    <gui_name language="en">B_DCOUNT_3</gui_name>
                    <description language="en">Data Count </description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_DATA_3" offset="0x00000018" size="0x00000004">
                <gui_name language="en">I2C_DATA_3</gui_name>
                <description language="en">Read or write data to the FIFO</description>
                <bitField high_bit="7" low_bit="0" name="B_DATA_3">
                    <gui_name language="en">B_DATA_3</gui_name>
                    <description language="en">Transmit Receive FIFO data</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_SYSC_3" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">I2C_SYSC_3</gui_name>
                <description language="en">Parameters of the L4 Core</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_I2C_3">
                    <gui_name language="en">B_AUTOIDLE_I2C_3</gui_name>
                    <description language="en">Auto Idle enable</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SRST_I2C_3">
                    <gui_name language="en">B_SRST_I2C_3</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_I2C_3">
                    <gui_name language="en">B_ENAWAKEUP_I2C_3</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_I2C_3">
                    <gui_name language="en">B_IDLEMODE_I2C_3</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCK_ACTIVITY_I2C_3">
                    <gui_name language="en">B_CLOCK_ACTIVITY_I2C_3</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_CON_3" offset="0x00000020" size="0x00000004">
                <gui_name language="en">I2C_CON_3</gui_name>
                <description language="en">Controls the functional</description>
                <bitField enumerationId="E_START" high_bit="0" low_bit="0" name="B_STT_3">
                    <gui_name language="en">B_STT_3</gui_name>
                    <description language="en">Start condition</description>
                </bitField>
                <bitField enumerationId="E_START" high_bit="1" low_bit="1" name="B_STP_3">
                    <gui_name language="en">B_STP_3</gui_name>
                    <description language="en">Stop condition</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="4" low_bit="4" name="B_XOA3_3">
                    <gui_name language="en">B_XOA3_3</gui_name>
                    <description language="en">Expand Own Addr 3</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="5" low_bit="5" name="B_XOA2_3">
                    <gui_name language="en">B_XOA2_3</gui_name>
                    <description language="en">Expand Own Addr 2</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="6" low_bit="6" name="B_XOA1_3">
                    <gui_name language="en">B_XOA1_3</gui_name>
                    <description language="en">Expand Own Addr 1</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="7" low_bit="7" name="B_XOA0_3">
                    <gui_name language="en">B_XOA0_3</gui_name>
                    <description language="en">Expand Own Addr 0</description>
                </bitField>
                <bitField enumerationId="E_XSA" high_bit="8" low_bit="8" name="B_XSA_3">
                    <gui_name language="en">B_XSA_3</gui_name>
                    <description language="en">Expand Slave Addr</description>
                </bitField>
                <bitField enumerationId="E_TRX" high_bit="9" low_bit="9" name="B_TRX_3">
                    <gui_name language="en">B_TRX_3</gui_name>
                    <description language="en">Transmitter Receiver mode</description>
                </bitField>
                <bitField enumerationId="E_MST" high_bit="10" low_bit="10" name="B_MST_3">
                    <gui_name language="en">B_MST_3</gui_name>
                    <description language="en">Master Slave mode</description>
                </bitField>
                <bitField enumerationId="E_STB" high_bit="11" low_bit="11" name="B_STB_3">
                    <gui_name language="en">B_STB_3</gui_name>
                    <description language="en">Start Byte mode</description>
                </bitField>
                <bitField enumerationId="E_OPMODE" high_bit="13" low_bit="12" name="B_OPMODE_3">
                    <gui_name language="en">B_OPMODE_3</gui_name>
                    <description language="en">Operation mode</description>
                </bitField>
                <bitField enumerationId="E_I2C_EN" high_bit="15" low_bit="15" name="B_I2C_EN_3">
                    <gui_name language="en">B_I2C_EN_3</gui_name>
                    <description language="en">Module Enable bit</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_OA0_3" offset="0x00000024" size="0x00000004">
                <gui_name language="en">I2C_OA0_3</gui_name>
                <description language="en">I2C 7 bit or 10 bit address</description>
                <bitField high_bit="9" low_bit="0" name="B_OA_3">
                    <gui_name language="en">B_OA_3</gui_name>
                    <description language="en">Own address 0 value</description>
                </bitField>
                <bitField high_bit="15" low_bit="13" name="B_MCODE_3">
                    <gui_name language="en">B_MCODE_3</gui_name>
                    <description language="en">Master C Code</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_SA_3" offset="0x00000028" size="0x00000004">
                <gui_name language="en">I2C_SA_3</gui_name>
                <description language="en">Addressed I2C module</description>
                <bitField high_bit="9" low_bit="0" name="B_SA_3">
                    <gui_name language="en">B_SA_3</gui_name>
                    <description language="en">Slave Address</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_PSC_3" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">I2C_PSC_3</gui_name>
                <description language="en">Internal clocking of the I2C</description>
                <bitField high_bit="7" low_bit="0" name="B_PSC_3">
                    <gui_name language="en">B_PSC_3</gui_name>
                    <description language="en">Prescale sampling clock</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_SCLL_3" offset="0x00000030" size="0x00000004">
                <gui_name language="en">I2C_SCLL_3</gui_name>
                <description language="en">SCL low time value</description>
                <bitField high_bit="7" low_bit="0" name="B_SCLL_3">
                    <gui_name language="en">B_SCLL_3</gui_name>
                    <description language="en">I2C Fast Standard</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_HSSCLL_3">
                    <gui_name language="en">B_HSSCLL_3</gui_name>
                    <description language="en">I2C High Speed mode</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_SCLH_3" offset="0x00000034" size="0x00000004">
                <gui_name language="en">I2C_SCLH_3</gui_name>
                <description language="en">SCL High time value</description>
                <bitField high_bit="7" low_bit="0" name="B_SCLH_3">
                    <gui_name language="en">B_SCLH_3</gui_name>
                    <description language="en">I2C Fast Standard</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_HSSCLH_3">
                    <gui_name language="en">B_HSSCLH_3</gui_name>
                    <description language="en">I2C High Speed mode</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_SYSTEST_3" offset="0x00000038" size="0x00000004">
                <gui_name language="en">I2C_SYSTEST_3</gui_name>
                <description language="en">System  level tests</description>
                <bitField high_bit="0" low_bit="0" name="B_SDA_O_3">
                    <gui_name language="en">B_SDA_O_3</gui_name>
                    <description language="en">SDA line drive output</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_SDA_I_3">
                    <gui_name language="en">B_SDA_I_3</gui_name>
                    <description language="en">SDA line sense input</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_SCL_O_3">
                    <gui_name language="en">B_SCL_O_3</gui_name>
                    <description language="en">SCL line drive output</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_SCL_I_3">
                    <gui_name language="en">B_SCL_I_3</gui_name>
                    <description language="en">SCL line sense input</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_SCCBE_O_3">
                    <gui_name language="en">B_SCCBE_O_3</gui_name>
                    <description language="en">SCCBE line sense output</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_SSB_3">
                    <gui_name language="en">B_SSB_3</gui_name>
                    <description language="en">Set status bits</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_TMODE_3">
                    <gui_name language="en">B_TMODE_3</gui_name>
                    <description language="en">Test Mode Select </description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_FREE_3">
                    <gui_name language="en">B_FREE_3</gui_name>
                    <description language="en">Free running mode </description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_ST_EN_3">
                    <gui_name language="en">B_ST_EN_3</gui_name>
                    <description language="en">System Test enable</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C3" name="I2C_BUFSTAT_3" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">I2C_BUFSTAT_3</gui_name>
                <description language="en">FIFO status information</description>
                <bitField access="Read Only" high_bit="5" low_bit="0" name="B_TXSTAT_3">
                    <gui_name language="en">B_TXSTAT_3</gui_name>
                    <description language="en">TX Buffer</description>
                </bitField>
                <bitField access="Read Only" high_bit="13" low_bit="8" name="B_RXSTAT_3">
                    <gui_name language="en">B_RXSTAT_3</gui_name>
                    <description language="en">RX Buffer</description>
                </bitField>
                <bitField access="Read Only" high_bit="15" low_bit="14" name="B_FIFODEPTH_3">
                    <gui_name language="en">B_FIFODEPTH_3</gui_name>
                    <description language="en">FIFO depth</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_OA1_3" offset="0x00000040" size="0x00000004">
                <gui_name language="en">I2C_OA1_3</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA1_3">
                    <gui_name language="en">B_OA1_3</gui_name>
                    <description language="en">Own address 1 value</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_OA2_3" offset="0x00000044" size="0x00000004">
                <gui_name language="en">I2C_OA2_3</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA2_3">
                    <gui_name language="en">B_OA2_3</gui_name>
                    <description language="en">Own address 2 value</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_OA3_3" offset="0x00000048" size="0x00000004">
                <gui_name language="en">I2C_OA3_3</gui_name>
                <description language="en">Specify the module I2C</description>
                <bitField high_bit="9" low_bit="0" name="B_OA3_3">
                    <gui_name language="en">B_OA3_3</gui_name>
                    <description language="en">Own address 3 value</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="I2C3" name="I2C_ACTOA_3" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">I2C_ACTOA_3</gui_name>
                <description language="en">Accessed slave Own Address</description>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="0" low_bit="0" name="B_OA0_ACT_3">
                    <gui_name language="en">B_OA0_ACT_3</gui_name>
                    <description language="en">Own Address 0 active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="1" low_bit="1" name="B_OA1_ACT_3">
                    <gui_name language="en">B_OA1_ACT_3</gui_name>
                    <description language="en">Own Address 1 active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="2" low_bit="2" name="B_OA2_ACT_3">
                    <gui_name language="en">B_OA2_ACT_3</gui_name>
                    <description language="en">Own Address 2 active</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_I2C_ACTOA" high_bit="3" low_bit="3" name="B_OA3_ACT_3">
                    <gui_name language="en">B_OA3_ACT_3</gui_name>
                    <description language="en">Own address 3 active</description>
                </bitField>
            </register>
            <register base_addr="I2C3" name="I2C_SBLOCK_3" offset="0x00000050" size="0x00000004">
                <gui_name language="en">I2C_SBLOCK_3</gui_name>
                <description language="en">Slave mode i2c bus lock</description>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="0" low_bit="0" name="B_OA0_EN_3">
                    <gui_name language="en">B_OA0_EN_3</gui_name>
                    <description language="en">I2C Clk for Own Addr 0</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="1" low_bit="1" name="B_OA1_EN_3">
                    <gui_name language="en">B_OA1_EN_3</gui_name>
                    <description language="en">I2C Clk for Own Addr 1</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="2" low_bit="2" name="B_OA2_EN_3">
                    <gui_name language="en">B_OA2_EN_3</gui_name>
                    <description language="en">I2C Clk for Own Addr 2</description>
                </bitField>
                <bitField enumerationId="E_I2C_SBLOCK" high_bit="3" low_bit="3" name="B_OA3_EN_3">
                    <gui_name language="en">B_OA3_EN_3</gui_name>
                    <description language="en">I2C Clk for Own Addr 3</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="IPC" offset="0x00094010">
            <gui_name language="en">IPC</gui_name>
            <description language="en">IPC Mailbox</description>
            <register base_addr="IPC" name="MAILBOX_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MAILBOX_SYSCONFIG</gui_name>
                <description language="en">SYSCONFIG</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_IPC">
                    <gui_name language="en">B_AUTOIDLE_IPC</gui_name>
                    <description language="en">Auto idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_IPC">
                    <gui_name language="en">B_SOFTRESET_IPC</gui_name>
                    <description language="en">Soft Reset</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_IPC">
                    <gui_name language="en">B_SIDLEMODE_IPC</gui_name>
                    <description language="en">SIDLEMODE</description>
                </bitField>
                <bitField access="Read Only" high_bit="8" low_bit="8" name="B_CLOCKACTIVITY_IPC">
                    <gui_name language="en">B_CLOCKACTIVITY_IPC</gui_name>
                    <description language="en">Clock Activity</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="IPC" name="MAILBOX_SYSSTATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">MAILBOX_SYSSTATUS</gui_name>
                <description language="en">SYS STATUS</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_IPC">
                    <gui_name language="en">B_RESETDONE_IPC</gui_name>
                    <description language="en">Reset Done</description>
                </bitField>
            </register>
            <register base_addr="IPC" name="MAILBOX_MESSAGE_0" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MAILBOX_MESSAGE_0</gui_name>
                <description language="en">Mailbox message 0</description>
                <bitField high_bit="31" low_bit="0" name="B_MESSAGEVALUEMB_0">
                    <gui_name language="en">B_MESSAGEVALUEMB_0</gui_name>
                    <description language="en">Message value</description>
                </bitField>
            </register>
            <register base_addr="IPC" name="MAILBOX_MESSAGE_1" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MAILBOX_MESSAGE_1</gui_name>
                <description language="en">Mailbox message 1</description>
                <bitField high_bit="31" low_bit="0" name="B_MESSAGEVALUEMB_1">
                    <gui_name language="en">B_MESSAGEVALUEMB_1</gui_name>
                    <description language="en">Message value</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="IPC" name="MAILBOX_FIFOSTATUS_0" offset="0x00000070" size="0x00000004">
                <gui_name language="en">MAILBOX_FIFOSTATUS_0</gui_name>
                <description language="en">Mailbox Fifo status 0</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_FIFOFULLMB_0">
                    <gui_name language="en">B_FIFOFULLMB_0</gui_name>
                    <description language="en">FIFO FULL</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="IPC" name="MAILBOX_FIFOSTATUS_1" offset="0x00000074" size="0x00000004">
                <gui_name language="en">MAILBOX_FIFOSTATUS_1</gui_name>
                <description language="en">Mailbox Fifo status 1</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_FIFOFULLMB_1">
                    <gui_name language="en">B_FIFOFULLMB_1</gui_name>
                    <description language="en">FIFOFULL</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="IPC" name="MAILBOX_MSGSTATUS_0" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">MAILBOX_MSGSTATUS_0</gui_name>
                <description language="en">Mailbox MSG status 0</description>
                <bitField access="Read Only" high_bit="1" low_bit="0" name="B_NBOFMSGMB_0">
                    <gui_name language="en">B_NBOFMSGMB_0</gui_name>
                    <description language="en">NBOFMSGMB</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="IPC" name="MAILBOX_MSGSTATUS_1" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">MAILBOX_MSGSTATUS_1</gui_name>
                <description language="en">Mailbox MSG status 1</description>
                <bitField access="Read Only" high_bit="1" low_bit="0" name="B_NBOFMSGMB_1">
                    <gui_name language="en">B_NBOFMSGMB_1</gui_name>
                    <description language="en">NBOFMSGMB</description>
                </bitField>
            </register>
            <register base_addr="IPC" name="MAILBOX_IRQ_STATUS_0" offset="0x000000F0" size="0x00000004">
                <gui_name language="en">MAILBOX_IRQ_STATUS_0</gui_name>
                <description language="en">Mailbox IRQ status 0</description>
                <bitField high_bit="0" low_bit="0" name="B_NEWMSGSTATUSUUMB0_0">
                    <gui_name language="en">B_NEWMSGSTATUSUUMB0_0</gui_name>
                    <description language="en">New Msg User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_NOTFULLSTATUSUUMB0_0">
                    <gui_name language="en">B_NOTFULLSTATUSUUMB0_0</gui_name>
                    <description language="en">Not Full User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_NEWMSGSTATUSUUMB1_0">
                    <gui_name language="en">B_NEWMSGSTATUSUUMB1_0</gui_name>
                    <description language="en">New Msg User 1 Mailbox 1</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_NOTFULLSTATUSUUMB1_0">
                    <gui_name language="en">B_NOTFULLSTATUSUUMB1_0</gui_name>
                    <description language="en">Not Full User 1 Mailbox 1</description>
                </bitField>
            </register>
            <register base_addr="IPC" name="MAILBOX_IRQ_STATUS_1" offset="0x000000F8" size="0x00000004">
                <gui_name language="en">MAILBOX_IRQ_STATUS_1</gui_name>
                <description language="en">Mailbox IRQ status 1</description>
                <bitField high_bit="0" low_bit="0" name="B_NEWMSGSTATUSUUMB0_1">
                    <gui_name language="en">B_NEWMSGSTATUSUUMB0_1</gui_name>
                    <description language="en">New Msg User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_NOTFULLSTATUSUUMB0_1">
                    <gui_name language="en">B_NOTFULLSTATUSUUMB0_1</gui_name>
                    <description language="en">Not Full User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_NEWMSGSTATUSUUMB1_1">
                    <gui_name language="en">B_NEWMSGSTATUSUUMB1_1</gui_name>
                    <description language="en">New Msg User 1 Mailbox 1</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_NOTFULLSTATUSUUMB1_1">
                    <gui_name language="en">B_NOTFULLSTATUSUUMB1_1</gui_name>
                    <description language="en">Not Full User 1 Mailbox 1</description>
                </bitField>
            </register>
            <register base_addr="IPC" name="MAILBOX_IRQ_ENABLE_0" offset="0x000000F4" size="0x00000004">
                <gui_name language="en">MAILBOX_IRQ_ENABLE_0</gui_name>
                <description language="en">Mailbox IRQ Enable 0</description>
                <bitField high_bit="0" low_bit="0" name="B_NEWMSGENABLEUUMB0_0">
                    <gui_name language="en">B_NEWMSGENABLEUUMB0_0</gui_name>
                    <description language="en">New Msg User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_NOTFULLENABLEUUMB0_0">
                    <gui_name language="en">B_NOTFULLENABLEUUMB0_0</gui_name>
                    <description language="en">Not Full User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_NEWMSGENABLEUUMB1_0">
                    <gui_name language="en">B_NEWMSGENABLEUUMB1_0</gui_name>
                    <description language="en">New Msg User 1 Mailbox 1</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_NOTFULLENABLEUUMB1_0">
                    <gui_name language="en">B_NOTFULLENABLEUUMB1_0</gui_name>
                    <description language="en">Not Full User 1 Mailbox 1</description>
                </bitField>
            </register>
            <register base_addr="IPC" name="MAILBOX_IRQ_ENABLE_1" offset="0x000000FC" size="0x00000004">
                <gui_name language="en">MAILBOX_IRQ_ENABLE_1</gui_name>
                <description language="en">Mailbox IRQ Enable 1</description>
                <bitField high_bit="0" low_bit="0" name="B_NEWMSGENABLEUUMB0_1">
                    <gui_name language="en">B_NEWMSGENABLEUUMB0_1</gui_name>
                    <description language="en">New Msg User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_NOTFULLENABLEUUMB0_1">
                    <gui_name language="en">B_NOTFULLENABLEUUMB0_1</gui_name>
                    <description language="en">Not Full User 0 Mailbox 0</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_NEWMSGENABLEUUMB1_1">
                    <gui_name language="en">B_NEWMSGENABLEUUMB1_1</gui_name>
                    <description language="en">New Msg User 1 Mailbox 1</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_NOTFULLENABLEUUMB1_1">
                    <gui_name language="en">B_NOTFULLENABLEUUMB1_1</gui_name>
                    <description language="en">Not Full User 1 Mailbox 1</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP" offset="0x000BC004">
            <gui_name language="en">ISP</gui_name>
            <description language="en">Camera ISP</description>
            <register base_addr="ISP" name="ISP_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">ISP_SYSCONFIG</gui_name>
                <description language="en">ISP Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTO_IDLE_ISP">
                    <gui_name language="en">B_AUTO_IDLE_ISP</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFT_RESET_ISP">
                    <gui_name language="en">B_SOFT_RESET_ISP</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_MIDLEMODE" high_bit="13" low_bit="12" name="B_MIDLE_MODE_ISP">
                    <gui_name language="en">B_MIDLE_MODE_ISP</gui_name>
                    <description language="en">Idle mode selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="ISP" name="ISP_SYSSTATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">ISP_SYSSTATUS</gui_name>
                <description language="en">ISP Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESET_DONE_ISP">
                    <gui_name language="en">B_RESET_DONE_ISP</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="ISP" name="ISP_IRQ0ENABLE" offset="0x00000008" size="0x00000004">
                <gui_name language="en">ISP_IRQ0ENABLE</gui_name>
                <description language="en">ISP IRQ0 Enable</description>
            </register>
            <register base_addr="ISP" name="ISP_IRQ0STATUS" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">ISP_IRQ0STATUS</gui_name>
                <description language="en">ISP IRQ0 Status</description>
            </register>
            <register base_addr="ISP" name="ISP_IRQ1ENABLE" offset="0x00000010" size="0x00000004">
                <gui_name language="en">ISP_IRQ1ENABLE</gui_name>
                <description language="en">ISP IRQ1 Enable</description>
            </register>
            <register base_addr="ISP" name="ISP_IRQ1STATUS" offset="0x00000014" size="0x00000004">
                <gui_name language="en">ISP_IRQ1STATUS</gui_name>
                <description language="en">ISP IRQ1 Status</description>
            </register>
            <register base_addr="ISP" name="TCTRL_GRESET_LENGTH" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">TCTRL_GRESET_LENGTH</gui_name>
                <description language="en">TIMING CONTROL_GLOBAL SHUTTER</description>
            </register>
            <register base_addr="ISP" name="TCTRL_PSTRB_REPLAY" offset="0x00000030" size="0x00000004">
                <gui_name language="en">TCTRL_PSTRB_REPLAY</gui_name>
                <description language="en">TIMING CONTROL_PRESTROBE REPLAY</description>
                <bitField high_bit="24" low_bit="0" name="B_DELAY">
                    <gui_name language="en">B_DELAY</gui_name>
                    <description language="en">Delay</description>
                </bitField>
                <bitField high_bit="31" low_bit="25" name="B_COUNTER">
                    <gui_name language="en">B_COUNTER</gui_name>
                    <description language="en">Counter</description>
                </bitField>
            </register>
            <register base_addr="ISP" name="ISP_CTRL" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">ISP_CTRL</gui_name>
                <description language="en">CONTROL</description>
            </register>
            <register base_addr="ISP" name="ISP_SECURE" offset="0x00000040" size="0x00000004">
                <gui_name language="en">ISP_SECURE</gui_name>
                <description language="en">SECURITY CONTROL</description>
            </register>
            <register base_addr="ISP" name="TCTRL_CTRL" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">TCTRL_CTRL</gui_name>
                <description language="en">TIMING CONTROL_CONTROL</description>
            </register>
            <register base_addr="ISP" name="TCTRL_FRAME" offset="0x00000050" size="0x00000004">
                <gui_name language="en">TCTRL_FRAME</gui_name>
                <description language="en">TIMING CONTROL_FRAME</description>
            </register>
            <register base_addr="ISP" name="TCTRL_PSTRB_DELAY" offset="0x00000054" size="0x00000004">
                <gui_name language="en">TCTRL_PSTRB_DELAY</gui_name>
                <description language="en">TIMING CONTROL_PRE STROBE</description>
            </register>
            <register base_addr="ISP" name="TCTRL_STRB_DELAY" offset="0x00000058" size="0x00000004">
                <gui_name language="en">TCTRL_STRB_DELAY</gui_name>
                <description language="en">TIMING CONTROL  STROBE DELAY</description>
            </register>
            <register base_addr="ISP" name="TCTRL_SHUT_DELAY" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">TCTRL_SHUT_DELAY</gui_name>
                <description language="en">TIMING CONTROL SHUTTER DELAY</description>
            </register>
            <register base_addr="ISP" name="TCTRL_PSTRB_LENGTH" offset="0x00000060" size="0x00000004">
                <gui_name language="en">TCTRL_PSTRB_LENGTH</gui_name>
                <description language="en">TIMING CONTROL PRESTROBE LENGTH</description>
            </register>
            <register base_addr="ISP" name="TCTRL_STRB_LENGTH" offset="0x00000064" size="0x00000004">
                <gui_name language="en">TCTRL_STRB_LENGTH</gui_name>
                <description language="en">TIMING CONTROL STROBE LENGTH</description>
            </register>
            <register base_addr="ISP" name="TCTRL_SHUT_LENGTH" offset="0x00000068" size="0x00000004">
                <gui_name language="en">TCTRL_SHUT_LENGTH</gui_name>
                <description language="en">TIMING CONTROL  SHUTTER LENGTH</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP_CBUFF" offset="0x000BC110">
            <gui_name language="en">ISP_CBUFF</gui_name>
            <description language="en">Camera ISP CBUFF</description>
            <register base_addr="ISP_CBUFF" name="CBUFF_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">CBUFF_SYSCONFIG</gui_name>
                <description language="en">CBUFF Sys Config</description>
            </register>
            <register access="Read Only" base_addr="ISP_CBUFF" name="CBUFF_SYSSTATUS" offset="0x00000004" size="0x00000004">
                <gui_name language="en">CBUFF_SYSSTATUS</gui_name>
                <description language="en">CBUFF Sys Status</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF_IRQSTATUS" offset="0x00000008" size="0x00000004">
                <gui_name language="en">CBUFF_IRQSTATUS</gui_name>
                <description language="en">CBUFF IRQ status</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF_IRQENABLE" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">CBUFF_IRQENABLE</gui_name>
                <description language="en">CBUFF IRQ Enable</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF0_CTRL" offset="0x00000010" size="0x00000004">
                <gui_name language="en">CBUFF0_CTRL</gui_name>
                <description language="en">Circular buffer 0 control</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF1_CTRL" offset="0x00000014" size="0x00000004">
                <gui_name language="en">CBUFF1_CTRL</gui_name>
                <description language="en">Circular buffer 1 control</description>
            </register>
            <register access="Read Only" base_addr="ISP_CBUFF" name="CBUFF0_STATUS" offset="0x00000020" size="0x00000004">
                <gui_name language="en">CBUFF0_STATUS</gui_name>
                <description language="en">Threshold value</description>
            </register>
            <register access="Read Only" base_addr="ISP_CBUFF" name="CBUFF1_STATUS" offset="0x00000024" size="0x00000004">
                <gui_name language="en">CBUFF1_STATUS</gui_name>
                <description language="en">Threshold value</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF0_START" offset="0x00000030" size="0x00000004">
                <gui_name language="en">CBUFF0_START</gui_name>
                <description language="en">Start address of the virtual space 0</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF1_START" offset="0x00000034" size="0x00000004">
                <gui_name language="en">CBUFF1_START</gui_name>
                <description language="en">Start address of the virtual space 1</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF0_END" offset="0x00000040" size="0x00000004">
                <gui_name language="en">CBUFF0_END</gui_name>
                <description language="en">End address of the virtual space 0</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF1_END" offset="0x00000044" size="0x00000004">
                <gui_name language="en">CBUFF1_END</gui_name>
                <description language="en">End address of the virtual space 1</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF0_WINDOWSIZE" offset="0x00000050" size="0x00000004">
                <gui_name language="en">CBUFF0_WINDOWSIZE</gui_name>
                <description language="en">Defines the window size 0</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF1_WINDOWSIZE" offset="0x00000054" size="0x00000004">
                <gui_name language="en">CBUFF1_WINDOWSIZE</gui_name>
                <description language="en">Defines the window size 1</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF0_THRESHOLD" offset="0x00000060" size="0x00000004">
                <gui_name language="en">CBUFF0_THRESHOLD</gui_name>
                <description language="en">Threshold value 0</description>
            </register>
            <register base_addr="ISP_CBUFF" name="CBUFF1_THRESHOLD" offset="0x00000064" size="0x00000004">
                <gui_name language="en">CBUFF1_THRESHOLD</gui_name>
                <description language="en">Threshold value 1</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP_CCDC" offset="0x000BC600">
            <gui_name language="en">ISP_CCDC</gui_name>
            <description language="en">Camera ISP CCDC</description>
            <register access="Read Only" base_addr="ISP_CCDC" name="CCDC_PID" offset="0x00000000" size="0x00000004">
                <gui_name language="en">CCDC_PID</gui_name>
                <description language="en">PERIPHERAL ID</description>
                <bitField access="Read Only" high_bit="15" low_bit="8" name="B_CID">
                    <gui_name language="en">B_CID</gui_name>
                    <description language="en">Class identification</description>
                </bitField>
                <bitField access="Read Only" high_bit="23" low_bit="16" name="B_TID">
                    <gui_name language="en">B_TID</gui_name>
                    <description language="en">Peripheral identification</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_PCR" offset="0x00000004" size="0x00000004">
                <gui_name language="en">CCDC_PCR</gui_name>
                <description language="en">PERIPHERAL CONTROL</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_ENABLE_PCR">
                    <gui_name language="en">B_ENABLE_PCR</gui_name>
                    <description language="en">CCDC module enable</description>
                </bitField>
                <bitField access="Read Only" enumerationId="E_BUSY" high_bit="1" low_bit="1" name="B_BUSY">
                    <gui_name language="en">B_BUSY</gui_name>
                    <description language="en">CCDC module busy</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_SYN_MODE" offset="0x00000008" size="0x00000004">
                <gui_name language="en">CCDC_SYN_MODE</gui_name>
                <description language="en">SYNC and mode set</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_HD_VD_WID" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">CCDC_HD_VD_WID</gui_name>
                <description language="en">SYNC WIDTH CONTROL</description>
                <bitField high_bit="11" low_bit="0" name="B_VDW">
                    <gui_name language="en">B_VDW</gui_name>
                    <description language="en">Camera VDW </description>
                </bitField>
                <bitField high_bit="27" low_bit="16" name="B_HDW">
                    <gui_name language="en">B_HDW</gui_name>
                    <description language="en">Camera HDW </description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_PIX_LINES" offset="0x00000010" size="0x00000004">
                <gui_name language="en">CCDC_PIX_LINES</gui_name>
                <description language="en">SIZE CONTROL</description>
                <bitField high_bit="15" low_bit="0" name="B_HLPRF">
                    <gui_name language="en">B_HLPRF</gui_name>
                    <description language="en">Half line per field</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_PPLN">
                    <gui_name language="en">B_PPLN</gui_name>
                    <description language="en">Pixels per line</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_HORZ_INFO" offset="0x00000014" size="0x00000004">
                <gui_name language="en">CCDC_HORZ_INFO</gui_name>
                <description language="en">HORIZONTAL PIXEL INFO</description>
                <bitField high_bit="14" low_bit="0" name="B_NPH">
                    <gui_name language="en">B_NPH</gui_name>
                    <description language="en">Number of pixels horizontal</description>
                </bitField>
                <bitField high_bit="30" low_bit="16" name="B_SPH">
                    <gui_name language="en">B_SPH</gui_name>
                    <description language="en">Start pixel horizontal</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_VERT_START" offset="0x00000018" size="0x00000004">
                <gui_name language="en">CCDC_VERT_START</gui_name>
                <description language="en">VERTICAL LINE START</description>
                <bitField high_bit="14" low_bit="0" name="B_SLV1">
                    <gui_name language="en">B_SLV1</gui_name>
                    <description language="en">Start line vertical 1</description>
                </bitField>
                <bitField high_bit="30" low_bit="16" name="B_SLV0">
                    <gui_name language="en">B_SLV0</gui_name>
                    <description language="en">Start line vertical 0</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_VERT_LINES" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">CCDC_VERT_LINES</gui_name>
                <description language="en">VERTICAL LINE NUMBER</description>
                <bitField high_bit="14" low_bit="0" name="B_NLV">
                    <gui_name language="en">B_NLV</gui_name>
                    <description language="en">Number of lines vertical</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_CULLING" offset="0x00000020" size="0x00000004">
                <gui_name language="en">CCDC_CULLING</gui_name>
                <description language="en">CULL CONTROL</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_HSIZE_OFF" offset="0x00000024" size="0x00000004">
                <gui_name language="en">CCDC_HSIZE_OFF</gui_name>
                <description language="en">HORIZONTAL SIZE</description>
                <bitField high_bit="15" low_bit="0" name="B_LNOFST">
                    <gui_name language="en">B_LNOFST</gui_name>
                    <description language="en">Line offset</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_SDOFST" offset="0x00000028" size="0x00000004">
                <gui_name language="en">CCDC_SDOFST</gui_name>
                <description language="en">MEMORY OFFSET</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_SDR_ADDR" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">CCDC_SDR_ADDR</gui_name>
                <description language="en">MEMORY ADDRESS</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_CLAMP" offset="0x00000030" size="0x00000004">
                <gui_name language="en">CCDC_CLAMP</gui_name>
                <description language="en">CLAMP CONTROL</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_DCSUB" offset="0x00000034" size="0x00000004">
                <gui_name language="en">CCDC_DCSUB</gui_name>
                <description language="en">DC CLAMP</description>
                <bitField high_bit="13" low_bit="0" name="B_DCSUB">
                    <gui_name language="en">B_DCSUB</gui_name>
                    <description language="en">DC value to subtract</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_COLPTN" offset="0x00000038" size="0x00000004">
                <gui_name language="en">CCDC_COLPTN</gui_name>
                <description language="en">COLOR PATTERN</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_BLKCMP" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">CCDC_BLKCMP</gui_name>
                <description language="en">BLACK COMPENSATION</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FPC" offset="0x00000040" size="0x00000004">
                <gui_name language="en">CCDC_FPC</gui_name>
                <description language="en">FAULT PIXEL CORRECTION</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FPC_ADDR" offset="0x00000044" size="0x00000004">
                <gui_name language="en">CCDC_FPC_ADDR</gui_name>
                <description language="en">FAULT PIXEL CORRECTION MEMORY</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_VDINT" offset="0x00000048" size="0x00000004">
                <gui_name language="en">CCDC_VDINT</gui_name>
                <description language="en">VD INTERRUPT</description>
                <bitField high_bit="14" low_bit="0" name="B_VDINT1">
                    <gui_name language="en">B_VDINT1</gui_name>
                    <description language="en">VD1 interrupt timing</description>
                </bitField>
                <bitField high_bit="30" low_bit="16" name="B_VDINT0">
                    <gui_name language="en">B_VDINT0</gui_name>
                    <description language="en">VD0 interrupt timing</description>
                </bitField>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_ALAW" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">CCDC_ALAW</gui_name>
                <description language="en">ALAW SETTINGS</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_REC656IF" offset="0x00000050" size="0x00000004">
                <gui_name language="en">CCDC_REC656IF</gui_name>
                <description language="en">ITU R BT 656 CONFIGURATION</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_CFG" offset="0x00000054" size="0x00000004">
                <gui_name language="en">CCDC_CFG</gui_name>
                <description language="en">CONFIGURATION</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMTCFG" offset="0x00000058" size="0x00000004">
                <gui_name language="en">CCDC_FMTCFG</gui_name>
                <description language="en">REFORMATTER/VIDEO IF CONFIG</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_HORZ" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">CCDC_FMT_HORZ</gui_name>
                <description language="en">REFORMATTER HORIZ INFO</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_VERT" offset="0x00000060" size="0x00000004">
                <gui_name language="en">CCDC_FMT_VERT</gui_name>
                <description language="en">REFORMATTER VERT INFO</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR0" offset="0x00000064" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR0</gui_name>
                <description language="en">REFORMATTER ADDR PTR 0</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR1" offset="0x00000068" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR1</gui_name>
                <description language="en">REFORMATTER ADDR PTR 1</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR2" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR2</gui_name>
                <description language="en">REFORMATTER ADDR PTR 2</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR3" offset="0x00000070" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR3</gui_name>
                <description language="en">REFORMATTER ADDR PTR 3</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR4" offset="0x00000074" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR4</gui_name>
                <description language="en">REFORMATTER ADDR PTR 4</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR5" offset="0x00000078" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR5</gui_name>
                <description language="en">REFORMATTER ADDR PTR 5</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR6" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR6</gui_name>
                <description language="en">REFORMATTER ADDR PTR 6</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_FMT_ADDR7" offset="0x00000080" size="0x00000004">
                <gui_name language="en">CCDC_FMT_ADDR7</gui_name>
                <description language="en">REFORMATTER ADDR PTR 7</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_PRGEVEN0" offset="0x00000084" size="0x00000004">
                <gui_name language="en">CCDC_PRGEVEN0</gui_name>
                <description language="en">PROGRAM ENTRIES 0 to 7 FOR EVEN LINES</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_PRGEVEN1" offset="0x00000088" size="0x00000004">
                <gui_name language="en">CCDC_PRGEVEN1</gui_name>
                <description language="en">PROGRAM ENTRIES 8 to 15 FOR EVEN LINES</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_PRGODD0" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">CCDC_PRGODD0</gui_name>
                <description language="en">PROGRAM ENTRIES 0 to 7 FOR ODD LINES</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_PRGODD1" offset="0x00000090" size="0x00000004">
                <gui_name language="en">CCDC_PRGODD1</gui_name>
                <description language="en">PROGRAM ENTRIES 8 to 15 FOR ODD LINES</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_VP_OUT" offset="0x00000094" size="0x00000004">
                <gui_name language="en">CCDC_VP_OUT</gui_name>
                <description language="en">VIDEO PORT OUTPUT REGISTER</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_LSC_CONFIG" offset="0x00000098" size="0x00000004">
                <gui_name language="en">CCDC_LSC_CONFIG</gui_name>
                <description language="en">LENS SHADING COMPENSATION</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_LSC_INITIAL" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">CCDC_LSC_INITIAL</gui_name>
                <description language="en">LENS SHADING COMPENSATION</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_LSC_TABLE_BASE" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">CCDC_LSC_TABLE_BASE</gui_name>
                <description language="en">LENS SHADING COMPENSATION TABLE BASE</description>
            </register>
            <register base_addr="ISP_CCDC" name="CCDC_LSC_TABLE_OFFSET" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">CCDC_LSC_TABLE_OFFSET</gui_name>
                <description language="en">LENS SHADING COMPENSATION TABLE</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP_H3A" offset="0x000BCC00">
            <gui_name language="en">ISP_H3A</gui_name>
            <description language="en">Camera ISP H3A</description>
            <register access="Read Only" base_addr="ISP_H3A" name="H3A_PID" offset="0x00000000" size="0x00000004">
                <gui_name language="en">H3A_PID</gui_name>
                <description language="en">PERIPHERAL ID</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_PCR" offset="0x00000004" size="0x00000004">
                <gui_name language="en">H3A_PCR</gui_name>
                <description language="en">PERIPHERAL CONTROL</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFPAX1" offset="0x00000008" size="0x00000004">
                <gui_name language="en">H3A_AFPAX1</gui_name>
                <description language="en">AF PAXEL CONFIG 1</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFPAX2" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">H3A_AFPAX2</gui_name>
                <description language="en">AF PAXEL CONFIG 2</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFPAXSTART" offset="0x00000010" size="0x00000004">
                <gui_name language="en">H3A_AFPAXSTART</gui_name>
                <description language="en">AF PAXEL START POSITION</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFIIRSH" offset="0x00000014" size="0x00000004">
                <gui_name language="en">H3A_AFIIRSH</gui_name>
                <description language="en">AF IIR HORIZONTAL START POSITION</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFBUFST" offset="0x00000018" size="0x00000004">
                <gui_name language="en">H3A_AFBUFST</gui_name>
                <description language="en">AF MEMORY ADDRESS</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF010" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF010</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 0</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF032" offset="0x00000020" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF032</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 0</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF054" offset="0x00000024" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF054</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 0</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF076" offset="0x00000028" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF076</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 0</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF098" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF098</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 0</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF0010" offset="0x00000030" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF0010</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 0</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF110" offset="0x00000034" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF110</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 1</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF132" offset="0x00000038" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF132</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 1</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF154" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF154</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 1</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF176" offset="0x00000040" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF176</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 1</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF198" offset="0x00000044" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF198</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 1</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AFCOEF1010" offset="0x00000048" size="0x00000004">
                <gui_name language="en">H3A_AFCOEF1010</gui_name>
                <description language="en">IIR FILTER COEF DATA  SET 1</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AEWWIN1" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">H3A_AEWWIN1</gui_name>
                <description language="en">AE AWB CONTROL</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AEWINSTART" offset="0x00000050" size="0x00000004">
                <gui_name language="en">H3A_AEWINSTART</gui_name>
                <description language="en">AE AWB START POSITION</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AEWINBLK" offset="0x00000054" size="0x00000004">
                <gui_name language="en">H3A_AEWINBLK</gui_name>
                <description language="en">BLACK LINE</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AEWSUBWIN" offset="0x00000058" size="0x00000004">
                <gui_name language="en">H3A_AEWSUBWIN</gui_name>
                <description language="en">AE AWB</description>
            </register>
            <register base_addr="ISP_H3A" name="H3A_AEWBUFST" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">H3A_AEWBUFST</gui_name>
                <description language="en">AE AWB MEMORY ADDRESS</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP_HIST" offset="0x000BCA00">
            <gui_name language="en">ISP_HIST</gui_name>
            <description language="en">Camera ISP HIST</description>
            <register access="Read Only" base_addr="ISP_HIST" name="HIST_PID" offset="0x00000000" size="0x00000004">
                <gui_name language="en">HIST_PID</gui_name>
                <description language="en">PERIPHERAL ID</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_PCR" offset="0x00000004" size="0x00000004">
                <gui_name language="en">HIST_PCR</gui_name>
                <description language="en">PERIPHERAL CONTROL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_CNT" offset="0x00000008" size="0x00000004">
                <gui_name language="en">HIST_CNT</gui_name>
                <description language="en">HISTOGRAM CONTROL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_WB_GAIN" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">HIST_WB_GAIN</gui_name>
                <description language="en">HISTOGRAM WHITE BALANCE GAIN</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R0_HORZ" offset="0x00000010" size="0x00000004">
                <gui_name language="en">HIST_R0_HORZ</gui_name>
                <description language="en">REGION 0 HORIZONTAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R1_HORZ" offset="0x00000018" size="0x00000004">
                <gui_name language="en">HIST_R1_HORZ</gui_name>
                <description language="en">REGION 1 HORIZONTAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R2_HORZ" offset="0x00000020" size="0x00000004">
                <gui_name language="en">HIST_R2_HORZ</gui_name>
                <description language="en">REGION 2 HORIZONTAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R3_HORZ" offset="0x00000028" size="0x00000004">
                <gui_name language="en">HIST_R3_HORZ</gui_name>
                <description language="en">REGION 3 HORIZONTAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R0_VERT" offset="0x00000014" size="0x00000004">
                <gui_name language="en">HIST_R0_VERT</gui_name>
                <description language="en">REGION 0 VERTICAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R1_VERT" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">HIST_R1_VERT</gui_name>
                <description language="en">REGION 1 VERTICAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R2_VERT" offset="0x00000024" size="0x00000004">
                <gui_name language="en">HIST_R2_VERT</gui_name>
                <description language="en">REGION 2 VERTICAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_R3_VERT" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">HIST_R3_VERT</gui_name>
                <description language="en">REGION 3 VERTICAL</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_ADDR" offset="0x00000030" size="0x00000004">
                <gui_name language="en">HIST_ADDR</gui_name>
                <description language="en">HISTOGRAM ADDRESS</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_DATA" offset="0x00000034" size="0x00000004">
                <gui_name language="en">HIST_DATA</gui_name>
                <description language="en">HISTOGRAM DATA</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_RADD" offset="0x00000038" size="0x00000004">
                <gui_name language="en">HIST_RADD</gui_name>
                <description language="en">ADDRESS</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_RADD_OFF" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">HIST_RADD_OFF</gui_name>
                <description language="en">ADDRESS OFFSET</description>
            </register>
            <register base_addr="ISP_HIST" name="HIST_H_V_INFO" offset="0x00000040" size="0x00000004">
                <gui_name language="en">HIST_H_V_INFO</gui_name>
                <description language="en">IMAGE SIZE</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP_PREVIEW" offset="0x000BCE00">
            <gui_name language="en">ISP_PREVIEW</gui_name>
            <description language="en">Camera ISP Preview</description>
            <register access="Read Only" base_addr="ISP_PREVIEW" name="PRV_PID" offset="0x00000000" size="0x00000004">
                <gui_name language="en">PRV_PID</gui_name>
                <description language="en">PERIPHERAL ID</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_PCR" offset="0x00000004" size="0x00000004">
                <gui_name language="en">PRV_PCR</gui_name>
                <description language="en">PERIPHERAL CONTROL</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_HORZ_INFO" offset="0x00000008" size="0x00000004">
                <gui_name language="en">PRV_HORZ_INFO</gui_name>
                <description language="en">HORIZONTAL SETUP</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_VERT_INFO" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">PRV_VERT_INFO</gui_name>
                <description language="en">VERTICAL SETUP</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RSDR_ADDR" offset="0x00000010" size="0x00000004">
                <gui_name language="en">PRV_RSDR_ADDR</gui_name>
                <description language="en">MEMORY READ ADDRESS</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RADR_OFFSET" offset="0x00000014" size="0x00000004">
                <gui_name language="en">PRV_RADR_OFFSET</gui_name>
                <description language="en">MEMORY READ ADDRESS OFFSET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_DSDR_ADDR" offset="0x00000018" size="0x00000004">
                <gui_name language="en">PRV_DSDR_ADDR</gui_name>
                <description language="en">DARK FRAME MEMORY ADDRESS</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_DRKF_OFFSET" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">PRV_DRKF_OFFSET</gui_name>
                <description language="en">DARK FRAME MEMORY OFFSET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_WSDR_ADDR" offset="0x00000020" size="0x00000004">
                <gui_name language="en">PRV_WSDR_ADDR</gui_name>
                <description language="en">MEMORY WRITE ADDRESS</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_WADD_OFFSET" offset="0x00000024" size="0x00000004">
                <gui_name language="en">PRV_WADD_OFFSET</gui_name>
                <description language="en">MEMORY WRITE OFFSET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_AVE" offset="0x00000028" size="0x00000004">
                <gui_name language="en">PRV_AVE</gui_name>
                <description language="en">INPUT FORMATTER</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_HMED" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">PRV_HMED</gui_name>
                <description language="en">HORIZONTAL MEDIAN FILTER</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_NF" offset="0x00000030" size="0x00000004">
                <gui_name language="en">PRV_NF</gui_name>
                <description language="en">NOISE FILTER</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_WB_DGAIN" offset="0x00000034" size="0x00000004">
                <gui_name language="en">PRV_WB_DGAIN</gui_name>
                <description language="en">WHITE BALANCE COEF</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_WBGAIN" offset="0x00000038" size="0x00000004">
                <gui_name language="en">PRV_WBGAIN</gui_name>
                <description language="en">WHITE BALANCE COEF</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_WBSEL" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">PRV_WBSEL</gui_name>
                <description language="en">WHITE BALANCE COEF SELECTION</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CFA" offset="0x00000040" size="0x00000004">
                <gui_name language="en">PRV_CFA</gui_name>
                <description language="en">COLOR FILTER ARRAY</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_BLKADJOFF" offset="0x00000044" size="0x00000004">
                <gui_name language="en">PRV_BLKADJOFF</gui_name>
                <description language="en">BLACK ADJUSTMENT OFFSET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RGB_MAT1" offset="0x00000048" size="0x00000004">
                <gui_name language="en">PRV_RGB_MAT1</gui_name>
                <description language="en">RGB MATRIX COEF 1</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RGB_MAT2" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">PRV_RGB_MAT2</gui_name>
                <description language="en">RGB MATRIX COEF 2</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RGB_MAT3" offset="0x00000050" size="0x00000004">
                <gui_name language="en">PRV_RGB_MAT3</gui_name>
                <description language="en">RGB MATRIX COEF 3</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RGB_MAT4" offset="0x00000054" size="0x00000004">
                <gui_name language="en">PRV_RGB_MAT4</gui_name>
                <description language="en">RGB MATRIX COEF 4</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RGB_MAT5" offset="0x00000058" size="0x00000004">
                <gui_name language="en">PRV_RGB_MAT5</gui_name>
                <description language="en">RGB MATRIX COEF 5</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RGB_OFF1" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">PRV_RGB_OFF1</gui_name>
                <description language="en">RGB MATRIX OFFSET 1</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_RGB_OFF2" offset="0x00000060" size="0x00000004">
                <gui_name language="en">PRV_RGB_OFF2</gui_name>
                <description language="en">RGB MATRIX OFFSET 2</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CSC0" offset="0x00000064" size="0x00000004">
                <gui_name language="en">PRV_CSC0</gui_name>
                <description language="en">COLOR SPACE COEF 0</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CSC1" offset="0x00000068" size="0x00000004">
                <gui_name language="en">PRV_CSC1</gui_name>
                <description language="en">COLOR SPACE COEF 1</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CSC2" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">PRV_CSC2</gui_name>
                <description language="en">COLOR SPACE COEF 2</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CSC_OFFSET" offset="0x00000070" size="0x00000004">
                <gui_name language="en">PRV_CSC_OFFSET</gui_name>
                <description language="en">COLOR SPACE CONVERSION OFFSET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CNT_BRT" offset="0x00000074" size="0x00000004">
                <gui_name language="en">PRV_CNT_BRT</gui_name>
                <description language="en">CONTRAST SET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CSUP" offset="0x00000078" size="0x00000004">
                <gui_name language="en">PRV_CSUP</gui_name>
                <description language="en">CHROMINANCE SUPPRESSION SET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_SETUP_YC" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">PRV_SETUP_YC</gui_name>
                <description language="en">Y AND C SET</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_SET_TBL_ADDR" offset="0x00000080" size="0x00000004">
                <gui_name language="en">PRV_SET_TBL_ADDR</gui_name>
                <description language="en">SET TABLE ADDRESS</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_SET_TBL_DATA" offset="0x00000084" size="0x00000004">
                <gui_name language="en">PRV_SET_TBL_DATA</gui_name>
                <description language="en">SETUP TABLE DATA</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CDC_THR0" offset="0x00000090" size="0x00000004">
                <gui_name language="en">PRV_CDC_THR0</gui_name>
                <description language="en">COUPLET DEFECT  0</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CDC_THR1" offset="0x00000094" size="0x00000004">
                <gui_name language="en">PRV_CDC_THR1</gui_name>
                <description language="en">COUPLET DEFECT  1</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CDC_THR2" offset="0x00000098" size="0x00000004">
                <gui_name language="en">PRV_CDC_THR2</gui_name>
                <description language="en">COUPLET DEFECT  2</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CDC_THR3" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">PRV_CDC_THR3</gui_name>
                <description language="en">COUPLET DEFECT  3</description>
            </register>
            <register base_addr="ISP_PREVIEW" name="PRV_CDC_THR4" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">PRV_CDC_THR4</gui_name>
                <description language="en">COUPLET DEFECT  4</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP_RESIZER" offset="0x000BD000">
            <gui_name language="en">ISP_RESIZER</gui_name>
            <description language="en">Camera ISP Resizer</description>
            <register access="Read Only" base_addr="ISP_RESIZER" name="RSZ_PID" offset="0x00000000" size="0x00000004">
                <gui_name language="en">RSZ_PID</gui_name>
                <description language="en">PERIPHERAL ID</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_PCR" offset="0x00000004" size="0x00000004">
                <gui_name language="en">RSZ_PCR</gui_name>
                <description language="en">PERIPHERAL CONTROL</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_CNT" offset="0x00000008" size="0x00000004">
                <gui_name language="en">RSZ_CNT</gui_name>
                <description language="en">RESIZER CONTROL</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_OUT_SIZE" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">RSZ_OUT_SIZE</gui_name>
                <description language="en">OUTPUT SIZE</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_IN_START" offset="0x00000010" size="0x00000004">
                <gui_name language="en">RSZ_IN_START</gui_name>
                <description language="en">INPUT CONFIGURATION</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_IN_SIZE" offset="0x00000014" size="0x00000004">
                <gui_name language="en">RSZ_IN_SIZE</gui_name>
                <description language="en">INPUT SIZE</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_SDR_INADD" offset="0x00000018" size="0x00000004">
                <gui_name language="en">RSZ_SDR_INADD</gui_name>
                <description language="en">INPUT ADDRESS</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_SDR_INOFF" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">RSZ_SDR_INOFF</gui_name>
                <description language="en">INPUT OFFSET</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_SDR_OUTADD" offset="0x00000020" size="0x00000004">
                <gui_name language="en">RSZ_SDR_OUTADD</gui_name>
                <description language="en">OUTPUT ADDRESS</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_SDR_OUTOFF" offset="0x00000024" size="0x00000004">
                <gui_name language="en">RSZ_SDR_OUTOFF</gui_name>
                <description language="en">OUTPUT OFFSET</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT10" offset="0x00000028" size="0x00000004">
                <gui_name language="en">RSZ_HFILT10</gui_name>
                <description language="en">HORIZONTAL FILTER 0 AND 1</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT32" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">RSZ_HFILT32</gui_name>
                <description language="en">HORIZONTAL FILTER 2 AND 3</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT54" offset="0x00000030" size="0x00000004">
                <gui_name language="en">RSZ_HFILT54</gui_name>
                <description language="en">HORIZONTAL FILTER 4 AND 5</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT76" offset="0x00000034" size="0x00000004">
                <gui_name language="en">RSZ_HFILT76</gui_name>
                <description language="en">HORIZONTAL FILTER 6 AND 7</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT98" offset="0x00000038" size="0x00000004">
                <gui_name language="en">RSZ_HFILT98</gui_name>
                <description language="en">HORIZONTAL FILTER 8 AND 9</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT1110" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">RSZ_HFILT1110</gui_name>
                <description language="en">HORIZONTAL FILTER 10 AND 11</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT1312" offset="0x00000040" size="0x00000004">
                <gui_name language="en">RSZ_HFILT1312</gui_name>
                <description language="en">HORIZONTAL FILTER 12 AND 13</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT1514" offset="0x00000044" size="0x00000004">
                <gui_name language="en">RSZ_HFILT1514</gui_name>
                <description language="en">HORIZONTAL FILTER 14 AND 15</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT1716" offset="0x00000048" size="0x00000004">
                <gui_name language="en">RSZ_HFILT1716</gui_name>
                <description language="en">HORIZONTAL FILTER 16 AND 17</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT1918" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">RSZ_HFILT1918</gui_name>
                <description language="en">HORIZONTAL FILTER 18 AND 19</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT2120" offset="0x00000050" size="0x00000004">
                <gui_name language="en">RSZ_HFILT2120</gui_name>
                <description language="en">HORIZONTAL FILTER 20 AND 21</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT2322" offset="0x00000054" size="0x00000004">
                <gui_name language="en">RSZ_HFILT2322</gui_name>
                <description language="en">HORIZONTAL FILTER 22 AND 23</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT2524" offset="0x00000058" size="0x00000004">
                <gui_name language="en">RSZ_HFILT2524</gui_name>
                <description language="en">HORIZONTAL FILTER 24 AND 25</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT2726" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">RSZ_HFILT2726</gui_name>
                <description language="en">HORIZONTAL FILTER 26 AND 27</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT2928" offset="0x00000060" size="0x00000004">
                <gui_name language="en">RSZ_HFILT2928</gui_name>
                <description language="en">HORIZONTAL FILTER 28 AND 29</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_HFILT3130" offset="0x00000064" size="0x00000004">
                <gui_name language="en">RSZ_HFILT3130</gui_name>
                <description language="en">HORIZONTAL FILTER 30 AND 31</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT10" offset="0x00000068" size="0x00000004">
                <gui_name language="en">RSZ_VFILT10</gui_name>
                <description language="en">COEFFICIENTS 0 AND 1</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT32" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">RSZ_VFILT32</gui_name>
                <description language="en">COEFFICIENTS 2 AND 3</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT54" offset="0x00000070" size="0x00000004">
                <gui_name language="en">RSZ_VFILT54</gui_name>
                <description language="en">COEFFICIENTS 4 AND 5</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT76" offset="0x00000074" size="0x00000004">
                <gui_name language="en">RSZ_VFILT76</gui_name>
                <description language="en">COEFFICIENTS 6 AND 7</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT98" offset="0x00000078" size="0x00000004">
                <gui_name language="en">RSZ_VFILT98</gui_name>
                <description language="en">COEFFICIENTS 8 AND 9</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT1110" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">RSZ_VFILT1110</gui_name>
                <description language="en">COEFFICIENTS 10 AND 11</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT1312" offset="0x00000080" size="0x00000004">
                <gui_name language="en">RSZ_VFILT1312</gui_name>
                <description language="en">COEFFICIENTS 12 AND 13</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT1514" offset="0x00000084" size="0x00000004">
                <gui_name language="en">RSZ_VFILT1514</gui_name>
                <description language="en">COEFFICIENTS 14 AND 15</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT1716" offset="0x00000088" size="0x00000004">
                <gui_name language="en">RSZ_VFILT1716</gui_name>
                <description language="en">COEFFICIENTS 16 AND 17</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT1918" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">RSZ_VFILT1918</gui_name>
                <description language="en">COEFFICIENTS 18 AND 19</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT2120" offset="0x00000090" size="0x00000004">
                <gui_name language="en">RSZ_VFILT2120</gui_name>
                <description language="en">COEFFICIENTS 20 AND 21</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT2322" offset="0x00000094" size="0x00000004">
                <gui_name language="en">RSZ_VFILT2322</gui_name>
                <description language="en">COEFFICIENTS 22 AND 23</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT2524" offset="0x00000098" size="0x00000004">
                <gui_name language="en">RSZ_VFILT2524</gui_name>
                <description language="en">COEFFICIENTS 24 AND 25</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT2726" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">RSZ_VFILT2726</gui_name>
                <description language="en">COEFFICIENTS 26 AND 27</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT2928" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">RSZ_VFILT2928</gui_name>
                <description language="en">COEFFICIENTS 28 AND 29</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_VFILT3130" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">RSZ_VFILT3130</gui_name>
                <description language="en">COEFFICIENTS 30 AND 31</description>
            </register>
            <register base_addr="ISP_RESIZER" name="RSZ_YENH" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">RSZ_YENH</gui_name>
                <description language="en">LUMINANCE ENHANCER</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="ISP_SBL" offset="0x000BD200">
            <gui_name language="en">ISP_SBL</gui_name>
            <description language="en">Camera ISP SBL</description>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PID" offset="0x00000000" size="0x00000004">
                <gui_name language="en">SBL_PID</gui_name>
                <description language="en">PERIPHERAL IDENTIFICATION</description>
            </register>
            <register base_addr="ISP_SBL" name="SBL_PCR" offset="0x00000004" size="0x00000004">
                <gui_name language="en">SBL_PCR</gui_name>
                <description language="en">PERIPHERAL CONTROL</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_0" offset="0x00000008" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_0</gui_name>
                <description language="en">GLOBAL 0</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_1</gui_name>
                <description language="en">GLOBAL 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_2</gui_name>
                <description language="en">GLOBAL 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_3" offset="0x00000014" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_3</gui_name>
                <description language="en">GLOBAL 3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_4" offset="0x00000018" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_4</gui_name>
                <description language="en">GLOBAL 4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_5" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_5</gui_name>
                <description language="en">GLOBAL 5</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_6" offset="0x00000020" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_6</gui_name>
                <description language="en">GLOBAL 6</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_GLB_REG_7" offset="0x00000024" size="0x00000004">
                <gui_name language="en">SBL_GLB_REG_7</gui_name>
                <description language="en">GLOBAL 7</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_CCDC_WR_0" offset="0x00000048" size="0x00000004">
                <gui_name language="en">SBL_CCDC_WR_0</gui_name>
                <description language="en">WRITE REQUEST 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_CCDC_WR_1" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">SBL_CCDC_WR_1</gui_name>
                <description language="en">WRITE REQUEST 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_CCDC_WR_2" offset="0x00000050" size="0x00000004">
                <gui_name language="en">SBL_CCDC_WR_2</gui_name>
                <description language="en">WRITE REQUEST 3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_CCDC_WR_3" offset="0x00000054" size="0x00000004">
                <gui_name language="en">SBL_CCDC_WR_3</gui_name>
                <description language="en">WRITE REQUEST 4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_CCDC_FP_RD_0" offset="0x00000058" size="0x00000004">
                <gui_name language="en">SBL_CCDC_FP_RD_0</gui_name>
                <description language="en">CORRECTION READ 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_CCDC_FP_RD_1" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">SBL_CCDC_FP_RD_1</gui_name>
                <description language="en">CORRECTION READ 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_RD_0" offset="0x00000060" size="0x00000004">
                <gui_name language="en">SBL_PRV_RD_0</gui_name>
                <description language="en">READ REQUEST 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_RD_1" offset="0x00000064" size="0x00000004">
                <gui_name language="en">SBL_PRV_RD_1</gui_name>
                <description language="en">READ REQUEST 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_RD_2" offset="0x00000068" size="0x00000004">
                <gui_name language="en">SBL_PRV_RD_2</gui_name>
                <description language="en">READ REQUEST 3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_RD_3" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">SBL_PRV_RD_3</gui_name>
                <description language="en">READ REQUEST 4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_WR_0" offset="0x00000070" size="0x00000004">
                <gui_name language="en">SBL_PRV_WR_0</gui_name>
                <description language="en">WRITE REQUEST 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_WR_1" offset="0x00000074" size="0x00000004">
                <gui_name language="en">SBL_PRV_WR_1</gui_name>
                <description language="en">WRITE REQUEST 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_WR_2" offset="0x00000078" size="0x00000004">
                <gui_name language="en">SBL_PRV_WR_2</gui_name>
                <description language="en">WRITE REQUEST 3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_WR_3" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">SBL_PRV_WR_3</gui_name>
                <description language="en">WRITE REQUEST 4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_DK_RD_0" offset="0x00000080" size="0x00000004">
                <gui_name language="en">SBL_PRV_DK_RD_0</gui_name>
                <description language="en">DARK FRAME READ 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_DK_RD_1" offset="0x00000084" size="0x00000004">
                <gui_name language="en">SBL_PRV_DK_RD_1</gui_name>
                <description language="en">DARK FRAME READ 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_DK_RD_2" offset="0x00000088" size="0x00000004">
                <gui_name language="en">SBL_PRV_DK_RD_2</gui_name>
                <description language="en">DARK FRAME READ 3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_PRV_DK_RD_3" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">SBL_PRV_DK_RD_3</gui_name>
                <description language="en">DARK FRAME READ 4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ_RD_0" offset="0x00000090" size="0x00000004">
                <gui_name language="en">SBL_RSZ_RD_0</gui_name>
                <description language="en">READ REQUEST 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ_RD_1" offset="0x00000094" size="0x00000004">
                <gui_name language="en">SBL_RSZ_RD_1</gui_name>
                <description language="en">READ REQUEST 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ_RD_2" offset="0x00000098" size="0x00000004">
                <gui_name language="en">SBL_RSZ_RD_2</gui_name>
                <description language="en">READ REQUEST 3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ_RD_3" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">SBL_RSZ_RD_3</gui_name>
                <description language="en">READ REQUEST 4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ1_WR_0" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">SBL_RSZ1_WR_0</gui_name>
                <description language="en">LINE 1 WRITE  1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ1_WR_1" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">SBL_RSZ1_WR_1</gui_name>
                <description language="en">LINE 1 WRITE  2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ1_WR_2" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">SBL_RSZ1_WR_2</gui_name>
                <description language="en">LINE 1 WRITE  3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ1_WR_3" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">SBL_RSZ1_WR_3</gui_name>
                <description language="en">LINE 1 WRITE  4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ2_WR_0" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">SBL_RSZ2_WR_0</gui_name>
                <description language="en">LINE 2 WRITE  1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ2_WR_1" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">SBL_RSZ2_WR_1</gui_name>
                <description language="en">LINE 2 WRITE  2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ2_WR_2" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">SBL_RSZ2_WR_2</gui_name>
                <description language="en">LINE 2 WRITE  3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ2_WR_3" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">SBL_RSZ2_WR_3</gui_name>
                <description language="en">LINE 2 WRITE  4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ3_WR_0" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">SBL_RSZ3_WR_0</gui_name>
                <description language="en">LINE 3 WRITE  1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ3_WR_1" offset="0x000000C4" size="0x00000004">
                <gui_name language="en">SBL_RSZ3_WR_1</gui_name>
                <description language="en">LINE 3 WRITE  2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ3_WR_2" offset="0x000000C8" size="0x00000004">
                <gui_name language="en">SBL_RSZ3_WR_2</gui_name>
                <description language="en">LINE 3 WRITE  3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ3_WR_3" offset="0x000000CC" size="0x00000004">
                <gui_name language="en">SBL_RSZ3_WR_3</gui_name>
                <description language="en">LINE 3 WRITE  4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ4_WR_0" offset="0x000000D0" size="0x00000004">
                <gui_name language="en">SBL_RSZ4_WR_0</gui_name>
                <description language="en">LINE 4 WRITE  1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ4_WR_1" offset="0x000000D4" size="0x00000004">
                <gui_name language="en">SBL_RSZ4_WR_1</gui_name>
                <description language="en">LINE 4 WRITE  2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ4_WR_2" offset="0x000000D8" size="0x00000004">
                <gui_name language="en">SBL_RSZ4_WR_2</gui_name>
                <description language="en">LINE 4 WRITE  3</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_RSZ4_WR_3" offset="0x000000DC" size="0x00000004">
                <gui_name language="en">SBL_RSZ4_WR_3</gui_name>
                <description language="en">LINE 4 WRITE  4</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_HIST_RD_0" offset="0x000000E0" size="0x00000004">
                <gui_name language="en">SBL_HIST_RD_0</gui_name>
                <description language="en">HISTOGRAM READ 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_HIST_RD_1" offset="0x000000E4" size="0x00000004">
                <gui_name language="en">SBL_HIST_RD_1</gui_name>
                <description language="en">HISTOGRAM READ 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_H3A_AF_WR_0" offset="0x000000E8" size="0x00000004">
                <gui_name language="en">SBL_H3A_AF_WR_0</gui_name>
                <description language="en">H3A AF WRITE 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_H3A_AF_WR_1" offset="0x000000EC" size="0x00000004">
                <gui_name language="en">SBL_H3A_AF_WR_1</gui_name>
                <description language="en">H3A AF WRITE 2</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_H3A_AEAWB_WR_0" offset="0x000000F0" size="0x00000004">
                <gui_name language="en">SBL_H3A_AEAWB_WR_0</gui_name>
                <description language="en">H3A AE AWB WRITE 1</description>
            </register>
            <register access="Read Only" base_addr="ISP_SBL" name="SBL_H3A_AEAWB_WR_1" offset="0x000000F4" size="0x00000004">
                <gui_name language="en">SBL_H3A_AEAWB_WR_1</gui_name>
                <description language="en">H3A AE AWB WRITE 2</description>
            </register>
            <register base_addr="ISP_SBL" name="SBL_SDR_REQ_EXP" offset="0x000000F8" size="0x00000004">
                <gui_name language="en">SBL_SDR_REQ_EXP</gui_name>
                <description language="en">MEMORY NON REAL TIME READ</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="MMC_SD_SDIO1" offset="0x0009C010">
            <gui_name language="en">MMC_SD_SDIO1</gui_name>
            <description language="en">Multimedia Card 1</description>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_SYSCONFIG_1" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MMCHS_SYSCONFIG_1</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_MMC_1">
                    <gui_name language="en">B_AUTOIDLE_MMC_1</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_SOFTRESET_MMC_1">
                    <gui_name language="en">B_SOFTRESET_MMC_1</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_MMC_1">
                    <gui_name language="en">B_ENAWAKEUP_MMC_1</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField high_bit="4" low_bit="3" name="B_SIDLEMODE_MMC_1">
                    <gui_name language="en">B_SIDLEMODE_MMC_1</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_MMC_1">
                    <gui_name language="en">B_CLOCKACTIVITY_MMC_1</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_SYSSTATUS_1" offset="0x00000004" size="0x00000004">
                <gui_name language="en">MMCHS_SYSSTATUS_1</gui_name>
                <description language="en">Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_MMC_1">
                    <gui_name language="en">B_RESETDONE_MMC_1</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_CSRE_1" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MMCHS_CSRE_1</gui_name>
                <description language="en">Card status response</description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_SYSTEST_1" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MMCHS_SYSTEST_1</gui_name>
                <description language="en">System Test </description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_CON_1" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MMCHS_CON_1</gui_name>
                <description language="en">Configuration </description>
                <bitField high_bit="0" low_bit="0" name="B_OD_1">
                    <gui_name language="en">B_OD_1</gui_name>
                    <description language="en">Card open drain mode</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_INIT_1">
                    <gui_name language="en">B_INIT_1</gui_name>
                    <description language="en">Initialization stream</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_HR_1">
                    <gui_name language="en">B_HR_1</gui_name>
                    <description language="en">Broadcast host response</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_STR_1">
                    <gui_name language="en">B_STR_1</gui_name>
                    <description language="en">Stream command</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_MODE_1">
                    <gui_name language="en">B_MODE_1</gui_name>
                    <description language="en">Mode select</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_DW8_1">
                    <gui_name language="en">B_DW8_1</gui_name>
                    <description language="en">8 bit mode MMC select</description>
                </bitField>
                <bitField enumerationId="E_DISABLE" high_bit="6" low_bit="6" name="B_MIT_1">
                    <gui_name language="en">B_MIT_1</gui_name>
                    <description language="en">MMC interrupt command</description>
                </bitField>
                <bitField enumerationId="E_ACTIVE" high_bit="7" low_bit="7" name="B_CDP_1">
                    <gui_name language="en">B_CDP_1</gui_name>
                    <description language="en">Card detect polarity</description>
                </bitField>
                <bitField enumerationId="E_ACTIVE" high_bit="8" low_bit="8" name="B_WPP_1">
                    <gui_name language="en">B_WPP_1</gui_name>
                    <description language="en">Write protect polarity</description>
                </bitField>
                <bitField high_bit="10" low_bit="9" name="B_DVAL_1">
                    <gui_name language="en">B_DVAL_1</gui_name>
                    <description language="en">Debounce filter value</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_CTPL_1">
                    <gui_name language="en">B_CTPL_1</gui_name>
                    <description language="en">Control Power for mmci_data  1 line</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_CEATA_1">
                    <gui_name language="en">B_CEATA_1</gui_name>
                    <description language="en">CE ATA control mode</description>
                </bitField>
                <bitField enumerationId="E_ACTIVE" high_bit="13" low_bit="13" name="B_OBIP_1">
                    <gui_name language="en">B_OBIP_1</gui_name>
                    <description language="en">Out of Band Interrupt Polarity</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_OBIE_1">
                    <gui_name language="en">B_OBIE_1</gui_name>
                    <description language="en">Out of Band Interrupt Enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_PADEN_1">
                    <gui_name language="en">B_PADEN_1</gui_name>
                    <description language="en">Control Power for MMC Lines</description>
                </bitField>
                <bitField high_bit="16" low_bit="16" name="B_CLKEXTFREE_1">
                    <gui_name language="en">B_CLKEXTFREE_1</gui_name>
                    <description language="en">External clock free</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_PWCNT_1" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MMCHS_PWCNT_1</gui_name>
                <description language="en">Power counter </description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_BLK_1" offset="0x000000F4" size="0x00000004">
                <gui_name language="en">MMCHS_BLK_1</gui_name>
                <description language="en">Transfer Length Configuration</description>
                <bitField high_bit="10" low_bit="0" name="B_BLEN_1">
                    <gui_name language="en">B_BLEN_1</gui_name>
                    <description language="en">Transfer Block Size</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_NBLK_1">
                    <gui_name language="en">B_NBLK_1</gui_name>
                    <description language="en">Blocks count for current transfer</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_ARG_1" offset="0x000000F8" size="0x00000004">
                <gui_name language="en">MMCHS_ARG_1</gui_name>
                <description language="en">Command argument </description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_CMD_1" offset="0x000000FC" size="0x00000004">
                <gui_name language="en">MMCHS_CMD_1</gui_name>
                <description language="en">Command and transfer mode</description>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_RSP10_1" offset="0x00000100" size="0x00000004">
                <gui_name language="en">MMCHS_RSP10_1</gui_name>
                <description language="en">Command response  10</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP0_1">
                    <gui_name language="en">B_RSP0_1</gui_name>
                    <description language="en">Command response 0</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP1_1">
                    <gui_name language="en">B_RSP1_1</gui_name>
                    <description language="en">Command Response 1</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_RSP32_1" offset="0x00000104" size="0x00000004">
                <gui_name language="en">MMCHS_RSP32_1</gui_name>
                <description language="en">Command Response 32</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP2_1">
                    <gui_name language="en">B_RSP2_1</gui_name>
                    <description language="en">Command Response 2</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP3_1">
                    <gui_name language="en">B_RSP3_1</gui_name>
                    <description language="en">Command Response 3</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_RSP54_1" offset="0x00000108" size="0x00000004">
                <gui_name language="en">MMCHS_RSP54_1</gui_name>
                <description language="en">Command Response 54</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP4_1">
                    <gui_name language="en">B_RSP4_1</gui_name>
                    <description language="en">Command Response 4</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP5_1">
                    <gui_name language="en">B_RSP5_1</gui_name>
                    <description language="en">Command Response 5</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_RSP76_1" offset="0x0000010C" size="0x00000004">
                <gui_name language="en">MMCHS_RSP76_1</gui_name>
                <description language="en">Command Response 76</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP6_1">
                    <gui_name language="en">B_RSP6_1</gui_name>
                    <description language="en">Command Response 6</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP7_1">
                    <gui_name language="en">B_RSP7_1</gui_name>
                    <description language="en">Command Response 7</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_DATA_1" offset="0x00000110" size="0x00000004">
                <gui_name language="en">MMCHS_DATA_1</gui_name>
                <description language="en">Data </description>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_PSTATE_1" offset="0x00000114" size="0x00000004">
                <gui_name language="en">MMCHS_PSTATE_1</gui_name>
                <description language="en">Present state </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_CMDI_1">
                    <gui_name language="en">B_CMDI_1</gui_name>
                    <description language="en">Command inhibit</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_DATI_1">
                    <gui_name language="en">B_DATI_1</gui_name>
                    <description language="en">Command inhibit</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_DLA_1">
                    <gui_name language="en">B_DLA_1</gui_name>
                    <description language="en">mmci_dat line active</description>
                </bitField>
                <bitField access="Read Only" high_bit="8" low_bit="8" name="B_WTA_1">
                    <gui_name language="en">B_WTA_1</gui_name>
                    <description language="en">Write transfer active</description>
                </bitField>
                <bitField access="Read Only" high_bit="9" low_bit="9" name="B_RTA_1">
                    <gui_name language="en">B_RTA_1</gui_name>
                    <description language="en">Read transfer active</description>
                </bitField>
                <bitField access="Read Only" high_bit="10" low_bit="10" name="B_BWE_1">
                    <gui_name language="en">B_BWE_1</gui_name>
                    <description language="en">Buffer Write enable</description>
                </bitField>
                <bitField access="Read Only" high_bit="11" low_bit="11" name="B_BRE_1">
                    <gui_name language="en">B_BRE_1</gui_name>
                    <description language="en">Buffer read enable</description>
                </bitField>
                <bitField access="Read Only" high_bit="23" low_bit="20" name="B_DLEV_1">
                    <gui_name language="en">B_DLEV_1</gui_name>
                    <description language="en">line signal level</description>
                </bitField>
                <bitField access="Read Only" high_bit="24" low_bit="24" name="B_CLEV_1">
                    <gui_name language="en">B_CLEV_1</gui_name>
                    <description language="en">mmci_cmd line signal level</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_HCTL_1" offset="0x00000118" size="0x00000004">
                <gui_name language="en">MMCHS_HCTL_1</gui_name>
                <description language="en">Host controls to set power</description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_SYSCTL_1" offset="0x0000011C" size="0x00000004">
                <gui_name language="en">MMCHS_SYSCTL_1</gui_name>
                <description language="en">Sys Control </description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_STAT_1" offset="0x00000120" size="0x00000004">
                <gui_name language="en">MMCHS_STAT_1</gui_name>
                <description language="en">Interrupt status </description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_IE_1" offset="0x00000124" size="0x00000004">
                <gui_name language="en">MMCHS_IE_1</gui_name>
                <description language="en">Interrupt SD enable </description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_ISE_1" offset="0x00000128" size="0x00000004">
                <gui_name language="en">MMCHS_ISE_1</gui_name>
                <description language="en">Interrupt signal enable </description>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_AC12_1" offset="0x0000012C" size="0x00000004">
                <gui_name language="en">MMCHS_AC12_1</gui_name>
                <description language="en">Auto CMD12 Error Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_ACNE_1">
                    <gui_name language="en">B_ACNE_1</gui_name>
                    <description language="en">Auto CMD12 not executed</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_ACTO_1">
                    <gui_name language="en">B_ACTO_1</gui_name>
                    <description language="en">Auto CMD12 timeout error</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_ACCE_1">
                    <gui_name language="en">B_ACCE_1</gui_name>
                    <description language="en">Auto CMD12 CRC error</description>
                </bitField>
                <bitField access="Read Only" high_bit="3" low_bit="3" name="B_ACEB_1">
                    <gui_name language="en">B_ACEB_1</gui_name>
                    <description language="en">Auto CMD12 end bit error</description>
                </bitField>
                <bitField access="Read Only" high_bit="4" low_bit="4" name="B_ACIE_1">
                    <gui_name language="en">B_ACIE_1</gui_name>
                    <description language="en">Auto CMD12 index error</description>
                </bitField>
                <bitField access="Read Only" high_bit="7" low_bit="7" name="B_CNI_1">
                    <gui_name language="en">B_CNI_1</gui_name>
                    <description language="en">Command not issue by Auto CMD12 error</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_CAPA_1" offset="0x00000130" size="0x00000004">
                <gui_name language="en">MMCHS_CAPA_1</gui_name>
                <description language="en">Capabilities </description>
            </register>
            <register base_addr="MMC_SD_SDIO1" name="MMCHS_CUR_CAPA_1" offset="0x00000138" size="0x00000004">
                <gui_name language="en">MMCHS_CUR_CAPA_1</gui_name>
                <description language="en">Maximum current capabilities</description>
                <bitField high_bit="7" low_bit="0" name="B_CUR_3V3_1">
                    <gui_name language="en">B_CUR_3V3_1</gui_name>
                    <description language="en">Maximum current for 3.3V</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_CUR_3V0_1">
                    <gui_name language="en">B_CUR_3V0_1</gui_name>
                    <description language="en">Maximum current for 3.0V</description>
                </bitField>
                <bitField high_bit="23" low_bit="16" name="B_CUR_1V8_1">
                    <gui_name language="en">B_CUR_1V8_1</gui_name>
                    <description language="en">Maximum current for 1.8V</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO1" name="MMCHS_REV_1" offset="0x000001EC" size="0x00000004">
                <gui_name language="en">MMCHS_REV_1</gui_name>
                <description language="en">Versions</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_SIS_1">
                    <gui_name language="en">B_SIS_1</gui_name>
                    <description language="en">Slot Interrupt Status</description>
                </bitField>
                <bitField access="Read Only" high_bit="23" low_bit="16" name="B_SREV_1">
                    <gui_name language="en">B_SREV_1</gui_name>
                    <description language="en">Specification Version Number</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="MMC_SD_SDIO2" offset="0x000B4010">
            <gui_name language="en">MMC_SD_SDIO2</gui_name>
            <description language="en">Multimedia Card 2</description>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_SYSCONFIG_2" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MMCHS_SYSCONFIG_2</gui_name>
                <description language="en">Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_MMC_2">
                    <gui_name language="en">B_AUTOIDLE_MMC_2</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_SOFTRESET_MMC_2">
                    <gui_name language="en">B_SOFTRESET_MMC_2</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_MMC_2">
                    <gui_name language="en">B_ENAWAKEUP_MMC_2</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField high_bit="4" low_bit="3" name="B_SIDLEMODE_MMC_2">
                    <gui_name language="en">B_SIDLEMODE_MMC_2</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_MMC_2">
                    <gui_name language="en">B_CLOCKACTIVITY_MMC_2</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_SYSSTATUS_2" offset="0x00000004" size="0x00000004">
                <gui_name language="en">MMCHS_SYSSTATUS_2</gui_name>
                <description language="en">Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_MMC_2">
                    <gui_name language="en">B_RESETDONE_MMC_2</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_CSRE_2" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MMCHS_CSRE_2</gui_name>
                <description language="en">Card status response</description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_SYSTEST_2" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MMCHS_SYSTEST_2</gui_name>
                <description language="en">System Test </description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_CON_2" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MMCHS_CON_2</gui_name>
                <description language="en">Configuration </description>
                <bitField high_bit="0" low_bit="0" name="B_OD_2">
                    <gui_name language="en">B_OD_2</gui_name>
                    <description language="en">Card open drain mode</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_INIT_2">
                    <gui_name language="en">B_INIT_2</gui_name>
                    <description language="en">Initialization stream</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_HR_2">
                    <gui_name language="en">B_HR_2</gui_name>
                    <description language="en">Broadcast host response</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_STR_2">
                    <gui_name language="en">B_STR_2</gui_name>
                    <description language="en">Stream command</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_MODE_2">
                    <gui_name language="en">B_MODE_2</gui_name>
                    <description language="en">Mode select</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_DW8_2">
                    <gui_name language="en">B_DW8_2</gui_name>
                    <description language="en">8 bit mode MMC select</description>
                </bitField>
                <bitField enumerationId="E_DISABLE" high_bit="6" low_bit="6" name="B_MIT_2">
                    <gui_name language="en">B_MIT_2</gui_name>
                    <description language="en">MMC interrupt command</description>
                </bitField>
                <bitField enumerationId="E_ACTIVE" high_bit="7" low_bit="7" name="B_CDP_2">
                    <gui_name language="en">B_CDP_2</gui_name>
                    <description language="en">Card detect polarity</description>
                </bitField>
                <bitField enumerationId="E_ACTIVE" high_bit="8" low_bit="8" name="B_WPP_2">
                    <gui_name language="en">B_WPP_2</gui_name>
                    <description language="en">Write protect polarity</description>
                </bitField>
                <bitField high_bit="10" low_bit="9" name="B_DVAL_2">
                    <gui_name language="en">B_DVAL_2</gui_name>
                    <description language="en">Debounce filter value</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_CTPL_2">
                    <gui_name language="en">B_CTPL_2</gui_name>
                    <description language="en">Control Power for mmci_data  1 line</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_CEATA_2">
                    <gui_name language="en">B_CEATA_2</gui_name>
                    <description language="en">CE ATA control mode</description>
                </bitField>
                <bitField enumerationId="E_ACTIVE" high_bit="13" low_bit="13" name="B_OBIP_2">
                    <gui_name language="en">B_OBIP_2</gui_name>
                    <description language="en">Out of Band Interrupt Polarity</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_OBIE_2">
                    <gui_name language="en">B_OBIE_2</gui_name>
                    <description language="en">Out of Band Interrupt Enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_PADEN_2">
                    <gui_name language="en">B_PADEN_2</gui_name>
                    <description language="en">Control Power for MMC Lines</description>
                </bitField>
                <bitField high_bit="16" low_bit="16" name="B_CLKEXTFREE_2">
                    <gui_name language="en">B_CLKEXTFREE_2</gui_name>
                    <description language="en">External clock free</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_PWCNT_2" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MMCHS_PWCNT_2</gui_name>
                <description language="en">Power counter </description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_BLK_2" offset="0x000000F4" size="0x00000004">
                <gui_name language="en">MMCHS_BLK_2</gui_name>
                <description language="en">Transfer Length Configuration</description>
                <bitField high_bit="10" low_bit="0" name="B_BLEN_2">
                    <gui_name language="en">B_BLEN_2</gui_name>
                    <description language="en">Transfer Block Size</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_NBLK_2">
                    <gui_name language="en">B_NBLK_2</gui_name>
                    <description language="en">Blocks count for current transfer</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_ARG_2" offset="0x000000F8" size="0x00000004">
                <gui_name language="en">MMCHS_ARG_2</gui_name>
                <description language="en">Command argument </description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_CMD_2" offset="0x000000FC" size="0x00000004">
                <gui_name language="en">MMCHS_CMD_2</gui_name>
                <description language="en">Command and transfer mode</description>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_RSP10_2" offset="0x00000100" size="0x00000004">
                <gui_name language="en">MMCHS_RSP10_2</gui_name>
                <description language="en">Command response  10</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP0_2">
                    <gui_name language="en">B_RSP0_2</gui_name>
                    <description language="en">Command response 0</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP1_2">
                    <gui_name language="en">B_RSP1_2</gui_name>
                    <description language="en">Command Response 1</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_RSP32_2" offset="0x00000104" size="0x00000004">
                <gui_name language="en">MMCHS_RSP32_2</gui_name>
                <description language="en">Command Response 32</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP2_2">
                    <gui_name language="en">B_RSP2_2</gui_name>
                    <description language="en">Command Response 2</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP3_2">
                    <gui_name language="en">B_RSP3_2</gui_name>
                    <description language="en">Command Response 3</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_RSP54_2" offset="0x00000108" size="0x00000004">
                <gui_name language="en">MMCHS_RSP54_2</gui_name>
                <description language="en">Command Response 54</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP4_2">
                    <gui_name language="en">B_RSP4_2</gui_name>
                    <description language="en">Command Response 4</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP5_2">
                    <gui_name language="en">B_RSP5_2</gui_name>
                    <description language="en">Command Response 5</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_RSP76_2" offset="0x0000010C" size="0x00000004">
                <gui_name language="en">MMCHS_RSP76_2</gui_name>
                <description language="en">Command Response 76</description>
                <bitField access="Read Only" high_bit="15" low_bit="0" name="B_RSP6_2">
                    <gui_name language="en">B_RSP6_2</gui_name>
                    <description language="en">Command Response 6</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="16" name="B_RSP7_2">
                    <gui_name language="en">B_RSP7_2</gui_name>
                    <description language="en">Command Response 7</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_DATA_2" offset="0x00000110" size="0x00000004">
                <gui_name language="en">MMCHS_DATA_2</gui_name>
                <description language="en">Data </description>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_PSTATE_2" offset="0x00000114" size="0x00000004">
                <gui_name language="en">MMCHS_PSTATE_2</gui_name>
                <description language="en">Present state </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_CMDI_2">
                    <gui_name language="en">B_CMDI_2</gui_name>
                    <description language="en">Command inhibit</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_DATI_2">
                    <gui_name language="en">B_DATI_2</gui_name>
                    <description language="en">Command inhibit</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_DLA_2">
                    <gui_name language="en">B_DLA_2</gui_name>
                    <description language="en">mmci_dat line active</description>
                </bitField>
                <bitField access="Read Only" high_bit="8" low_bit="8" name="B_WTA_2">
                    <gui_name language="en">B_WTA_2</gui_name>
                    <description language="en">Write transfer active</description>
                </bitField>
                <bitField access="Read Only" high_bit="9" low_bit="9" name="B_RTA_2">
                    <gui_name language="en">B_RTA_2</gui_name>
                    <description language="en">Read transfer active</description>
                </bitField>
                <bitField access="Read Only" high_bit="10" low_bit="10" name="B_BWE_2">
                    <gui_name language="en">B_BWE_2</gui_name>
                    <description language="en">Buffer Write enable</description>
                </bitField>
                <bitField access="Read Only" high_bit="11" low_bit="11" name="B_BRE_2">
                    <gui_name language="en">B_BRE_2</gui_name>
                    <description language="en">Buffer read enable</description>
                </bitField>
                <bitField access="Read Only" high_bit="23" low_bit="20" name="B_DLEV_2">
                    <gui_name language="en">B_DLEV_2</gui_name>
                    <description language="en">line signal level</description>
                </bitField>
                <bitField access="Read Only" high_bit="24" low_bit="24" name="B_CLEV_2">
                    <gui_name language="en">B_CLEV_2</gui_name>
                    <description language="en">mmci_cmd line signal level</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_HCTL_2" offset="0x00000118" size="0x00000004">
                <gui_name language="en">MMCHS_HCTL_2</gui_name>
                <description language="en">Host controls to set power</description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_SYSCTL_2" offset="0x0000011C" size="0x00000004">
                <gui_name language="en">MMCHS_SYSCTL_2</gui_name>
                <description language="en">Sys Control </description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_STAT_2" offset="0x00000120" size="0x00000004">
                <gui_name language="en">MMCHS_STAT_2</gui_name>
                <description language="en">Interrupt status </description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_IE_2" offset="0x00000124" size="0x00000004">
                <gui_name language="en">MMCHS_IE_2</gui_name>
                <description language="en">Interrupt SD enable </description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_ISE_2" offset="0x00000128" size="0x00000004">
                <gui_name language="en">MMCHS_ISE_2</gui_name>
                <description language="en">Interrupt signal enable </description>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_AC12_2" offset="0x0000012C" size="0x00000004">
                <gui_name language="en">MMCHS_AC12_2</gui_name>
                <description language="en">Auto CMD12 Error Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_ACNE_2">
                    <gui_name language="en">B_ACNE_2</gui_name>
                    <description language="en">Auto CMD12 not executed</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_ACTO_2">
                    <gui_name language="en">B_ACTO_2</gui_name>
                    <description language="en">Auto CMD12 timeout error</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_ACCE_2">
                    <gui_name language="en">B_ACCE_2</gui_name>
                    <description language="en">Auto CMD12 CRC error</description>
                </bitField>
                <bitField access="Read Only" high_bit="3" low_bit="3" name="B_ACEB_2">
                    <gui_name language="en">B_ACEB_2</gui_name>
                    <description language="en">Auto CMD12 end bit error</description>
                </bitField>
                <bitField access="Read Only" high_bit="4" low_bit="4" name="B_ACIE_2">
                    <gui_name language="en">B_ACIE_2</gui_name>
                    <description language="en">Auto CMD12 index error</description>
                </bitField>
                <bitField access="Read Only" high_bit="7" low_bit="7" name="B_CNI_2">
                    <gui_name language="en">B_CNI_2</gui_name>
                    <description language="en">Command not issue by Auto CMD12 error</description>
                </bitField>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_CAPA_2" offset="0x00000130" size="0x00000004">
                <gui_name language="en">MMCHS_CAPA_2</gui_name>
                <description language="en">Capabilities </description>
            </register>
            <register base_addr="MMC_SD_SDIO2" name="MMCHS_CUR_CAPA_2" offset="0x00000138" size="0x00000004">
                <gui_name language="en">MMCHS_CUR_CAPA_2</gui_name>
                <description language="en">Maximum current capabilities</description>
                <bitField high_bit="7" low_bit="0" name="B_CUR_3V3_2">
                    <gui_name language="en">B_CUR_3V3_2</gui_name>
                    <description language="en">Maximum current for 3.3V</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_CUR_3V0_2">
                    <gui_name language="en">B_CUR_3V0_2</gui_name>
                    <description language="en">Maximum current for 3.0V</description>
                </bitField>
                <bitField high_bit="23" low_bit="16" name="B_CUR_2V8_2">
                    <gui_name language="en">B_CUR_2V8_2</gui_name>
                    <description language="en">Maximum current for 1.8V</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="MMC_SD_SDIO2" name="MMCHS_REV_2" offset="0x000001EC" size="0x00000004">
                <gui_name language="en">MMCHS_REV_2</gui_name>
                <description language="en">Versions</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_SIS_2">
                    <gui_name language="en">B_SIS_2</gui_name>
                    <description language="en">Slot Interrupt Status</description>
                </bitField>
                <bitField access="Read Only" high_bit="23" low_bit="16" name="B_SREV_2">
                    <gui_name language="en">B_SREV_2</gui_name>
                    <description language="en">Specification Version Number</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McBSP1" offset="0x00074000">
            <gui_name language="en">McBSP1</gui_name>
            <description language="en">Multi Channel Buffered Serial Port 1</description>
            <register access="Read Only" base_addr="McBSP1" name="MCBSPLP_DRR_REG_1" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCBSPLP_DRR_REG_1</gui_name>
                <description language="en">Data Receive</description>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_DXR_REG_1" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCBSPLP_DXR_REG_1</gui_name>
                <description language="en">Data Transmit</description>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_SPCR2_REG_1" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR2_REG_1</gui_name>
                <description language="en">Serial port control  2</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="XRST">
                    <gui_name language="en">XRST</gui_name>
                    <description language="en">Transmitter reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_XRDY_1">
                    <gui_name language="en">B_XRDY_1</gui_name>
                    <description language="en">Transmitter ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_XEMPTY_1">
                    <gui_name language="en">B_XEMPTY_1</gui_name>
                    <description language="en">Transmit Shift </description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XSYNCERR_1">
                    <gui_name language="en">B_XSYNCERR_1</gui_name>
                    <description language="en">Transmit Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_XINTM_1">
                    <gui_name language="en">B_XINTM_1</gui_name>
                    <description language="en">Transmit Interrupt Mode</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_GRST_1">
                    <gui_name language="en">B_GRST_1</gui_name>
                    <description language="en">Sample Rate Generator Reset</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_FRST_1">
                    <gui_name language="en">B_FRST_1</gui_name>
                    <description language="en">Frame Sync Generator Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_SOFT_1">
                    <gui_name language="en">B_SOFT_1</gui_name>
                    <description language="en">Soft bit</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_FREE_1">
                    <gui_name language="en">B_FREE_1</gui_name>
                    <description language="en">Free Running mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_SPCR1_REG_1" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR1_REG_1</gui_name>
                <description language="en">Serial port control  1</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_RRST_1">
                    <gui_name language="en">B_RRST_1</gui_name>
                    <description language="en">Receiver reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_RRDY_1">
                    <gui_name language="en">B_RRDY_1</gui_name>
                    <description language="en">Receiver Ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_RFULL_1">
                    <gui_name language="en">B_RFULL_1</gui_name>
                    <description language="en">Receive Shift  Full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RSYNCERR_1">
                    <gui_name language="en">B_RSYNCERR_1</gui_name>
                    <description language="en">Receive Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_RINTM_1">
                    <gui_name language="en">B_RINTM_1</gui_name>
                    <description language="en">Receive Interrupt Mode</description>
                </bitField>
                <bitField enumerationId="E_ON_1" high_bit="7" low_bit="7" name="B_DXENA_1">
                    <gui_name language="en">B_DXENA_1</gui_name>
                    <description language="en">DX Enabler</description>
                </bitField>
                <bitField high_bit="14" low_bit="13" name="B_RJUST_1">
                    <gui_name language="en">B_RJUST_1</gui_name>
                    <description language="en">Receive Sign Extension</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_ALB_1">
                    <gui_name language="en">B_ALB_1</gui_name>
                    <description language="en">Analog loopback Mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCR2_REG_1" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR2_REG_1</gui_name>
                <description language="en">Receive control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_RDATDLY_1">
                    <gui_name language="en">B_RDATDLY_1</gui_name>
                    <description language="en">Receive Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_RREVERSE_1">
                    <gui_name language="en">B_RREVERSE_1</gui_name>
                    <description language="en">Receive reverse</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN2_1">
                    <gui_name language="en">B_RWDLEN2_1</gui_name>
                    <description language="en">Receive Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN2_1">
                    <gui_name language="en">B_RFRLEN2_1</gui_name>
                    <description language="en">Receive Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_RPHASE_1">
                    <gui_name language="en">B_RPHASE_1</gui_name>
                    <description language="en">Receive Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCR1_REG_1" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR1_REG_1</gui_name>
                <description language="en">Receive control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN1_1">
                    <gui_name language="en">B_RWDLEN1_1</gui_name>
                    <description language="en">Receive Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN1_1">
                    <gui_name language="en">B_RFRLEN1_1</gui_name>
                    <description language="en">Receive Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCR2_REG_1" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR2_REG_1</gui_name>
                <description language="en">Transmit control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_XDATDLY_1">
                    <gui_name language="en">B_XDATDLY_1</gui_name>
                    <description language="en">Transmit Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_XREVERSE_1">
                    <gui_name language="en">B_XREVERSE_1</gui_name>
                    <description language="en">Transmit reverse mode</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN2_1">
                    <gui_name language="en">B_XWDLEN2_1</gui_name>
                    <description language="en">Transmit Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN2_1">
                    <gui_name language="en">B_XFRLEN2_1</gui_name>
                    <description language="en">Transmit Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_XPHASE_1">
                    <gui_name language="en">B_XPHASE_1</gui_name>
                    <description language="en">Transmit Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCR1_REG_1" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR1_REG_1</gui_name>
                <description language="en">Transmit control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN1_1">
                    <gui_name language="en">B_XWDLEN1_1</gui_name>
                    <description language="en">Transmit Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN1_1">
                    <gui_name language="en">B_XFRLEN1_1</gui_name>
                    <description language="en">Transmit Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_SRGR2_REG_1" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR2_REG_1</gui_name>
                <description language="en">SRG  2</description>
                <bitField high_bit="11" low_bit="0" name="B_FPER_1">
                    <gui_name language="en">B_FPER_1</gui_name>
                    <description language="en">Frame Period</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_FSGM_1">
                    <gui_name language="en">B_FSGM_1</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_CLKSM_1">
                    <gui_name language="en">B_CLKSM_1</gui_name>
                    <description language="en">McBSP SRG Clock Mode</description>
                </bitField>
                <bitField enumerationId="E_CLKSP" high_bit="14" low_bit="14" name="B_CLKSP_1">
                    <gui_name language="en">B_CLKSP_1</gui_name>
                    <description language="en">CLKS Polarity</description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_GSYNC_1">
                    <gui_name language="en">B_GSYNC_1</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_SRGR1_REG_1" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR1_REG_1</gui_name>
                <description language="en">SRG  1</description>
                <bitField high_bit="7" low_bit="0" name="B_CLKGDV_1">
                    <gui_name language="en">B_CLKGDV_1</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_FWID_1">
                    <gui_name language="en">B_FWID_1</gui_name>
                    <description language="en">Frame Width</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_MCR2_REG_1" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR2_REG_1</gui_name>
                <description language="en">Multichannel  2</description>
                <bitField high_bit="1" low_bit="0" name="B_XMCM_1">
                    <gui_name language="en">B_XMCM_1</gui_name>
                    <description language="en">Transmit Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_XPABLK_1">
                    <gui_name language="en">B_XPABLK_1</gui_name>
                    <description language="en">Transmit Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_XPBBLK_1">
                    <gui_name language="en">B_XPBBLK_1</gui_name>
                    <description language="en">Transmit Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XMCME_1">
                    <gui_name language="en">B_XMCME_1</gui_name>
                    <description language="en">Transmit multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_MCR1_REG_1" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR1_REG_1</gui_name>
                <description language="en">Multichannel  1</description>
                <bitField high_bit="0" low_bit="0" name="B_RMCM_1">
                    <gui_name language="en">B_RMCM_1</gui_name>
                    <description language="en">Receive Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_RPABLK_1">
                    <gui_name language="en">B_RPABLK_1</gui_name>
                    <description language="en">Receive Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_RPBBLK_1">
                    <gui_name language="en">B_RPBBLK_1</gui_name>
                    <description language="en">Receive Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_RMCME_1">
                    <gui_name language="en">B_RMCME_1</gui_name>
                    <description language="en">Receive multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERA_REG_1" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERA_REG_1</gui_name>
                <description language="en">Receive channel</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERA_1">
                    <gui_name language="en">B_RCERA_1</gui_name>
                    <description language="en">RX channel enable A</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERB_REG_1" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERB_REG_1</gui_name>
                <description language="en">PRX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERB_1">
                    <gui_name language="en">B_RCERB_1</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERA_REG_1" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERA_REG_1</gui_name>
                <description language="en">TX channel enable A</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERA_1">
                    <gui_name language="en">B_XCERA_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERB_REG_1" offset="0x00000044" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERB_REG_1</gui_name>
                <description language="en">TX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERB_1">
                    <gui_name language="en">B_XCERB_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_PCR_REG_1" offset="0x00000048" size="0x00000004">
                <gui_name language="en">MCBSPLP_PCR_REG_1</gui_name>
                <description language="en">pin control </description>
                <bitField enumerationId="E_RISING_1" high_bit="0" low_bit="0" name="B_CLKRP_1">
                    <gui_name language="en">B_CLKRP_1</gui_name>
                    <description language="en">Receive Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_FALLING_1" high_bit="1" low_bit="1" name="B_CLKXP_1">
                    <gui_name language="en">B_CLKXP_1</gui_name>
                    <description language="en">Transmit Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="2" low_bit="2" name="B_FSRP_1">
                    <gui_name language="en">B_FSRP_1</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="3" low_bit="3" name="B_FSXP_1">
                    <gui_name language="en">B_FSXP_1</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="4" low_bit="4" name="B_DR_STAT_1">
                    <gui_name language="en">B_DR_STAT_1</gui_name>
                    <description language="en">DR pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="5" low_bit="5" name="B_DX_STAT_1">
                    <gui_name language="en">B_DX_STAT_1</gui_name>
                    <description language="en">DX pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="6" low_bit="6" name="B_CLKS_STAT_1">
                    <gui_name language="en">B_CLKS_STAT_1</gui_name>
                    <description language="en">CLKS pin status</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_SCLKME_1">
                    <gui_name language="en">B_SCLKME_1</gui_name>
                    <description language="en">CLKG frequency</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_CLKRM_1">
                    <gui_name language="en">B_CLKRM_1</gui_name>
                    <description language="en">Receiver Clock Mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_CLKXM_1">
                    <gui_name language="en">B_CLKXM_1</gui_name>
                    <description language="en">Transmitter Clock Mode</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_FSRM_1">
                    <gui_name language="en">B_FSRM_1</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_FSXM_1">
                    <gui_name language="en">B_FSXM_1</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_RIOEN_1">
                    <gui_name language="en">B_RIOEN_1</gui_name>
                    <description language="en">Receive General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_XIOEN_1">
                    <gui_name language="en">B_XIOEN_1</gui_name>
                    <description language="en">Transmit General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_IDLE_EN_1">
                    <gui_name language="en">B_IDLE_EN_1</gui_name>
                    <description language="en">Idle enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERC_REG_1" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERC_REG_1</gui_name>
                <description language="en">RX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERC_1">
                    <gui_name language="en">B_RCERC_1</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERD_REG_1" offset="0x00000050" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERD_REG_1</gui_name>
                <description language="en">RX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERD_1">
                    <gui_name language="en">B_RCERD_1</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERC_REG_1" offset="0x00000054" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERC_REG_1</gui_name>
                <description language="en">TX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERC_1">
                    <gui_name language="en">B_XCERC_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERD_REG_1" offset="0x00000058" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERD_REG_1</gui_name>
                <description language="en">TX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERD_1">
                    <gui_name language="en">B_XCERD_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERE_REG_1" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERE_REG_1</gui_name>
                <description language="en">RX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERE_1">
                    <gui_name language="en">B_RCERE_1</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERF_REG_1" offset="0x00000060" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERF_REG_1</gui_name>
                <description language="en">RX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERF_1">
                    <gui_name language="en">B_RCERF_1</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERE_REG_1" offset="0x00000064" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERE_REG_1</gui_name>
                <description language="en">TX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERE_1">
                    <gui_name language="en">B_XCERE_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERF_REG_1" offset="0x00000068" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERF_REG_1</gui_name>
                <description language="en">TX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERF_1">
                    <gui_name language="en">B_XCERF_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERG_REG_1" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERG_REG_1</gui_name>
                <description language="en">RX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERG_1">
                    <gui_name language="en">B_RCERG_1</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCERH_REG_1" offset="0x00000070" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERH_REG_1</gui_name>
                <description language="en">RX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERH_1">
                    <gui_name language="en">B_RCERH_1</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERG_REG_1" offset="0x00000074" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERG_REG_1</gui_name>
                <description language="en">TX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERG_1">
                    <gui_name language="en">B_XCERG_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCERH_REG_1" offset="0x00000078" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERH_REG_1</gui_name>
                <description language="en">TX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERH_1">
                    <gui_name language="en">B_XCERH_1</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RINTCLR_REG_1" offset="0x00000080" size="0x00000004">
                <gui_name language="en">MCBSPLP_RINTCLR_REG_1</gui_name>
                <description language="en">Receive interrupt clear</description>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XINTCLR_REG_1" offset="0x00000084" size="0x00000004">
                <gui_name language="en">MCBSPLP_XINTCLR_REG_1</gui_name>
                <description language="en">Transmit interrupt clear</description>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_ROVFLCLR_REG_1" offset="0x00000088" size="0x00000004">
                <gui_name language="en">MCBSPLP_ROVFLCLR_REG_1</gui_name>
                <description language="en">Receive overflow interrupt clear</description>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_SYSCONFIG_REG_1" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SYSCONFIG_REG_1</gui_name>
                <description language="en">System Configuration </description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_BSP_1">
                    <gui_name language="en">B_SOFTRESET_BSP_1</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_BSP_1">
                    <gui_name language="en">B_ENAWAKEUP_BSP_1</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_BSP_1">
                    <gui_name language="en">B_SIDLEMODE_BSP_1</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_BSP_1">
                    <gui_name language="en">B_CLOCKACTIVITY_BSP_1</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_THRSH2_REG_1" offset="0x00000090" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH2_REG_1</gui_name>
                <description language="en">Transmit buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_XTHRESHOLD_1">
                    <gui_name language="en">B_XTHRESHOLD_1</gui_name>
                    <description language="en">Transmit buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_THRSH1_REG_1" offset="0x00000094" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH1_REG_1</gui_name>
                <description language="en">Receive buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_RTHRESHOLD_1">
                    <gui_name language="en">B_RTHRESHOLD_1</gui_name>
                    <description language="en">Receive buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_IRQSTATUS_REG_1" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQSTATUS_REG_1</gui_name>
                <description language="en">Interrupt Status </description>
                <bitField enumerationId="E_RSYNCERR" high_bit="0" low_bit="0" name="B_RSYNCERR_BSP_1">
                    <gui_name language="en">B_RSYNCERR_BSP_1</gui_name>
                    <description language="en">Receive Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_RFSR_BSP_1">
                    <gui_name language="en">B_RFSR_BSP_1</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_REOF_BSP_1">
                    <gui_name language="en">B_REOF_BSP_1</gui_name>
                    <description language="en">Receive End Of Frame</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_BSP_1">
                    <gui_name language="en">B_RRDY_BSP_1</gui_name>
                    <description language="en">Receive Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_RUNDFLSTAT_1">
                    <gui_name language="en">B_RUNDFLSTAT_1</gui_name>
                    <description language="en">Receive Buffer Underflow</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_ROVFLSTAT_1">
                    <gui_name language="en">B_ROVFLSTAT_1</gui_name>
                    <description language="en">Receive Buffer Overflow</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_XSYNCERR_BSP_1">
                    <gui_name language="en">B_XSYNCERR_BSP_1</gui_name>
                    <description language="en">Transmit Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_XFSX_BSP_1">
                    <gui_name language="en">B_XFSX_BSP_1</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XEOF_BSP_1">
                    <gui_name language="en">B_XEOF_BSP_1</gui_name>
                    <description language="en">Transmit End Of Frame</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XRDY_BSP_1">
                    <gui_name language="en">B_XRDY_BSP_1</gui_name>
                    <description language="en">Transmit Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XUNDFLSTAT_BSP_1">
                    <gui_name language="en">B_XUNDFLSTAT_BSP_1</gui_name>
                    <description language="en">Transmit Buffer Underflow</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_XOVFLSTAT_BSP_1">
                    <gui_name language="en">B_XOVFLSTAT_BSP_1</gui_name>
                    <description language="en">Transmit Buffer Overflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XEMPTYEOF_BSP_1">
                    <gui_name language="en">B_XEMPTYEOF_BSP_1</gui_name>
                    <description language="en">Transmit Buffer Empty at end of frame</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_IRQENABLE_REG_1" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQENABLE_REG_1</gui_name>
                <description language="en">Interrupt Enable </description>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_WAKEUPEN_REG_1" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">MCBSPLP_WAKEUPEN_REG_1</gui_name>
                <description language="en">Wake-Up Enable </description>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_XCCR_REG_1" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCCR_REG_1</gui_name>
                <description language="en">Transmit configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_XDISABLE_1">
                    <gui_name language="en">B_XDISABLE_1</gui_name>
                    <description language="en">Transmit Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XDMAEN_1">
                    <gui_name language="en">B_XDMAEN_1</gui_name>
                    <description language="en">Transmit DMA Enable</description>
                </bitField>
                <bitField enumerationId="E_DLB" high_bit="5" low_bit="5" name="B_DLB_1">
                    <gui_name language="en">B_DLB_1</gui_name>
                    <description language="en">Digital Loop Back</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XFULL_CYCLE_1">
                    <gui_name language="en">B_XFULL_CYCLE_1</gui_name>
                    <description language="en">Transmit full cycle mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_DXENDLY_1">
                    <gui_name language="en">B_DXENDLY_1</gui_name>
                    <description language="en">DXENA bit</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_PPCONNECT_1">
                    <gui_name language="en">B_PPCONNECT_1</gui_name>
                    <description language="en">Pair to pair connection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_EXTCLKGATE_1">
                    <gui_name language="en">B_EXTCLKGATE_1</gui_name>
                    <description language="en">External clock gating enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_RCCR_REG_1" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCCR_REG_1</gui_name>
                <description language="en">Receive configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_RDISABLE_1">
                    <gui_name language="en">B_RDISABLE_1</gui_name>
                    <description language="en">Receive Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RDMAEN_1">
                    <gui_name language="en">B_RDMAEN_1</gui_name>
                    <description language="en">Receive DMA Enable</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_RFULL_CYCLE_1">
                    <gui_name language="en">B_RFULL_CYCLE_1</gui_name>
                    <description language="en">Receive full cycle mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP1" name="MCBSPLP_XBUFFSTAT_REG_1" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">MCBSPLP_XBUFFSTAT_REG_1</gui_name>
                <description language="en">Transmit buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_XBUFFSTAT_1">
                    <gui_name language="en">B_XBUFFSTAT_1</gui_name>
                    <description language="en">Transmit Buffer Status</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP1" name="MCBSPLP_RBUFFSTAT_REG_1" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">MCBSPLP_RBUFFSTAT_REG_1</gui_name>
                <description language="en">Receive buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_RBUFFSTAT_1">
                    <gui_name language="en">B_RBUFFSTAT_1</gui_name>
                    <description language="en">Receive Buffer Status</description>
                </bitField>
            </register>
            <register base_addr="McBSP1" name="MCBSPLP_SSELCR_REG_1" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">MCBSPLP_SSELCR_REG_1</gui_name>
                <description language="en">sidetone select </description>
                <bitField high_bit="1" low_bit="0" name="B_ICH0ASSIGN_1">
                    <gui_name language="en">B_ICH0ASSIGN_1</gui_name>
                    <description language="en">Map digital microphone 0</description>
                </bitField>
                <bitField high_bit="3" low_bit="2" name="B_ICH1ASSIGN_1">
                    <gui_name language="en">B_ICH1ASSIGN_1</gui_name>
                    <description language="en">Map digital microphone 1</description>
                </bitField>
                <bitField high_bit="6" low_bit="4" name="B_OCH0ASSIGN_1">
                    <gui_name language="en">B_OCH0ASSIGN_1</gui_name>
                    <description language="en">Map the speaker 0</description>
                </bitField>
                <bitField high_bit="9" low_bit="7" name="B_OCH1ASSIGN_1">
                    <gui_name language="en">B_OCH1ASSIGN_1</gui_name>
                    <description language="en">Map the speaker 1</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_SIDETONEEN_1">
                    <gui_name language="en">B_SIDETONEEN_1</gui_name>
                    <description language="en">Sidetone mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP1" name="MCBSPLP_STATUS_REG_1" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">MCBSPLP_STATUS_REG_1</gui_name>
                <description language="en">status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_CLKMUXSTATUS_1">
                    <gui_name language="en">B_CLKMUXSTATUS_1</gui_name>
                    <description language="en">AUDIOBUFFER clock</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McBSP2" offset="0x01022000">
            <gui_name language="en">McBSP2</gui_name>
            <description language="en">Multi Channel Buffered Serial Port 2</description>
            <register access="Read Only" base_addr="McBSP2" name="MCBSPLP_DRR_REG_2" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCBSPLP_DRR_REG_2</gui_name>
                <description language="en">Data Receive</description>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_DXR_REG_2" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCBSPLP_DXR_REG_2</gui_name>
                <description language="en">Data Transmit</description>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_SPCR2_REG_2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR2_REG_2</gui_name>
                <description language="en">Serial port control  2</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="XRST">
                    <gui_name language="en">XRST</gui_name>
                    <description language="en">Transmitter reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_XRDY_2">
                    <gui_name language="en">B_XRDY_2</gui_name>
                    <description language="en">Transmitter ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_XEMPTY_2">
                    <gui_name language="en">B_XEMPTY_2</gui_name>
                    <description language="en">Transmit Shift </description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XSYNCERR_2">
                    <gui_name language="en">B_XSYNCERR_2</gui_name>
                    <description language="en">Transmit Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_XINTM_2">
                    <gui_name language="en">B_XINTM_2</gui_name>
                    <description language="en">Transmit Interrupt Mode</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_GRST_2">
                    <gui_name language="en">B_GRST_2</gui_name>
                    <description language="en">Sample Rate Generator Reset</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_FRST_2">
                    <gui_name language="en">B_FRST_2</gui_name>
                    <description language="en">Frame Sync Generator Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_SOFT_2">
                    <gui_name language="en">B_SOFT_2</gui_name>
                    <description language="en">Soft bit</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_FREE_2">
                    <gui_name language="en">B_FREE_2</gui_name>
                    <description language="en">Free Running mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_SPCR1_REG_2" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR1_REG_2</gui_name>
                <description language="en">Serial port control  1</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_RRST_2">
                    <gui_name language="en">B_RRST_2</gui_name>
                    <description language="en">Receiver reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_RRDY_2">
                    <gui_name language="en">B_RRDY_2</gui_name>
                    <description language="en">Receiver Ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_RFULL_2">
                    <gui_name language="en">B_RFULL_2</gui_name>
                    <description language="en">Receive Shift  Full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RSYNCERR_2">
                    <gui_name language="en">B_RSYNCERR_2</gui_name>
                    <description language="en">Receive Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_RINTM_2">
                    <gui_name language="en">B_RINTM_2</gui_name>
                    <description language="en">Receive Interrupt Mode</description>
                </bitField>
                <bitField enumerationId="E_ON_1" high_bit="7" low_bit="7" name="B_DXENA_2">
                    <gui_name language="en">B_DXENA_2</gui_name>
                    <description language="en">DX Enabler</description>
                </bitField>
                <bitField high_bit="14" low_bit="13" name="B_RJUST_2">
                    <gui_name language="en">B_RJUST_2</gui_name>
                    <description language="en">Receive Sign Extension</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_ALB_2">
                    <gui_name language="en">B_ALB_2</gui_name>
                    <description language="en">Analog loopback Mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCR2_REG_2" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR2_REG_2</gui_name>
                <description language="en">Receive control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_RDATDLY_2">
                    <gui_name language="en">B_RDATDLY_2</gui_name>
                    <description language="en">Receive Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_RREVERSE_2">
                    <gui_name language="en">B_RREVERSE_2</gui_name>
                    <description language="en">Receive reverse</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN2_2">
                    <gui_name language="en">B_RWDLEN2_2</gui_name>
                    <description language="en">Receive Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN2_2">
                    <gui_name language="en">B_RFRLEN2_2</gui_name>
                    <description language="en">Receive Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_RPHASE_2">
                    <gui_name language="en">B_RPHASE_2</gui_name>
                    <description language="en">Receive Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCR1_REG_2" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR1_REG_2</gui_name>
                <description language="en">Receive control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN1_2">
                    <gui_name language="en">B_RWDLEN1_2</gui_name>
                    <description language="en">Receive Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN1_2">
                    <gui_name language="en">B_RFRLEN1_2</gui_name>
                    <description language="en">Receive Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCR2_REG_2" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR2_REG_2</gui_name>
                <description language="en">Transmit control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_XDATDLY_2">
                    <gui_name language="en">B_XDATDLY_2</gui_name>
                    <description language="en">Transmit Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_XREVERSE_2">
                    <gui_name language="en">B_XREVERSE_2</gui_name>
                    <description language="en">Transmit reverse mode</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN2_2">
                    <gui_name language="en">B_XWDLEN2_2</gui_name>
                    <description language="en">Transmit Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN2_2">
                    <gui_name language="en">B_XFRLEN2_2</gui_name>
                    <description language="en">Transmit Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_XPHASE_2">
                    <gui_name language="en">B_XPHASE_2</gui_name>
                    <description language="en">Transmit Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCR1_REG_2" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR1_REG_2</gui_name>
                <description language="en">Transmit control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN1_2">
                    <gui_name language="en">B_XWDLEN1_2</gui_name>
                    <description language="en">Transmit Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN1_2">
                    <gui_name language="en">B_XFRLEN1_2</gui_name>
                    <description language="en">Transmit Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_SRGR2_REG_2" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR2_REG_2</gui_name>
                <description language="en">SRG  2</description>
                <bitField high_bit="11" low_bit="0" name="B_FPER_2">
                    <gui_name language="en">B_FPER_2</gui_name>
                    <description language="en">Frame Period</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_FSGM_2">
                    <gui_name language="en">B_FSGM_2</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_CLKSM_2">
                    <gui_name language="en">B_CLKSM_2</gui_name>
                    <description language="en">McBSP SRG Clock Mode</description>
                </bitField>
                <bitField enumerationId="E_CLKSP" high_bit="14" low_bit="14" name="B_CLKSP_2">
                    <gui_name language="en">B_CLKSP_2</gui_name>
                    <description language="en">CLKS Polarity</description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_GSYNC_2">
                    <gui_name language="en">B_GSYNC_2</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_SRGR1_REG_2" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR1_REG_2</gui_name>
                <description language="en">SRG  1</description>
                <bitField high_bit="7" low_bit="0" name="B_CLKGDV_2">
                    <gui_name language="en">B_CLKGDV_2</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_FWID_2">
                    <gui_name language="en">B_FWID_2</gui_name>
                    <description language="en">Frame Width</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_MCR2_REG_2" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR2_REG_2</gui_name>
                <description language="en">Multichannel  2</description>
                <bitField high_bit="1" low_bit="0" name="B_XMCM_2">
                    <gui_name language="en">B_XMCM_2</gui_name>
                    <description language="en">Transmit Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_XPABLK_2">
                    <gui_name language="en">B_XPABLK_2</gui_name>
                    <description language="en">Transmit Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_XPBBLK_2">
                    <gui_name language="en">B_XPBBLK_2</gui_name>
                    <description language="en">Transmit Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XMCME_2">
                    <gui_name language="en">B_XMCME_2</gui_name>
                    <description language="en">Transmit multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_MCR1_REG_2" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR1_REG_2</gui_name>
                <description language="en">Multichannel  1</description>
                <bitField high_bit="0" low_bit="0" name="B_RMCM_2">
                    <gui_name language="en">B_RMCM_2</gui_name>
                    <description language="en">Receive Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_RPABLK_2">
                    <gui_name language="en">B_RPABLK_2</gui_name>
                    <description language="en">Receive Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_RPBBLK_2">
                    <gui_name language="en">B_RPBBLK_2</gui_name>
                    <description language="en">Receive Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_RMCME_2">
                    <gui_name language="en">B_RMCME_2</gui_name>
                    <description language="en">Receive multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERA_REG_2" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERA_REG_2</gui_name>
                <description language="en">Receive channel</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERA_2">
                    <gui_name language="en">B_RCERA_2</gui_name>
                    <description language="en">RX channel enable A</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERB_REG_2" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERB_REG_2</gui_name>
                <description language="en">PRX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERB_2">
                    <gui_name language="en">B_RCERB_2</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERA_REG_2" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERA_REG_2</gui_name>
                <description language="en">TX channel enable A</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERA_2">
                    <gui_name language="en">B_XCERA_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERB_REG_2" offset="0x00000044" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERB_REG_2</gui_name>
                <description language="en">TX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERB_2">
                    <gui_name language="en">B_XCERB_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_PCR_REG_2" offset="0x00000048" size="0x00000004">
                <gui_name language="en">MCBSPLP_PCR_REG_2</gui_name>
                <description language="en">pin control </description>
                <bitField enumerationId="E_RISING_1" high_bit="0" low_bit="0" name="B_CLKRP_2">
                    <gui_name language="en">B_CLKRP_2</gui_name>
                    <description language="en">Receive Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_FALLING_1" high_bit="1" low_bit="1" name="B_CLKXP_2">
                    <gui_name language="en">B_CLKXP_2</gui_name>
                    <description language="en">Transmit Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="2" low_bit="2" name="B_FSRP_2">
                    <gui_name language="en">B_FSRP_2</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="3" low_bit="3" name="B_FSXP_2">
                    <gui_name language="en">B_FSXP_2</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="4" low_bit="4" name="B_DR_STAT_2">
                    <gui_name language="en">B_DR_STAT_2</gui_name>
                    <description language="en">DR pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="5" low_bit="5" name="B_DX_STAT_2">
                    <gui_name language="en">B_DX_STAT_2</gui_name>
                    <description language="en">DX pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="6" low_bit="6" name="B_CLKS_STAT_2">
                    <gui_name language="en">B_CLKS_STAT_2</gui_name>
                    <description language="en">CLKS pin status</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_SCLKME_2">
                    <gui_name language="en">B_SCLKME_2</gui_name>
                    <description language="en">CLKG frequency</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_CLKRM_2">
                    <gui_name language="en">B_CLKRM_2</gui_name>
                    <description language="en">Receiver Clock Mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_CLKXM_2">
                    <gui_name language="en">B_CLKXM_2</gui_name>
                    <description language="en">Transmitter Clock Mode</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_FSRM_2">
                    <gui_name language="en">B_FSRM_2</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_FSXM_2">
                    <gui_name language="en">B_FSXM_2</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_RIOEN_2">
                    <gui_name language="en">B_RIOEN_2</gui_name>
                    <description language="en">Receive General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_XIOEN_2">
                    <gui_name language="en">B_XIOEN_2</gui_name>
                    <description language="en">Transmit General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_IDLE_EN_2">
                    <gui_name language="en">B_IDLE_EN_2</gui_name>
                    <description language="en">Idle enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERC_REG_2" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERC_REG_2</gui_name>
                <description language="en">RX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERC_2">
                    <gui_name language="en">B_RCERC_2</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERD_REG_2" offset="0x00000050" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERD_REG_2</gui_name>
                <description language="en">RX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERD_2">
                    <gui_name language="en">B_RCERD_2</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERC_REG_2" offset="0x00000054" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERC_REG_2</gui_name>
                <description language="en">TX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERC_2">
                    <gui_name language="en">B_XCERC_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERD_REG_2" offset="0x00000058" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERD_REG_2</gui_name>
                <description language="en">TX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERD_2">
                    <gui_name language="en">B_XCERD_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERE_REG_2" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERE_REG_2</gui_name>
                <description language="en">RX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERE_2">
                    <gui_name language="en">B_RCERE_2</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERF_REG_2" offset="0x00000060" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERF_REG_2</gui_name>
                <description language="en">RX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERF_2">
                    <gui_name language="en">B_RCERF_2</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERE_REG_2" offset="0x00000064" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERE_REG_2</gui_name>
                <description language="en">TX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERE_2">
                    <gui_name language="en">B_XCERE_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERF_REG_2" offset="0x00000068" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERF_REG_2</gui_name>
                <description language="en">TX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERF_2">
                    <gui_name language="en">B_XCERF_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERG_REG_2" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERG_REG_2</gui_name>
                <description language="en">RX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERG_2">
                    <gui_name language="en">B_RCERG_2</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCERH_REG_2" offset="0x00000070" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERH_REG_2</gui_name>
                <description language="en">RX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERH_2">
                    <gui_name language="en">B_RCERH_2</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERG_REG_2" offset="0x00000074" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERG_REG_2</gui_name>
                <description language="en">TX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERG_2">
                    <gui_name language="en">B_XCERG_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCERH_REG_2" offset="0x00000078" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERH_REG_2</gui_name>
                <description language="en">TX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERH_2">
                    <gui_name language="en">B_XCERH_2</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RINTCLR_REG_2" offset="0x00000080" size="0x00000004">
                <gui_name language="en">MCBSPLP_RINTCLR_REG_2</gui_name>
                <description language="en">Receive interrupt clear</description>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XINTCLR_REG_2" offset="0x00000084" size="0x00000004">
                <gui_name language="en">MCBSPLP_XINTCLR_REG_2</gui_name>
                <description language="en">Transmit interrupt clear</description>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_ROVFLCLR_REG_2" offset="0x00000088" size="0x00000004">
                <gui_name language="en">MCBSPLP_ROVFLCLR_REG_2</gui_name>
                <description language="en">Receive overflow interrupt clear</description>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_SYSCONFIG_REG_2" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SYSCONFIG_REG_2</gui_name>
                <description language="en">System Configuration </description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_BSP_2">
                    <gui_name language="en">B_SOFTRESET_BSP_2</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_BSP_2">
                    <gui_name language="en">B_ENAWAKEUP_BSP_2</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_BSP_2">
                    <gui_name language="en">B_SIDLEMODE_BSP_2</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_BSP_2">
                    <gui_name language="en">B_CLOCKACTIVITY_BSP_2</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_THRSH2_REG_2" offset="0x00000090" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH2_REG_2</gui_name>
                <description language="en">Transmit buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_XTHRESHOLD_2">
                    <gui_name language="en">B_XTHRESHOLD_2</gui_name>
                    <description language="en">Transmit buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_THRSH1_REG_2" offset="0x00000094" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH1_REG_2</gui_name>
                <description language="en">Receive buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_RTHRESHOLD_2">
                    <gui_name language="en">B_RTHRESHOLD_2</gui_name>
                    <description language="en">Receive buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_IRQSTATUS_REG_2" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQSTATUS_REG_2</gui_name>
                <description language="en">Interrupt Status </description>
                <bitField enumerationId="E_RSYNCERR" high_bit="0" low_bit="0" name="B_RSYNCERR_BSP_2">
                    <gui_name language="en">B_RSYNCERR_BSP_2</gui_name>
                    <description language="en">Receive Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_RFSR_BSP_2">
                    <gui_name language="en">B_RFSR_BSP_2</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_REOF_BSP_2">
                    <gui_name language="en">B_REOF_BSP_2</gui_name>
                    <description language="en">Receive End Of Frame</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_BSP_2">
                    <gui_name language="en">B_RRDY_BSP_2</gui_name>
                    <description language="en">Receive Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_RUNDFLSTAT_2">
                    <gui_name language="en">B_RUNDFLSTAT_2</gui_name>
                    <description language="en">Receive Buffer Underflow</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_ROVFLSTAT_2">
                    <gui_name language="en">B_ROVFLSTAT_2</gui_name>
                    <description language="en">Receive Buffer Overflow</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_XSYNCERR_BSP_2">
                    <gui_name language="en">B_XSYNCERR_BSP_2</gui_name>
                    <description language="en">Transmit Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_XFSX_BSP_2">
                    <gui_name language="en">B_XFSX_BSP_2</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XEOF_BSP_2">
                    <gui_name language="en">B_XEOF_BSP_2</gui_name>
                    <description language="en">Transmit End Of Frame</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XRDY_BSP_2">
                    <gui_name language="en">B_XRDY_BSP_2</gui_name>
                    <description language="en">Transmit Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XUNDFLSTAT_BSP_2">
                    <gui_name language="en">B_XUNDFLSTAT_BSP_2</gui_name>
                    <description language="en">Transmit Buffer Underflow</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_XOVFLSTAT_BSP_2">
                    <gui_name language="en">B_XOVFLSTAT_BSP_2</gui_name>
                    <description language="en">Transmit Buffer Overflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XEMPTYEOF_BSP_2">
                    <gui_name language="en">B_XEMPTYEOF_BSP_2</gui_name>
                    <description language="en">Transmit Buffer Empty at end of frame</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_IRQENABLE_REG_2" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQENABLE_REG_2</gui_name>
                <description language="en">Interrupt Enable </description>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_WAKEUPEN_REG_2" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">MCBSPLP_WAKEUPEN_REG_2</gui_name>
                <description language="en">Wake-Up Enable </description>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_XCCR_REG_2" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCCR_REG_2</gui_name>
                <description language="en">Transmit configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_XDISABLE_2">
                    <gui_name language="en">B_XDISABLE_2</gui_name>
                    <description language="en">Transmit Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XDMAEN_2">
                    <gui_name language="en">B_XDMAEN_2</gui_name>
                    <description language="en">Transmit DMA Enable</description>
                </bitField>
                <bitField enumerationId="E_DLB" high_bit="5" low_bit="5" name="B_DLB_2">
                    <gui_name language="en">B_DLB_2</gui_name>
                    <description language="en">Digital Loop Back</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XFULL_CYCLE_2">
                    <gui_name language="en">B_XFULL_CYCLE_2</gui_name>
                    <description language="en">Transmit full cycle mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_DXENDLY_2">
                    <gui_name language="en">B_DXENDLY_2</gui_name>
                    <description language="en">DXENA bit</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_PPCONNECT_2">
                    <gui_name language="en">B_PPCONNECT_2</gui_name>
                    <description language="en">Pair to pair connection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_EXTCLKGATE_2">
                    <gui_name language="en">B_EXTCLKGATE_2</gui_name>
                    <description language="en">External clock gating enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_RCCR_REG_2" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCCR_REG_2</gui_name>
                <description language="en">Receive configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_RDISABLE_2">
                    <gui_name language="en">B_RDISABLE_2</gui_name>
                    <description language="en">Receive Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RDMAEN_2">
                    <gui_name language="en">B_RDMAEN_2</gui_name>
                    <description language="en">Receive DMA Enable</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_RFULL_CYCLE_2">
                    <gui_name language="en">B_RFULL_CYCLE_2</gui_name>
                    <description language="en">Receive full cycle mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP2" name="MCBSPLP_XBUFFSTAT_REG_2" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">MCBSPLP_XBUFFSTAT_REG_2</gui_name>
                <description language="en">Transmit buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_XBUFFSTAT_2">
                    <gui_name language="en">B_XBUFFSTAT_2</gui_name>
                    <description language="en">Transmit Buffer Status</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP2" name="MCBSPLP_RBUFFSTAT_REG_2" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">MCBSPLP_RBUFFSTAT_REG_2</gui_name>
                <description language="en">Receive buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_RBUFFSTAT_2">
                    <gui_name language="en">B_RBUFFSTAT_2</gui_name>
                    <description language="en">Receive Buffer Status</description>
                </bitField>
            </register>
            <register base_addr="McBSP2" name="MCBSPLP_SSELCR_REG_2" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">MCBSPLP_SSELCR_REG_2</gui_name>
                <description language="en">sidetone select </description>
                <bitField high_bit="1" low_bit="0" name="B_ICH0ASSIGN_2">
                    <gui_name language="en">B_ICH0ASSIGN_2</gui_name>
                    <description language="en">Map digital microphone 0</description>
                </bitField>
                <bitField high_bit="3" low_bit="2" name="B_ICH1ASSIGN_2">
                    <gui_name language="en">B_ICH1ASSIGN_2</gui_name>
                    <description language="en">Map digital microphone 1</description>
                </bitField>
                <bitField high_bit="6" low_bit="4" name="B_OCH0ASSIGN_2">
                    <gui_name language="en">B_OCH0ASSIGN_2</gui_name>
                    <description language="en">Map the speaker 0</description>
                </bitField>
                <bitField high_bit="9" low_bit="7" name="B_OCH1ASSIGN_2">
                    <gui_name language="en">B_OCH1ASSIGN_2</gui_name>
                    <description language="en">Map the speaker 1</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_SIDETONEEN_2">
                    <gui_name language="en">B_SIDETONEEN_2</gui_name>
                    <description language="en">Sidetone mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP2" name="MCBSPLP_STATUS_REG_2" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">MCBSPLP_STATUS_REG_2</gui_name>
                <description language="en">status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_CLKMUXSTATUS_2">
                    <gui_name language="en">B_CLKMUXSTATUS_2</gui_name>
                    <description language="en">AUDIOBUFFER clock</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McBSP3" offset="0x01024000">
            <gui_name language="en">McBSP3</gui_name>
            <description language="en">Multi Channel Buffered Serial Port 3</description>
            <register access="Read Only" base_addr="McBSP3" name="MCBSPLP_DRR_REG_3" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCBSPLP_DRR_REG_3</gui_name>
                <description language="en">Data Receive</description>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_DXR_REG_3" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCBSPLP_DXR_REG_3</gui_name>
                <description language="en">Data Transmit</description>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_SPCR2_REG_3" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR2_REG_3</gui_name>
                <description language="en">Serial port control  2</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_XRST_3">
                    <gui_name language="en">B_XRST_3</gui_name>
                    <description language="en">Transmitter reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_XRDY_3">
                    <gui_name language="en">B_XRDY_3</gui_name>
                    <description language="en">Transmitter ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_XEMPTY_3">
                    <gui_name language="en">B_XEMPTY_3</gui_name>
                    <description language="en">Transmit Shift </description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XSYNCERR_3">
                    <gui_name language="en">B_XSYNCERR_3</gui_name>
                    <description language="en">Transmit Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_XINTM_3">
                    <gui_name language="en">B_XINTM_3</gui_name>
                    <description language="en">Transmit Interrupt Mode</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_GRST_3">
                    <gui_name language="en">B_GRST_3</gui_name>
                    <description language="en">Sample Rate Generator Reset</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_FRST_3">
                    <gui_name language="en">B_FRST_3</gui_name>
                    <description language="en">Frame Sync Generator Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_SOFT_3">
                    <gui_name language="en">B_SOFT_3</gui_name>
                    <description language="en">Soft bit</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_FREE_3">
                    <gui_name language="en">B_FREE_3</gui_name>
                    <description language="en">Free Running mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_SPCR1_REG_3" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR1_REG_3</gui_name>
                <description language="en">Serial port control  1</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_RRST_3">
                    <gui_name language="en">B_RRST_3</gui_name>
                    <description language="en">Receiver reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_RRDY_3">
                    <gui_name language="en">B_RRDY_3</gui_name>
                    <description language="en">Receiver Ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_RFULL_3">
                    <gui_name language="en">B_RFULL_3</gui_name>
                    <description language="en">Receive Shift  Full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RSYNCERR_3">
                    <gui_name language="en">B_RSYNCERR_3</gui_name>
                    <description language="en">Receive Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_RINTM_3">
                    <gui_name language="en">B_RINTM_3</gui_name>
                    <description language="en">Receive Interrupt Mode</description>
                </bitField>
                <bitField enumerationId="E_ON_1" high_bit="7" low_bit="7" name="B_DXENA_3">
                    <gui_name language="en">B_DXENA_3</gui_name>
                    <description language="en">DX Enabler</description>
                </bitField>
                <bitField high_bit="14" low_bit="13" name="B_RJUST_3">
                    <gui_name language="en">B_RJUST_3</gui_name>
                    <description language="en">Receive Sign Extension</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_ALB_3">
                    <gui_name language="en">B_ALB_3</gui_name>
                    <description language="en">Analog loopback Mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCR2_REG_3" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR2_REG_3</gui_name>
                <description language="en">Receive control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_RDATDLY_3">
                    <gui_name language="en">B_RDATDLY_3</gui_name>
                    <description language="en">Receive Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_RREVERSE_3">
                    <gui_name language="en">B_RREVERSE_3</gui_name>
                    <description language="en">Receive reverse</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN2_3">
                    <gui_name language="en">B_RWDLEN2_3</gui_name>
                    <description language="en">Receive Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN2_3">
                    <gui_name language="en">B_RFRLEN2_3</gui_name>
                    <description language="en">Receive Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_RPHASE_3">
                    <gui_name language="en">B_RPHASE_3</gui_name>
                    <description language="en">Receive Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCR1_REG_3" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR1_REG_3</gui_name>
                <description language="en">Receive control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN1_3">
                    <gui_name language="en">B_RWDLEN1_3</gui_name>
                    <description language="en">Receive Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN1_3">
                    <gui_name language="en">B_RFRLEN1_3</gui_name>
                    <description language="en">Receive Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCR2_REG_3" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR2_REG_3</gui_name>
                <description language="en">Transmit control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_XDATDLY_3">
                    <gui_name language="en">B_XDATDLY_3</gui_name>
                    <description language="en">Transmit Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_XREVERSE_3">
                    <gui_name language="en">B_XREVERSE_3</gui_name>
                    <description language="en">Transmit reverse mode</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN2_3">
                    <gui_name language="en">B_XWDLEN2_3</gui_name>
                    <description language="en">Transmit Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN2_3">
                    <gui_name language="en">B_XFRLEN2_3</gui_name>
                    <description language="en">Transmit Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_XPHASE_3">
                    <gui_name language="en">B_XPHASE_3</gui_name>
                    <description language="en">Transmit Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCR1_REG_3" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR1_REG_3</gui_name>
                <description language="en">Transmit control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN1_3">
                    <gui_name language="en">B_XWDLEN1_3</gui_name>
                    <description language="en">Transmit Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN1_3">
                    <gui_name language="en">B_XFRLEN1_3</gui_name>
                    <description language="en">Transmit Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_SRGR2_REG_3" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR2_REG_3</gui_name>
                <description language="en">SRG  2</description>
                <bitField high_bit="11" low_bit="0" name="B_FPER_3">
                    <gui_name language="en">B_FPER_3</gui_name>
                    <description language="en">Frame Period</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_FSGM_3">
                    <gui_name language="en">B_FSGM_3</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_CLKSM_3">
                    <gui_name language="en">B_CLKSM_3</gui_name>
                    <description language="en">McBSP SRG Clock Mode</description>
                </bitField>
                <bitField enumerationId="E_CLKSP" high_bit="14" low_bit="14" name="B_CLKSP_3">
                    <gui_name language="en">B_CLKSP_3</gui_name>
                    <description language="en">CLKS Polarity</description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_GSYNC_3">
                    <gui_name language="en">B_GSYNC_3</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_SRGR1_REG_3" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR1_REG_3</gui_name>
                <description language="en">SRG  1</description>
                <bitField high_bit="7" low_bit="0" name="B_CLKGDV_3">
                    <gui_name language="en">B_CLKGDV_3</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_FWID_3">
                    <gui_name language="en">B_FWID_3</gui_name>
                    <description language="en">Frame Width</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_MCR2_REG_3" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR2_REG_3</gui_name>
                <description language="en">Multichannel  2</description>
                <bitField high_bit="1" low_bit="0" name="B_XMCM_3">
                    <gui_name language="en">B_XMCM_3</gui_name>
                    <description language="en">Transmit Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_XPABLK_3">
                    <gui_name language="en">B_XPABLK_3</gui_name>
                    <description language="en">Transmit Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_XPBBLK_3">
                    <gui_name language="en">B_XPBBLK_3</gui_name>
                    <description language="en">Transmit Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XMCME_3">
                    <gui_name language="en">B_XMCME_3</gui_name>
                    <description language="en">Transmit multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_MCR1_REG_3" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR1_REG_3</gui_name>
                <description language="en">Multichannel  1</description>
                <bitField high_bit="0" low_bit="0" name="B_RMCM_3">
                    <gui_name language="en">B_RMCM_3</gui_name>
                    <description language="en">Receive Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_RPABLK_3">
                    <gui_name language="en">B_RPABLK_3</gui_name>
                    <description language="en">Receive Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_RPBBLK_3">
                    <gui_name language="en">B_RPBBLK_3</gui_name>
                    <description language="en">Receive Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_RMCME_3">
                    <gui_name language="en">B_RMCME_3</gui_name>
                    <description language="en">Receive multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERA_REG_3" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERA_REG_3</gui_name>
                <description language="en">Receive channel</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERA_3">
                    <gui_name language="en">B_RCERA_3</gui_name>
                    <description language="en">RX channel enable A</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERB_REG_3" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERB_REG_3</gui_name>
                <description language="en">PRX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERB_3">
                    <gui_name language="en">B_RCERB_3</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERA_REG_3" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERA_REG_3</gui_name>
                <description language="en">TX channel enable A</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERA_3">
                    <gui_name language="en">B_XCERA_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERB_REG_3" offset="0x00000044" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERB_REG_3</gui_name>
                <description language="en">TX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERB_3">
                    <gui_name language="en">B_XCERB_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_PCR_REG_3" offset="0x00000048" size="0x00000004">
                <gui_name language="en">MCBSPLP_PCR_REG_3</gui_name>
                <description language="en">pin control </description>
                <bitField enumerationId="E_RISING_1" high_bit="0" low_bit="0" name="B_CLKRP_3">
                    <gui_name language="en">B_CLKRP_3</gui_name>
                    <description language="en">Receive Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_FALLING_1" high_bit="1" low_bit="1" name="B_CLKXP_3">
                    <gui_name language="en">B_CLKXP_3</gui_name>
                    <description language="en">Transmit Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="2" low_bit="2" name="B_FSRP_3">
                    <gui_name language="en">B_FSRP_3</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="3" low_bit="3" name="B_FSXP_3">
                    <gui_name language="en">B_FSXP_3</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="4" low_bit="4" name="B_DR_STAT_3">
                    <gui_name language="en">B_DR_STAT_3</gui_name>
                    <description language="en">DR pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="5" low_bit="5" name="B_DX_STAT_3">
                    <gui_name language="en">B_DX_STAT_3</gui_name>
                    <description language="en">DX pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="6" low_bit="6" name="B_CLKS_STAT_3">
                    <gui_name language="en">B_CLKS_STAT_3</gui_name>
                    <description language="en">CLKS pin status</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_SCLKME_3">
                    <gui_name language="en">B_SCLKME_3</gui_name>
                    <description language="en">CLKG frequency</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_CLKRM_3">
                    <gui_name language="en">B_CLKRM_3</gui_name>
                    <description language="en">Receiver Clock Mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_CLKXM_3">
                    <gui_name language="en">B_CLKXM_3</gui_name>
                    <description language="en">Transmitter Clock Mode</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_FSRM_3">
                    <gui_name language="en">B_FSRM_3</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_FSXM_3">
                    <gui_name language="en">B_FSXM_3</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_RIOEN_3">
                    <gui_name language="en">B_RIOEN_3</gui_name>
                    <description language="en">Receive General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_XIOEN_3">
                    <gui_name language="en">B_XIOEN_3</gui_name>
                    <description language="en">Transmit General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_IDLE_EN_3">
                    <gui_name language="en">B_IDLE_EN_3</gui_name>
                    <description language="en">Idle enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERC_REG_3" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERC_REG_3</gui_name>
                <description language="en">RX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERC_3">
                    <gui_name language="en">B_RCERC_3</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERD_REG_3" offset="0x00000050" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERD_REG_3</gui_name>
                <description language="en">RX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERD_3">
                    <gui_name language="en">B_RCERD_3</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERC_REG_3" offset="0x00000054" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERC_REG_3</gui_name>
                <description language="en">TX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERC_3">
                    <gui_name language="en">B_XCERC_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERD_REG_3" offset="0x00000058" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERD_REG_3</gui_name>
                <description language="en">TX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERD_3">
                    <gui_name language="en">B_XCERD_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERE_REG_3" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERE_REG_3</gui_name>
                <description language="en">RX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERE_3">
                    <gui_name language="en">B_RCERE_3</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERF_REG_3" offset="0x00000060" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERF_REG_3</gui_name>
                <description language="en">RX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERF_3">
                    <gui_name language="en">B_RCERF_3</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERE_REG_3" offset="0x00000064" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERE_REG_3</gui_name>
                <description language="en">TX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERE_3">
                    <gui_name language="en">B_XCERE_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERF_REG_3" offset="0x00000068" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERF_REG_3</gui_name>
                <description language="en">TX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERF_3">
                    <gui_name language="en">B_XCERF_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERG_REG_3" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERG_REG_3</gui_name>
                <description language="en">RX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERG_3">
                    <gui_name language="en">B_RCERG_3</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCERH_REG_3" offset="0x00000070" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERH_REG_3</gui_name>
                <description language="en">RX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERH_3">
                    <gui_name language="en">B_RCERH_3</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERG_REG_3" offset="0x00000074" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERG_REG_3</gui_name>
                <description language="en">TX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERG_3">
                    <gui_name language="en">B_XCERG_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCERH_REG_3" offset="0x00000078" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERH_REG_3</gui_name>
                <description language="en">TX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERH_3">
                    <gui_name language="en">B_XCERH_3</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RINTCLR_REG_3" offset="0x00000080" size="0x00000004">
                <gui_name language="en">MCBSPLP_RINTCLR_REG_3</gui_name>
                <description language="en">Receive interrupt clear</description>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XINTCLR_REG_3" offset="0x00000084" size="0x00000004">
                <gui_name language="en">MCBSPLP_XINTCLR_REG_3</gui_name>
                <description language="en">Transmit interrupt clear</description>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_ROVFLCLR_REG_3" offset="0x00000088" size="0x00000004">
                <gui_name language="en">MCBSPLP_ROVFLCLR_REG_3</gui_name>
                <description language="en">Receive overflow interrupt clear</description>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_SYSCONFIG_REG_3" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SYSCONFIG_REG_3</gui_name>
                <description language="en">System Configuration </description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_BSP_3">
                    <gui_name language="en">B_SOFTRESET_BSP_3</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_BSP_3">
                    <gui_name language="en">B_ENAWAKEUP_BSP_3</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_BSP_3">
                    <gui_name language="en">B_SIDLEMODE_BSP_3</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_BSP_3">
                    <gui_name language="en">B_CLOCKACTIVITY_BSP_3</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_THRSH2_REG_3" offset="0x00000090" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH2_REG_3</gui_name>
                <description language="en">Transmit buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_XTHRESHOLD_3">
                    <gui_name language="en">B_XTHRESHOLD_3</gui_name>
                    <description language="en">Transmit buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_THRSH1_REG_3" offset="0x00000094" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH1_REG_3</gui_name>
                <description language="en">Receive buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_RTHRESHOLD_3">
                    <gui_name language="en">B_RTHRESHOLD_3</gui_name>
                    <description language="en">Receive buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_IRQSTATUS_REG_3" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQSTATUS_REG_3</gui_name>
                <description language="en">Interrupt Status </description>
                <bitField enumerationId="E_RSYNCERR" high_bit="0" low_bit="0" name="B_RSYNCERR_BSP_3">
                    <gui_name language="en">B_RSYNCERR_BSP_3</gui_name>
                    <description language="en">Receive Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_RFSR_BSP_3">
                    <gui_name language="en">B_RFSR_BSP_3</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_REOF_BSP_3">
                    <gui_name language="en">B_REOF_BSP_3</gui_name>
                    <description language="en">Receive End Of Frame</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_BSP_3">
                    <gui_name language="en">B_RRDY_BSP_3</gui_name>
                    <description language="en">Receive Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_RUNDFLSTAT_3">
                    <gui_name language="en">B_RUNDFLSTAT_3</gui_name>
                    <description language="en">Receive Buffer Underflow</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_ROVFLSTAT_3">
                    <gui_name language="en">B_ROVFLSTAT_3</gui_name>
                    <description language="en">Receive Buffer Overflow</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_XSYNCERR_BSP_3">
                    <gui_name language="en">B_XSYNCERR_BSP_3</gui_name>
                    <description language="en">Transmit Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_XFSX_BSP_3">
                    <gui_name language="en">B_XFSX_BSP_3</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XEOF_BSP_3">
                    <gui_name language="en">B_XEOF_BSP_3</gui_name>
                    <description language="en">Transmit End Of Frame</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XRDY_BSP_3">
                    <gui_name language="en">B_XRDY_BSP_3</gui_name>
                    <description language="en">Transmit Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XUNDFLSTAT_BSP_3">
                    <gui_name language="en">B_XUNDFLSTAT_BSP_3</gui_name>
                    <description language="en">Transmit Buffer Underflow</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_XOVFLSTAT_BSP_3">
                    <gui_name language="en">B_XOVFLSTAT_BSP_3</gui_name>
                    <description language="en">Transmit Buffer Overflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XEMPTYEOF_BSP_3">
                    <gui_name language="en">B_XEMPTYEOF_BSP_3</gui_name>
                    <description language="en">Transmit Buffer Empty at end of frame</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_IRQENABLE_REG_3" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQENABLE_REG_3</gui_name>
                <description language="en">Interrupt Enable </description>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_WAKEUPEN_REG_3" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">MCBSPLP_WAKEUPEN_REG_3</gui_name>
                <description language="en">Wake-Up Enable </description>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_XCCR_REG_3" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCCR_REG_3</gui_name>
                <description language="en">Transmit configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_XDISABLE_3">
                    <gui_name language="en">B_XDISABLE_3</gui_name>
                    <description language="en">Transmit Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XDMAEN_3">
                    <gui_name language="en">B_XDMAEN_3</gui_name>
                    <description language="en">Transmit DMA Enable</description>
                </bitField>
                <bitField enumerationId="E_DLB" high_bit="5" low_bit="5" name="B_DLB_3">
                    <gui_name language="en">B_DLB_3</gui_name>
                    <description language="en">Digital Loop Back</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XFULL_CYCLE_3">
                    <gui_name language="en">B_XFULL_CYCLE_3</gui_name>
                    <description language="en">Transmit full cycle mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_DXENDLY_3">
                    <gui_name language="en">B_DXENDLY_3</gui_name>
                    <description language="en">DXENA bit</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_PPCONNECT_3">
                    <gui_name language="en">B_PPCONNECT_3</gui_name>
                    <description language="en">Pair to pair connection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_EXTCLKGATE_3">
                    <gui_name language="en">B_EXTCLKGATE_3</gui_name>
                    <description language="en">External clock gating enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_RCCR_REG_3" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCCR_REG_3</gui_name>
                <description language="en">Receive configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_RDISABLE_3">
                    <gui_name language="en">B_RDISABLE_3</gui_name>
                    <description language="en">Receive Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RDMAEN_3">
                    <gui_name language="en">B_RDMAEN_3</gui_name>
                    <description language="en">Receive DMA Enable</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_RFULL_CYCLE_3">
                    <gui_name language="en">B_RFULL_CYCLE_3</gui_name>
                    <description language="en">Receive full cycle mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP3" name="MCBSPLP_XBUFFSTAT_REG_3" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">MCBSPLP_XBUFFSTAT_REG_3</gui_name>
                <description language="en">Transmit buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_XBUFFSTAT_3">
                    <gui_name language="en">B_XBUFFSTAT_3</gui_name>
                    <description language="en">Transmit Buffer Status</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP3" name="MCBSPLP_RBUFFSTAT_REG_3" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">MCBSPLP_RBUFFSTAT_REG_3</gui_name>
                <description language="en">Receive buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_RBUFFSTAT_3">
                    <gui_name language="en">B_RBUFFSTAT_3</gui_name>
                    <description language="en">Receive Buffer Status</description>
                </bitField>
            </register>
            <register base_addr="McBSP3" name="MCBSPLP_SSELCR_REG_3" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">MCBSPLP_SSELCR_REG_3</gui_name>
                <description language="en">sidetone select </description>
                <bitField high_bit="1" low_bit="0" name="B_ICH0ASSIGN_3">
                    <gui_name language="en">B_ICH0ASSIGN_3</gui_name>
                    <description language="en">Map digital microphone 0</description>
                </bitField>
                <bitField high_bit="3" low_bit="2" name="B_ICH1ASSIGN_3">
                    <gui_name language="en">B_ICH1ASSIGN_3</gui_name>
                    <description language="en">Map digital microphone 1</description>
                </bitField>
                <bitField high_bit="6" low_bit="4" name="B_OCH0ASSIGN_3">
                    <gui_name language="en">B_OCH0ASSIGN_3</gui_name>
                    <description language="en">Map the speaker 0</description>
                </bitField>
                <bitField high_bit="9" low_bit="7" name="B_OCH1ASSIGN_3">
                    <gui_name language="en">B_OCH1ASSIGN_3</gui_name>
                    <description language="en">Map the speaker 1</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_SIDETONEEN_3">
                    <gui_name language="en">B_SIDETONEEN_3</gui_name>
                    <description language="en">Sidetone mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP3" name="MCBSPLP_STATUS_REG_3" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">MCBSPLP_STATUS_REG_3</gui_name>
                <description language="en">status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_CLKMUXSTATUS_3">
                    <gui_name language="en">B_CLKMUXSTATUS_3</gui_name>
                    <description language="en">AUDIOBUFFER clock</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McBSP4" offset="0x01026000">
            <gui_name language="en">McBSP4</gui_name>
            <description language="en">Multi Channel Buffered Serial Port 4</description>
            <register access="Read Only" base_addr="McBSP4" name="MCBSPLP_DRR_REG_4" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCBSPLP_DRR_REG_4</gui_name>
                <description language="en">Data Receive</description>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_DXR_REG_4" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCBSPLP_DXR_REG_4</gui_name>
                <description language="en">Data Transmit</description>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_SPCR2_REG_4" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR2_REG_4</gui_name>
                <description language="en">Serial port control  2</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_XRST_4">
                    <gui_name language="en">B_XRST_4</gui_name>
                    <description language="en">Transmitter reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_XRDY_4">
                    <gui_name language="en">B_XRDY_4</gui_name>
                    <description language="en">Transmitter ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_XEMPTY_4">
                    <gui_name language="en">B_XEMPTY_4</gui_name>
                    <description language="en">Transmit Shift </description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XSYNCERR_4">
                    <gui_name language="en">B_XSYNCERR_4</gui_name>
                    <description language="en">Transmit Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_XINTM_4">
                    <gui_name language="en">B_XINTM_4</gui_name>
                    <description language="en">Transmit Interrupt Mode</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_GRST_4">
                    <gui_name language="en">B_GRST_4</gui_name>
                    <description language="en">Sample Rate Generator Reset</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_FRST_4">
                    <gui_name language="en">B_FRST_4</gui_name>
                    <description language="en">Frame Sync Generator Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_SOFT_4">
                    <gui_name language="en">B_SOFT_4</gui_name>
                    <description language="en">Soft bit</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_FREE_4">
                    <gui_name language="en">B_FREE_4</gui_name>
                    <description language="en">Free Running mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_SPCR1_REG_4" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR1_REG_4</gui_name>
                <description language="en">Serial port control  1</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_RRST_4">
                    <gui_name language="en">B_RRST_4</gui_name>
                    <description language="en">Receiver reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_RRDY_4">
                    <gui_name language="en">B_RRDY_4</gui_name>
                    <description language="en">Receiver Ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_RFULL_4">
                    <gui_name language="en">B_RFULL_4</gui_name>
                    <description language="en">Receive Shift  Full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RSYNCERR_4">
                    <gui_name language="en">B_RSYNCERR_4</gui_name>
                    <description language="en">Receive Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_RINTM_4">
                    <gui_name language="en">B_RINTM_4</gui_name>
                    <description language="en">Receive Interrupt Mode</description>
                </bitField>
                <bitField enumerationId="E_ON_1" high_bit="7" low_bit="7" name="B_DXENA_4">
                    <gui_name language="en">B_DXENA_4</gui_name>
                    <description language="en">DX Enabler</description>
                </bitField>
                <bitField high_bit="14" low_bit="13" name="B_RJUST_4">
                    <gui_name language="en">B_RJUST_4</gui_name>
                    <description language="en">Receive Sign Extension</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_ALB_4">
                    <gui_name language="en">B_ALB_4</gui_name>
                    <description language="en">Analog loopback Mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCR2_REG_4" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR2_REG_4</gui_name>
                <description language="en">Receive control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_RDATDLY_4">
                    <gui_name language="en">B_RDATDLY_4</gui_name>
                    <description language="en">Receive Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_RREVERSE_4">
                    <gui_name language="en">B_RREVERSE_4</gui_name>
                    <description language="en">Receive reverse</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN2_4">
                    <gui_name language="en">B_RWDLEN2_4</gui_name>
                    <description language="en">Receive Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN2_4">
                    <gui_name language="en">B_RFRLEN2_4</gui_name>
                    <description language="en">Receive Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_RPHASE_4">
                    <gui_name language="en">B_RPHASE_4</gui_name>
                    <description language="en">Receive Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCR1_REG_4" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR1_REG_4</gui_name>
                <description language="en">Receive control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN1_4">
                    <gui_name language="en">B_RWDLEN1_4</gui_name>
                    <description language="en">Receive Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN1_4">
                    <gui_name language="en">B_RFRLEN1_4</gui_name>
                    <description language="en">Receive Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCR2_REG_4" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR2_REG_4</gui_name>
                <description language="en">Transmit control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_XDATDLY_4">
                    <gui_name language="en">B_XDATDLY_4</gui_name>
                    <description language="en">Transmit Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_XREVERSE_4">
                    <gui_name language="en">B_XREVERSE_4</gui_name>
                    <description language="en">Transmit reverse mode</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN2_4">
                    <gui_name language="en">B_XWDLEN2_4</gui_name>
                    <description language="en">Transmit Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN2_4">
                    <gui_name language="en">B_XFRLEN2_4</gui_name>
                    <description language="en">Transmit Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_XPHASE_4">
                    <gui_name language="en">B_XPHASE_4</gui_name>
                    <description language="en">Transmit Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCR1_REG_4" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR1_REG_4</gui_name>
                <description language="en">Transmit control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN1_4">
                    <gui_name language="en">B_XWDLEN1_4</gui_name>
                    <description language="en">Transmit Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN1_4">
                    <gui_name language="en">B_XFRLEN1_4</gui_name>
                    <description language="en">Transmit Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_SRGR2_REG_4" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR2_REG_4</gui_name>
                <description language="en">SRG  2</description>
                <bitField high_bit="11" low_bit="0" name="B_FPER_4">
                    <gui_name language="en">B_FPER_4</gui_name>
                    <description language="en">Frame Period</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_FSGM_4">
                    <gui_name language="en">B_FSGM_4</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_CLKSM_4">
                    <gui_name language="en">B_CLKSM_4</gui_name>
                    <description language="en">McBSP SRG Clock Mode</description>
                </bitField>
                <bitField enumerationId="E_CLKSP" high_bit="14" low_bit="14" name="B_CLKSP_4">
                    <gui_name language="en">B_CLKSP_4</gui_name>
                    <description language="en">CLKS Polarity</description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_GSYNC_4">
                    <gui_name language="en">B_GSYNC_4</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_SRGR1_REG_4" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR1_REG_4</gui_name>
                <description language="en">SRG  1</description>
                <bitField high_bit="7" low_bit="0" name="B_CLKGDV_4">
                    <gui_name language="en">B_CLKGDV_4</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_FWID_4">
                    <gui_name language="en">B_FWID_4</gui_name>
                    <description language="en">Frame Width</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_MCR2_REG_4" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR2_REG_4</gui_name>
                <description language="en">Multichannel  2</description>
                <bitField high_bit="1" low_bit="0" name="B_XMCM_4">
                    <gui_name language="en">B_XMCM_4</gui_name>
                    <description language="en">Transmit Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_XPABLK_4">
                    <gui_name language="en">B_XPABLK_4</gui_name>
                    <description language="en">Transmit Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_XPBBLK_4">
                    <gui_name language="en">B_XPBBLK_4</gui_name>
                    <description language="en">Transmit Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XMCME_4">
                    <gui_name language="en">B_XMCME_4</gui_name>
                    <description language="en">Transmit multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_MCR1_REG_4" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR1_REG_4</gui_name>
                <description language="en">Multichannel  1</description>
                <bitField high_bit="0" low_bit="0" name="B_RMCM_4">
                    <gui_name language="en">B_RMCM_4</gui_name>
                    <description language="en">Receive Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_RPABLK_4">
                    <gui_name language="en">B_RPABLK_4</gui_name>
                    <description language="en">Receive Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_RPBBLK_4">
                    <gui_name language="en">B_RPBBLK_4</gui_name>
                    <description language="en">Receive Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_RMCME_4">
                    <gui_name language="en">B_RMCME_4</gui_name>
                    <description language="en">Receive multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERA_REG_4" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERA_REG_4</gui_name>
                <description language="en">Receive channel</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERA_4">
                    <gui_name language="en">B_RCERA_4</gui_name>
                    <description language="en">RX channel enable A</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERB_REG_4" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERB_REG_4</gui_name>
                <description language="en">PRX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERB_4">
                    <gui_name language="en">B_RCERB_4</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERA_REG_4" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERA_REG_4</gui_name>
                <description language="en">TX channel enable A</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERA_4">
                    <gui_name language="en">B_XCERA_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERB_REG_4" offset="0x00000044" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERB_REG_4</gui_name>
                <description language="en">TX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERB_4">
                    <gui_name language="en">B_XCERB_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_PCR_REG_4" offset="0x00000048" size="0x00000004">
                <gui_name language="en">MCBSPLP_PCR_REG_4</gui_name>
                <description language="en">pin control </description>
                <bitField enumerationId="E_RISING_1" high_bit="0" low_bit="0" name="B_CLKRP_4">
                    <gui_name language="en">B_CLKRP_4</gui_name>
                    <description language="en">Receive Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_FALLING_1" high_bit="1" low_bit="1" name="B_CLKXP_4">
                    <gui_name language="en">B_CLKXP_4</gui_name>
                    <description language="en">Transmit Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="2" low_bit="2" name="B_FSRP_4">
                    <gui_name language="en">B_FSRP_4</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="3" low_bit="3" name="B_FSXP_4">
                    <gui_name language="en">B_FSXP_4</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="4" low_bit="4" name="B_DR_STAT_4">
                    <gui_name language="en">B_DR_STAT_4</gui_name>
                    <description language="en">DR pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="5" low_bit="5" name="B_DX_STAT_4">
                    <gui_name language="en">B_DX_STAT_4</gui_name>
                    <description language="en">DX pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="6" low_bit="6" name="B_CLKS_STAT_4">
                    <gui_name language="en">B_CLKS_STAT_4</gui_name>
                    <description language="en">CLKS pin status</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_SCLKME_4">
                    <gui_name language="en">B_SCLKME_4</gui_name>
                    <description language="en">CLKG frequency</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_CLKRM_4">
                    <gui_name language="en">B_CLKRM_4</gui_name>
                    <description language="en">Receiver Clock Mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_CLKXM_4">
                    <gui_name language="en">B_CLKXM_4</gui_name>
                    <description language="en">Transmitter Clock Mode</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_FSRM_4">
                    <gui_name language="en">B_FSRM_4</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_FSXM_4">
                    <gui_name language="en">B_FSXM_4</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_RIOEN_4">
                    <gui_name language="en">B_RIOEN_4</gui_name>
                    <description language="en">Receive General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_XIOEN_4">
                    <gui_name language="en">B_XIOEN_4</gui_name>
                    <description language="en">Transmit General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_IDLE_EN_4">
                    <gui_name language="en">B_IDLE_EN_4</gui_name>
                    <description language="en">Idle enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERC_REG_4" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERC_REG_4</gui_name>
                <description language="en">RX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERC_4">
                    <gui_name language="en">B_RCERC_4</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERD_REG_4" offset="0x00000050" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERD_REG_4</gui_name>
                <description language="en">RX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERD_4">
                    <gui_name language="en">B_RCERD_4</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERC_REG_4" offset="0x00000054" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERC_REG_4</gui_name>
                <description language="en">TX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERC_4">
                    <gui_name language="en">B_XCERC_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERD_REG_4" offset="0x00000058" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERD_REG_4</gui_name>
                <description language="en">TX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERD_4">
                    <gui_name language="en">B_XCERD_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERE_REG_4" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERE_REG_4</gui_name>
                <description language="en">RX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERE_4">
                    <gui_name language="en">B_RCERE_4</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERF_REG_4" offset="0x00000060" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERF_REG_4</gui_name>
                <description language="en">RX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERF_4">
                    <gui_name language="en">B_RCERF_4</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERE_REG_4" offset="0x00000064" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERE_REG_4</gui_name>
                <description language="en">TX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERE_4">
                    <gui_name language="en">B_XCERE_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERF_REG_4" offset="0x00000068" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERF_REG_4</gui_name>
                <description language="en">TX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERF_4">
                    <gui_name language="en">B_XCERF_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERG_REG_4" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERG_REG_4</gui_name>
                <description language="en">RX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERG_4">
                    <gui_name language="en">B_RCERG_4</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCERH_REG_4" offset="0x00000070" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERH_REG_4</gui_name>
                <description language="en">RX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERH_4">
                    <gui_name language="en">B_RCERH_4</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERG_REG_4" offset="0x00000074" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERG_REG_4</gui_name>
                <description language="en">TX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERG_4">
                    <gui_name language="en">B_XCERG_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCERH_REG_4" offset="0x00000078" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERH_REG_4</gui_name>
                <description language="en">TX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERH_4">
                    <gui_name language="en">B_XCERH_4</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RINTCLR_REG_4" offset="0x00000080" size="0x00000004">
                <gui_name language="en">MCBSPLP_RINTCLR_REG_4</gui_name>
                <description language="en">Receive interrupt clear</description>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XINTCLR_REG_4" offset="0x00000084" size="0x00000004">
                <gui_name language="en">MCBSPLP_XINTCLR_REG_4</gui_name>
                <description language="en">Transmit interrupt clear</description>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_ROVFLCLR_REG_4" offset="0x00000088" size="0x00000004">
                <gui_name language="en">MCBSPLP_ROVFLCLR_REG_4</gui_name>
                <description language="en">Receive overflow interrupt clear</description>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_SYSCONFIG_REG_4" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SYSCONFIG_REG_4</gui_name>
                <description language="en">System Configuration </description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_BSP_4">
                    <gui_name language="en">B_SOFTRESET_BSP_4</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_BSP_4">
                    <gui_name language="en">B_ENAWAKEUP_BSP_4</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_BSP_4">
                    <gui_name language="en">B_SIDLEMODE_BSP_4</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_BSP_4">
                    <gui_name language="en">B_CLOCKACTIVITY_BSP_4</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_THRSH2_REG_4" offset="0x00000090" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH2_REG_4</gui_name>
                <description language="en">Transmit buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_XTHRESHOLD_4">
                    <gui_name language="en">B_XTHRESHOLD_4</gui_name>
                    <description language="en">Transmit buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_THRSH1_REG_4" offset="0x00000094" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH1_REG_4</gui_name>
                <description language="en">Receive buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_RTHRESHOLD_4">
                    <gui_name language="en">B_RTHRESHOLD_4</gui_name>
                    <description language="en">Receive buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_IRQSTATUS_REG_4" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQSTATUS_REG_4</gui_name>
                <description language="en">Interrupt Status </description>
                <bitField enumerationId="E_RSYNCERR" high_bit="0" low_bit="0" name="B_RSYNCERR_BSP_4">
                    <gui_name language="en">B_RSYNCERR_BSP_4</gui_name>
                    <description language="en">Receive Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_RFSR_BSP_4">
                    <gui_name language="en">B_RFSR_BSP_4</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_REOF_BSP_4">
                    <gui_name language="en">B_REOF_BSP_4</gui_name>
                    <description language="en">Receive End Of Frame</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_BSP_4">
                    <gui_name language="en">B_RRDY_BSP_4</gui_name>
                    <description language="en">Receive Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_RUNDFLSTAT_4">
                    <gui_name language="en">B_RUNDFLSTAT_4</gui_name>
                    <description language="en">Receive Buffer Underflow</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_ROVFLSTAT_4">
                    <gui_name language="en">B_ROVFLSTAT_4</gui_name>
                    <description language="en">Receive Buffer Overflow</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_XSYNCERR_BSP_4">
                    <gui_name language="en">B_XSYNCERR_BSP_4</gui_name>
                    <description language="en">Transmit Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_XFSX_BSP_4">
                    <gui_name language="en">B_XFSX_BSP_4</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XEOF_BSP_4">
                    <gui_name language="en">B_XEOF_BSP_4</gui_name>
                    <description language="en">Transmit End Of Frame</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XRDY_BSP_4">
                    <gui_name language="en">B_XRDY_BSP_4</gui_name>
                    <description language="en">Transmit Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XUNDFLSTAT_BSP_4">
                    <gui_name language="en">B_XUNDFLSTAT_BSP_4</gui_name>
                    <description language="en">Transmit Buffer Underflow</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_XOVFLSTAT_BSP_4">
                    <gui_name language="en">B_XOVFLSTAT_BSP_4</gui_name>
                    <description language="en">Transmit Buffer Overflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XEMPTYEOF_BSP_4">
                    <gui_name language="en">B_XEMPTYEOF_BSP_4</gui_name>
                    <description language="en">Transmit Buffer Empty at end of frame</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_IRQENABLE_REG_4" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQENABLE_REG_4</gui_name>
                <description language="en">Interrupt Enable </description>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_WAKEUPEN_REG_4" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">MCBSPLP_WAKEUPEN_REG_4</gui_name>
                <description language="en">Wake-Up Enable </description>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_XCCR_REG_4" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCCR_REG_4</gui_name>
                <description language="en">Transmit configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_XDISABLE_4">
                    <gui_name language="en">B_XDISABLE_4</gui_name>
                    <description language="en">Transmit Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XDMAEN_4">
                    <gui_name language="en">B_XDMAEN_4</gui_name>
                    <description language="en">Transmit DMA Enable</description>
                </bitField>
                <bitField enumerationId="E_DLB" high_bit="5" low_bit="5" name="B_DLB_4">
                    <gui_name language="en">B_DLB_4</gui_name>
                    <description language="en">Digital Loop Back</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XFULL_CYCLE_4">
                    <gui_name language="en">B_XFULL_CYCLE_4</gui_name>
                    <description language="en">Transmit full cycle mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_DXENDLY_4">
                    <gui_name language="en">B_DXENDLY_4</gui_name>
                    <description language="en">DXENA bit</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_PPCONNECT_4">
                    <gui_name language="en">B_PPCONNECT_4</gui_name>
                    <description language="en">Pair to pair connection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_EXTCLKGATE_4">
                    <gui_name language="en">B_EXTCLKGATE_4</gui_name>
                    <description language="en">External clock gating enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_RCCR_REG_4" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCCR_REG_4</gui_name>
                <description language="en">Receive configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_RDISABLE_4">
                    <gui_name language="en">B_RDISABLE_4</gui_name>
                    <description language="en">Receive Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RDMAEN_4">
                    <gui_name language="en">B_RDMAEN_4</gui_name>
                    <description language="en">Receive DMA Enable</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_RFULL_CYCLE_4">
                    <gui_name language="en">B_RFULL_CYCLE_4</gui_name>
                    <description language="en">Receive full cycle mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP4" name="MCBSPLP_XBUFFSTAT_REG_4" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">MCBSPLP_XBUFFSTAT_REG_4</gui_name>
                <description language="en">Transmit buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_XBUFFSTAT_4">
                    <gui_name language="en">B_XBUFFSTAT_4</gui_name>
                    <description language="en">Transmit Buffer Status</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP4" name="MCBSPLP_RBUFFSTAT_REG_4" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">MCBSPLP_RBUFFSTAT_REG_4</gui_name>
                <description language="en">Receive buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_RBUFFSTAT_4">
                    <gui_name language="en">B_RBUFFSTAT_4</gui_name>
                    <description language="en">Receive Buffer Status</description>
                </bitField>
            </register>
            <register base_addr="McBSP4" name="MCBSPLP_SSELCR_REG_4" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">MCBSPLP_SSELCR_REG_4</gui_name>
                <description language="en">sidetone select </description>
                <bitField high_bit="1" low_bit="0" name="B_ICH0ASSIGN_4">
                    <gui_name language="en">B_ICH0ASSIGN_4</gui_name>
                    <description language="en">Map digital microphone 0</description>
                </bitField>
                <bitField high_bit="3" low_bit="2" name="B_ICH1ASSIGN_4">
                    <gui_name language="en">B_ICH1ASSIGN_4</gui_name>
                    <description language="en">Map digital microphone 1</description>
                </bitField>
                <bitField high_bit="6" low_bit="4" name="B_OCH0ASSIGN_4">
                    <gui_name language="en">B_OCH0ASSIGN_4</gui_name>
                    <description language="en">Map the speaker 0</description>
                </bitField>
                <bitField high_bit="9" low_bit="7" name="B_OCH1ASSIGN_4">
                    <gui_name language="en">B_OCH1ASSIGN_4</gui_name>
                    <description language="en">Map the speaker 1</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_SIDETONEEN_4">
                    <gui_name language="en">B_SIDETONEEN_4</gui_name>
                    <description language="en">Sidetone mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP4" name="MCBSPLP_STATUS_REG_4" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">MCBSPLP_STATUS_REG_4</gui_name>
                <description language="en">status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_CLKMUXSTATUS_4">
                    <gui_name language="en">B_CLKMUXSTATUS_4</gui_name>
                    <description language="en">AUDIOBUFFER clock</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McBSP5" offset="0x00096000">
            <gui_name language="en">McBSP5</gui_name>
            <description language="en">Multi Channel Buffered Serial Port 5</description>
            <register access="Read Only" base_addr="McBSP5" name="MCBSPLP_DRR_REG_5" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCBSPLP_DRR_REG_5</gui_name>
                <description language="en">Data Receive</description>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_DXR_REG_5" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCBSPLP_DXR_REG_5</gui_name>
                <description language="en">Data Transmit</description>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_SPCR2_REG_5" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR2_REG_5</gui_name>
                <description language="en">Serial port control  2</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_XRST_5">
                    <gui_name language="en">B_XRST_5</gui_name>
                    <description language="en">Transmitter reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_XRDY_5">
                    <gui_name language="en">B_XRDY_5</gui_name>
                    <description language="en">Transmitter ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_XEMPTY_5">
                    <gui_name language="en">B_XEMPTY_5</gui_name>
                    <description language="en">Transmit Shift </description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XSYNCERR_5">
                    <gui_name language="en">B_XSYNCERR_5</gui_name>
                    <description language="en">Transmit Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_XINTM_5">
                    <gui_name language="en">B_XINTM_5</gui_name>
                    <description language="en">Transmit Interrupt Mode</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_GRST_5">
                    <gui_name language="en">B_GRST_5</gui_name>
                    <description language="en">Sample Rate Generator Reset</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_FRST_5">
                    <gui_name language="en">B_FRST_5</gui_name>
                    <description language="en">Frame Sync Generator Reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_SOFT_5">
                    <gui_name language="en">B_SOFT_5</gui_name>
                    <description language="en">Soft bit</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_FREE_5">
                    <gui_name language="en">B_FREE_5</gui_name>
                    <description language="en">Free Running mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_SPCR1_REG_5" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCBSPLP_SPCR1_REG_5</gui_name>
                <description language="en">Serial port control  1</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_RRST_5">
                    <gui_name language="en">B_RRST_5</gui_name>
                    <description language="en">Receiver reset</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_RRDY_5">
                    <gui_name language="en">B_RRDY_5</gui_name>
                    <description language="en">Receiver Ready</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_RFULL_5">
                    <gui_name language="en">B_RFULL_5</gui_name>
                    <description language="en">Receive Shift  Full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RSYNCERR_5">
                    <gui_name language="en">B_RSYNCERR_5</gui_name>
                    <description language="en">Receive Synchronization Error</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_RINTM_5">
                    <gui_name language="en">B_RINTM_5</gui_name>
                    <description language="en">Receive Interrupt Mode</description>
                </bitField>
                <bitField enumerationId="E_ON_1" high_bit="7" low_bit="7" name="B_DXENA_5">
                    <gui_name language="en">B_DXENA_5</gui_name>
                    <description language="en">DX Enabler</description>
                </bitField>
                <bitField high_bit="14" low_bit="13" name="B_RJUST_5">
                    <gui_name language="en">B_RJUST_5</gui_name>
                    <description language="en">Receive Sign Extension</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_ALB_5">
                    <gui_name language="en">B_ALB_5</gui_name>
                    <description language="en">Analog loopback Mode</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCR2_REG_5" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR2_REG_5</gui_name>
                <description language="en">Receive control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_RDATDLY_5">
                    <gui_name language="en">B_RDATDLY_5</gui_name>
                    <description language="en">Receive Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_RREVERSE_5">
                    <gui_name language="en">B_RREVERSE_5</gui_name>
                    <description language="en">Receive reverse</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN2_5">
                    <gui_name language="en">B_RWDLEN2_5</gui_name>
                    <description language="en">Receive Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN2_5">
                    <gui_name language="en">B_RFRLEN2_5</gui_name>
                    <description language="en">Receive Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_RPHASE_5">
                    <gui_name language="en">B_RPHASE_5</gui_name>
                    <description language="en">Receive Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCR1_REG_5" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCR1_REG_5</gui_name>
                <description language="en">Receive control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_RWDLEN1_5">
                    <gui_name language="en">B_RWDLEN1_5</gui_name>
                    <description language="en">Receive Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_RFRLEN1_5">
                    <gui_name language="en">B_RFRLEN1_5</gui_name>
                    <description language="en">Receive Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCR2_REG_5" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR2_REG_5</gui_name>
                <description language="en">Transmit control  2</description>
                <bitField enumerationId="E_RDATDLY" high_bit="1" low_bit="0" name="B_XDATDLY_5">
                    <gui_name language="en">B_XDATDLY_5</gui_name>
                    <description language="en">Transmit Data Delay</description>
                </bitField>
                <bitField enumerationId="E_RREVERSE" high_bit="4" low_bit="3" name="B_XREVERSE_5">
                    <gui_name language="en">B_XREVERSE_5</gui_name>
                    <description language="en">Transmit reverse mode</description>
                </bitField>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN2_5">
                    <gui_name language="en">B_XWDLEN2_5</gui_name>
                    <description language="en">Transmit Word Length 2</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN2_5">
                    <gui_name language="en">B_XFRLEN2_5</gui_name>
                    <description language="en">Transmit Frame Length 2</description>
                </bitField>
                <bitField enumerationId="E_RPHASE" high_bit="15" low_bit="15" name="B_XPHASE_5">
                    <gui_name language="en">B_XPHASE_5</gui_name>
                    <description language="en">Transmit Phases</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCR1_REG_5" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCR1_REG_5</gui_name>
                <description language="en">Transmit control  1</description>
                <bitField enumerationId="E_RWDLEN2" high_bit="7" low_bit="5" name="B_XWDLEN1_5">
                    <gui_name language="en">B_XWDLEN1_5</gui_name>
                    <description language="en">Transmit Word Length 1</description>
                </bitField>
                <bitField high_bit="14" low_bit="8" name="B_XFRLEN1_5">
                    <gui_name language="en">B_XFRLEN1_5</gui_name>
                    <description language="en">Transmit Frame Length 1</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_SRGR2_REG_5" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR2_REG_5</gui_name>
                <description language="en">SRG  2</description>
                <bitField high_bit="11" low_bit="0" name="B_FPER_5">
                    <gui_name language="en">B_FPER_5</gui_name>
                    <description language="en">Frame Period</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_FSGM_5">
                    <gui_name language="en">B_FSGM_5</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_CLKSM_5">
                    <gui_name language="en">B_CLKSM_5</gui_name>
                    <description language="en">McBSP SRG Clock Mode</description>
                </bitField>
                <bitField enumerationId="E_CLKSP" high_bit="14" low_bit="14" name="B_CLKSP_5">
                    <gui_name language="en">B_CLKSP_5</gui_name>
                    <description language="en">CLKS Polarity</description>
                </bitField>
                <bitField high_bit="15" low_bit="15" name="B_GSYNC_5">
                    <gui_name language="en">B_GSYNC_5</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_SRGR1_REG_5" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SRGR1_REG_5</gui_name>
                <description language="en">SRG  1</description>
                <bitField high_bit="7" low_bit="0" name="B_CLKGDV_5">
                    <gui_name language="en">B_CLKGDV_5</gui_name>
                    <description language="en">Sample Rate Generator</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_FWID_5">
                    <gui_name language="en">B_FWID_5</gui_name>
                    <description language="en">Frame Width</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_MCR2_REG_5" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR2_REG_5</gui_name>
                <description language="en">Multichannel  2</description>
                <bitField high_bit="1" low_bit="0" name="B_XMCM_5">
                    <gui_name language="en">B_XMCM_5</gui_name>
                    <description language="en">Transmit Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_XPABLK_5">
                    <gui_name language="en">B_XPABLK_5</gui_name>
                    <description language="en">Transmit Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_XPBBLK_5">
                    <gui_name language="en">B_XPBBLK_5</gui_name>
                    <description language="en">Transmit Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XMCME_5">
                    <gui_name language="en">B_XMCME_5</gui_name>
                    <description language="en">Transmit multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_MCR1_REG_5" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCBSPLP_MCR1_REG_5</gui_name>
                <description language="en">Multichannel  1</description>
                <bitField high_bit="0" low_bit="0" name="B_RMCM_5">
                    <gui_name language="en">B_RMCM_5</gui_name>
                    <description language="en">Receive Multichannel Selection</description>
                </bitField>
                <bitField high_bit="6" low_bit="5" name="B_RPABLK_5">
                    <gui_name language="en">B_RPABLK_5</gui_name>
                    <description language="en">Receive Partition A Block</description>
                </bitField>
                <bitField high_bit="8" low_bit="7" name="B_RPBBLK_5">
                    <gui_name language="en">B_RPBBLK_5</gui_name>
                    <description language="en">Receive Partition B Block</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_RMCME_5">
                    <gui_name language="en">B_RMCME_5</gui_name>
                    <description language="en">Receive multichannel partition</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERA_REG_5" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERA_REG_5</gui_name>
                <description language="en">Receive channel</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERA_5">
                    <gui_name language="en">B_RCERA_5</gui_name>
                    <description language="en">RX channel enable A</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERB_REG_5" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERB_REG_5</gui_name>
                <description language="en">PRX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERB_5">
                    <gui_name language="en">B_RCERB_5</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERA_REG_5" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERA_REG_5</gui_name>
                <description language="en">TX channel enable A</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERA_5">
                    <gui_name language="en">B_XCERA_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERB_REG_5" offset="0x00000044" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERB_REG_5</gui_name>
                <description language="en">TX channel enable B</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERB_5">
                    <gui_name language="en">B_XCERB_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_PCR_REG_5" offset="0x00000048" size="0x00000004">
                <gui_name language="en">MCBSPLP_PCR_REG_5</gui_name>
                <description language="en">pin control </description>
                <bitField enumerationId="E_RISING_1" high_bit="0" low_bit="0" name="B_CLKRP_5">
                    <gui_name language="en">B_CLKRP_5</gui_name>
                    <description language="en">Receive Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_FALLING_1" high_bit="1" low_bit="1" name="B_CLKXP_5">
                    <gui_name language="en">B_CLKXP_5</gui_name>
                    <description language="en">Transmit Clock Polarity</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="2" low_bit="2" name="B_FSRP_5">
                    <gui_name language="en">B_FSRP_5</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="3" low_bit="3" name="B_FSXP_5">
                    <gui_name language="en">B_FSXP_5</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="4" low_bit="4" name="B_DR_STAT_5">
                    <gui_name language="en">B_DR_STAT_5</gui_name>
                    <description language="en">DR pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="5" low_bit="5" name="B_DX_STAT_5">
                    <gui_name language="en">B_DX_STAT_5</gui_name>
                    <description language="en">DX pin status</description>
                </bitField>
                <bitField enumerationId="E_HIGH_1" high_bit="6" low_bit="6" name="B_CLKS_STAT_5">
                    <gui_name language="en">B_CLKS_STAT_5</gui_name>
                    <description language="en">CLKS pin status</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_SCLKME_5">
                    <gui_name language="en">B_SCLKME_5</gui_name>
                    <description language="en">CLKG frequency</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_CLKRM_5">
                    <gui_name language="en">B_CLKRM_5</gui_name>
                    <description language="en">Receiver Clock Mode</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_CLKXM_5">
                    <gui_name language="en">B_CLKXM_5</gui_name>
                    <description language="en">Transmitter Clock Mode</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_FSRM_5">
                    <gui_name language="en">B_FSRM_5</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_FSXM_5">
                    <gui_name language="en">B_FSXM_5</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_RIOEN_5">
                    <gui_name language="en">B_RIOEN_5</gui_name>
                    <description language="en">Receive General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_XIOEN_5">
                    <gui_name language="en">B_XIOEN_5</gui_name>
                    <description language="en">Transmit General Purpose I/O Mode</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_IDLE_EN_5">
                    <gui_name language="en">B_IDLE_EN_5</gui_name>
                    <description language="en">Idle enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERC_REG_5" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERC_REG_5</gui_name>
                <description language="en">RX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERC_5">
                    <gui_name language="en">B_RCERC_5</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERD_REG_5" offset="0x00000050" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERD_REG_5</gui_name>
                <description language="en">RX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERD_5">
                    <gui_name language="en">B_RCERD_5</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERC_REG_5" offset="0x00000054" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERC_REG_5</gui_name>
                <description language="en">TX channel enable C</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERC_5">
                    <gui_name language="en">B_XCERC_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERD_REG_5" offset="0x00000058" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERD_REG_5</gui_name>
                <description language="en">TX channel enable D</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERD_5">
                    <gui_name language="en">B_XCERD_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERE_REG_5" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERE_REG_5</gui_name>
                <description language="en">RX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERE_5">
                    <gui_name language="en">B_RCERE_5</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERF_REG_5" offset="0x00000060" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERF_REG_5</gui_name>
                <description language="en">RX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERF_5">
                    <gui_name language="en">B_RCERF_5</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERE_REG_5" offset="0x00000064" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERE_REG_5</gui_name>
                <description language="en">TX channel enable E</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERE_5">
                    <gui_name language="en">B_XCERE_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERF_REG_5" offset="0x00000068" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERF_REG_5</gui_name>
                <description language="en">TX channel enable F</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERF_5">
                    <gui_name language="en">B_XCERF_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERG_REG_5" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERG_REG_5</gui_name>
                <description language="en">RX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERG_5">
                    <gui_name language="en">B_RCERG_5</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCERH_REG_5" offset="0x00000070" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCERH_REG_5</gui_name>
                <description language="en">RX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_RCERH_5">
                    <gui_name language="en">B_RCERH_5</gui_name>
                    <description language="en">Receive Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERG_REG_5" offset="0x00000074" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERG_REG_5</gui_name>
                <description language="en">TX channel enable G</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERG_5">
                    <gui_name language="en">B_XCERG_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCERH_REG_5" offset="0x00000078" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCERH_REG_5</gui_name>
                <description language="en">TX channel enable H</description>
                <bitField high_bit="15" low_bit="0" name="B_XCERH_5">
                    <gui_name language="en">B_XCERH_5</gui_name>
                    <description language="en">Transmit Channel Enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RINTCLR_REG_5" offset="0x00000080" size="0x00000004">
                <gui_name language="en">MCBSPLP_RINTCLR_REG_5</gui_name>
                <description language="en">Receive interrupt clear</description>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XINTCLR_REG_5" offset="0x00000084" size="0x00000004">
                <gui_name language="en">MCBSPLP_XINTCLR_REG_5</gui_name>
                <description language="en">Transmit interrupt clear</description>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_ROVFLCLR_REG_5" offset="0x00000088" size="0x00000004">
                <gui_name language="en">MCBSPLP_ROVFLCLR_REG_5</gui_name>
                <description language="en">Receive overflow interrupt clear</description>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_SYSCONFIG_REG_5" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">MCBSPLP_SYSCONFIG_REG_5</gui_name>
                <description language="en">System Configuration </description>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_BSP_5">
                    <gui_name language="en">B_SOFTRESET_BSP_5</gui_name>
                    <description language="en">Soft Reset </description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_BSP_5">
                    <gui_name language="en">B_ENAWAKEUP_BSP_5</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_SIDLEMODE_BSP_5">
                    <gui_name language="en">B_SIDLEMODE_BSP_5</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_BSP_5">
                    <gui_name language="en">B_CLOCKACTIVITY_BSP_5</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_THRSH2_REG_5" offset="0x00000090" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH2_REG_5</gui_name>
                <description language="en">Transmit buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_XTHRESHOLD_5">
                    <gui_name language="en">B_XTHRESHOLD_5</gui_name>
                    <description language="en">Transmit buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_THRSH1_REG_5" offset="0x00000094" size="0x00000004">
                <gui_name language="en">MCBSPLP_THRSH1_REG_5</gui_name>
                <description language="en">Receive buffer threshold</description>
                <bitField high_bit="6" low_bit="0" name="B_RTHRESHOLD_5">
                    <gui_name language="en">B_RTHRESHOLD_5</gui_name>
                    <description language="en">Receive buffer threshold</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_IRQSTATUS_REG_5" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQSTATUS_REG_5</gui_name>
                <description language="en">Interrupt Status </description>
                <bitField enumerationId="E_RSYNCERR" high_bit="0" low_bit="0" name="B_RSYNCERR_BSP_5">
                    <gui_name language="en">B_RSYNCERR_BSP_5</gui_name>
                    <description language="en">Receive Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_RFSR_BSP_5">
                    <gui_name language="en">B_RFSR_BSP_5</gui_name>
                    <description language="en">Receive Frame Synchronization</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_REOF_BSP_5">
                    <gui_name language="en">B_REOF_BSP_5</gui_name>
                    <description language="en">Receive End Of Frame</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RRDY_BSP_5">
                    <gui_name language="en">B_RRDY_BSP_5</gui_name>
                    <description language="en">Receive Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_RUNDFLSTAT_5">
                    <gui_name language="en">B_RUNDFLSTAT_5</gui_name>
                    <description language="en">Receive Buffer Underflow</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_ROVFLSTAT_5">
                    <gui_name language="en">B_ROVFLSTAT_5</gui_name>
                    <description language="en">Receive Buffer Overflow</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_XSYNCERR_BSP_5">
                    <gui_name language="en">B_XSYNCERR_BSP_5</gui_name>
                    <description language="en">Transmit Frame Synchronization Error</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_XFSX_BSP_5">
                    <gui_name language="en">B_XFSX_BSP_5</gui_name>
                    <description language="en">Transmit Frame Synchronization</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_XEOF_BSP_5">
                    <gui_name language="en">B_XEOF_BSP_5</gui_name>
                    <description language="en">Transmit End Of Frame</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_XRDY_BSP_5">
                    <gui_name language="en">B_XRDY_BSP_5</gui_name>
                    <description language="en">Transmit Buffer Threshold Reached</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XUNDFLSTAT_BSP_5">
                    <gui_name language="en">B_XUNDFLSTAT_BSP_5</gui_name>
                    <description language="en">Transmit Buffer Underflow</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_XOVFLSTAT_BSP_5">
                    <gui_name language="en">B_XOVFLSTAT_BSP_5</gui_name>
                    <description language="en">Transmit Buffer Overflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_XEMPTYEOF_BSP_5">
                    <gui_name language="en">B_XEMPTYEOF_BSP_5</gui_name>
                    <description language="en">Transmit Buffer Empty at end of frame</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_IRQENABLE_REG_5" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">MCBSPLP_IRQENABLE_REG_5</gui_name>
                <description language="en">Interrupt Enable </description>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_WAKEUPEN_REG_5" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">MCBSPLP_WAKEUPEN_REG_5</gui_name>
                <description language="en">Wake-Up Enable </description>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_XCCR_REG_5" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">MCBSPLP_XCCR_REG_5</gui_name>
                <description language="en">Transmit configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_XDISABLE_5">
                    <gui_name language="en">B_XDISABLE_5</gui_name>
                    <description language="en">Transmit Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_XDMAEN_5">
                    <gui_name language="en">B_XDMAEN_5</gui_name>
                    <description language="en">Transmit DMA Enable</description>
                </bitField>
                <bitField enumerationId="E_DLB" high_bit="5" low_bit="5" name="B_DLB_5">
                    <gui_name language="en">B_DLB_5</gui_name>
                    <description language="en">Digital Loop Back</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_XFULL_CYCLE_5">
                    <gui_name language="en">B_XFULL_CYCLE_5</gui_name>
                    <description language="en">Transmit full cycle mode</description>
                </bitField>
                <bitField high_bit="13" low_bit="12" name="B_DXENDLY_5">
                    <gui_name language="en">B_DXENDLY_5</gui_name>
                    <description language="en">DXENA bit</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_PPCONNECT_5">
                    <gui_name language="en">B_PPCONNECT_5</gui_name>
                    <description language="en">Pair to pair connection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="15" low_bit="15" name="B_EXTCLKGATE_5">
                    <gui_name language="en">B_EXTCLKGATE_5</gui_name>
                    <description language="en">External clock gating enable</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_RCCR_REG_5" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">MCBSPLP_RCCR_REG_5</gui_name>
                <description language="en">Receive configuration control</description>
                <bitField high_bit="0" low_bit="0" name="B_RDISABLE_5">
                    <gui_name language="en">B_RDISABLE_5</gui_name>
                    <description language="en">Receive Disable</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RDMAEN_5">
                    <gui_name language="en">B_RDMAEN_5</gui_name>
                    <description language="en">Receive DMA Enable</description>
                </bitField>
                <bitField high_bit="11" low_bit="11" name="B_RFULL_CYCLE_5">
                    <gui_name language="en">B_RFULL_CYCLE_5</gui_name>
                    <description language="en">Receive full cycle mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP5" name="MCBSPLP_XBUFFSTAT_REG_5" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">MCBSPLP_XBUFFSTAT_REG_5</gui_name>
                <description language="en">Transmit buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_XBUFFSTAT_5">
                    <gui_name language="en">B_XBUFFSTAT_5</gui_name>
                    <description language="en">Transmit Buffer Status</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP5" name="MCBSPLP_RBUFFSTAT_REG_5" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">MCBSPLP_RBUFFSTAT_REG_5</gui_name>
                <description language="en">Receive buffer status</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_RBUFFSTAT_5">
                    <gui_name language="en">B_RBUFFSTAT_5</gui_name>
                    <description language="en">Receive Buffer Status</description>
                </bitField>
            </register>
            <register base_addr="McBSP5" name="MCBSPLP_SSELCR_REG_5" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">MCBSPLP_SSELCR_REG_5</gui_name>
                <description language="en">sidetone select </description>
                <bitField high_bit="1" low_bit="0" name="B_ICH0ASSIGN_5">
                    <gui_name language="en">B_ICH0ASSIGN_5</gui_name>
                    <description language="en">Map digital microphone 0</description>
                </bitField>
                <bitField high_bit="3" low_bit="2" name="B_ICH1ASSIGN_5">
                    <gui_name language="en">B_ICH1ASSIGN_5</gui_name>
                    <description language="en">Map digital microphone 1</description>
                </bitField>
                <bitField high_bit="6" low_bit="4" name="B_OCH0ASSIGN_5">
                    <gui_name language="en">B_OCH0ASSIGN_5</gui_name>
                    <description language="en">Map speaker 0</description>
                </bitField>
                <bitField high_bit="9" low_bit="7" name="B_OCH1ASSIGN_5">
                    <gui_name language="en">B_OCH1ASSIGN_5</gui_name>
                    <description language="en">Map speaker 1</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_SIDETONEEN_5">
                    <gui_name language="en">B_SIDETONEEN_5</gui_name>
                    <description language="en">Sidetone mode</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McBSP5" name="MCBSPLP_STATUS_REG_5" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">MCBSPLP_STATUS_REG_5</gui_name>
                <description language="en">status </description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_CLKMUXSTATUS_5">
                    <gui_name language="en">B_CLKMUXSTATUS_5</gui_name>
                    <description language="en">AUDIOBUFFER clock</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McSPI1" offset="0x00098010">
            <gui_name language="en">McSPI1</gui_name>
            <description language="en">McSPI 1</description>
            <register base_addr="McSPI1" name="MCSPI_SYSCONFIG_1" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCSPI_SYSCONFIG_1</gui_name>
                <description language="en">SPI Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_SPI_1">
                    <gui_name language="en">B_AUTOIDLE_SPI_1</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_SPI_1">
                    <gui_name language="en">B_SOFTRESET_SPI_1</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_SPI_1">
                    <gui_name language="en">B_ENAWAKEUP_SPI_1</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField high_bit="4" low_bit="3" name="B_SIDLEMODE_SPI_1">
                    <gui_name language="en">B_SIDLEMODE_SPI_1</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_SPI_1">
                    <gui_name language="en">B_CLOCKACTIVITY_SPI_1</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_SYSSTATUS_1" offset="0x00000004" size="0x00000004">
                <gui_name language="en">MCSPI_SYSSTATUS_1</gui_name>
                <description language="en">SPI Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_SPI_1">
                    <gui_name language="en">B_RESETDONE_SPI_1</gui_name>
                    <description language="en">Internal reset</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_IRQSTATUS_1" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCSPI_IRQSTATUS_1</gui_name>
                <description language="en">SPI intr status</description>
                <bitField high_bit="0" low_bit="0" name="B_TX0_EMPTY_1">
                    <gui_name language="en">B_TX0_EMPTY_1</gui_name>
                    <description language="en">TX0 register empty</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_1">
                    <gui_name language="en">B_TX0_UNDERFLOW_1</gui_name>
                    <description language="en">TX0 register underflow</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_RX0_FULL_1">
                    <gui_name language="en">B_RX0_FULL_1</gui_name>
                    <description language="en">RX0 register full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_1">
                    <gui_name language="en">B_RX0_OVERFLOW_1</gui_name>
                    <description language="en">RX0 register overflow</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_TX1_EMPTY_1">
                    <gui_name language="en">B_TX1_EMPTY_1</gui_name>
                    <description language="en">TX1 register empty</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_1">
                    <gui_name language="en">B_TX1_UNDERFLOW_1</gui_name>
                    <description language="en">TX1 register underflow</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_RX1_FULL_1">
                    <gui_name language="en">B_RX1_FULL_1</gui_name>
                    <description language="en">RX1 register full</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_TX2_EMPTY_1">
                    <gui_name language="en">B_TX2_EMPTY_1</gui_name>
                    <description language="en">TX2 register empty</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_1">
                    <gui_name language="en">B_TX2_UNDERFLOW_1</gui_name>
                    <description language="en">TX2 register underflow</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_RX2_FULL_1">
                    <gui_name language="en">B_RX2_FULL_1</gui_name>
                    <description language="en">RX2 register full</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_TX3_EMPTY_1">
                    <gui_name language="en">B_TX3_EMPTY_1</gui_name>
                    <description language="en">TX3 register is empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_1">
                    <gui_name language="en">B_TX3_UNDERFLOW_1</gui_name>
                    <description language="en">TX3 register underflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_RX3_FULL_1">
                    <gui_name language="en">B_RX3_FULL_1</gui_name>
                    <description language="en">RX3 register is full</description>
                </bitField>
                <bitField high_bit="16" low_bit="16" name="B_WKS_1">
                    <gui_name language="en">B_WKS_1</gui_name>
                    <description language="en">Wake-up event</description>
                </bitField>
                <bitField high_bit="17" low_bit="17" name="B_EOW_1">
                    <gui_name language="en">B_EOW_1</gui_name>
                    <description language="en">End of word count</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_IRQENABLE_1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">MCSPI_IRQENABLE_1</gui_name>
                <description language="en">Enable or Disable the intr</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_TX0_EMPTY_ENABLE_1">
                    <gui_name language="en">B_TX0_EMPTY_ENABLE_1</gui_name>
                    <description language="en">TX0 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_ENABLE_1">
                    <gui_name language="en">B_TX0_UNDERFLOW_ENABLE_1</gui_name>
                    <description language="en">TX0 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_RX0_FULL_ENABLE_1">
                    <gui_name language="en">B_RX0_FULL_ENABLE_1</gui_name>
                    <description language="en">RX0 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_ENABLE_1">
                    <gui_name language="en">B_RX0_OVERFLOW_ENABLE_1</gui_name>
                    <description language="en">RX0 register overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="4" low_bit="4" name="B_TX1_EMPTY_ENABLE_1">
                    <gui_name language="en">B_TX1_EMPTY_ENABLE_1</gui_name>
                    <description language="en">TX1 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_ENABLE_1">
                    <gui_name language="en">B_TX1_UNDERFLOW_ENABLE_1</gui_name>
                    <description language="en">TX1 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_RX1_FULL_ENABLE_1">
                    <gui_name language="en">B_RX1_FULL_ENABLE_1</gui_name>
                    <description language="en">RX1 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_TX2_EMPTY_ENABLE_1">
                    <gui_name language="en">B_TX2_EMPTY_ENABLE_1</gui_name>
                    <description language="en">TX2 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_ENABLE_1">
                    <gui_name language="en">B_TX2_UNDERFLOW_ENABLE_1</gui_name>
                    <description language="en">TX2 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_RX2_FULL_ENABLE_1">
                    <gui_name language="en">B_RX2_FULL_ENABLE_1</gui_name>
                    <description language="en">RX2 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="12" low_bit="12" name="B_TX3_EMPTY_ENABLE_1">
                    <gui_name language="en">B_TX3_EMPTY_ENABLE_1</gui_name>
                    <description language="en">TX3 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_ENABLE_1">
                    <gui_name language="en">B_TX3_UNDERFLOW_ENABLE_1</gui_name>
                    <description language="en">TX3 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_RX3_FULL_ENABLE_1">
                    <gui_name language="en">B_RX3_FULL_ENABLE_1</gui_name>
                    <description language="en">RX3 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="16" low_bit="16" name="B_WKE_1">
                    <gui_name language="en">B_WKE_1</gui_name>
                    <description language="en">Wake-up event intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="17" low_bit="17" name="B_EOWKE_1">
                    <gui_name language="en">B_EOWKE_1</gui_name>
                    <description language="en">End of Word count intr</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_WAKEUPENABLE_1" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCSPI_WAKEUPENABLE_1</gui_name>
                <description language="en">Wake-Up enable register</description>
                <bitField high_bit="0" low_bit="0" name="B_WKEN_1">
                    <gui_name language="en">B_WKEN_1</gui_name>
                    <description language="en">Wake-Up functionality</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_SYST_1" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCSPI_SYST_1</gui_name>
                <description language="en">Check the correctness</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_MODULCTRL_1" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCSPI_MODULCTRL_1</gui_name>
                <description language="en">Configuration of the serial port</description>
                <bitField high_bit="0" low_bit="0" name="B_SINGLE_1">
                    <gui_name language="en">B_SINGLE_1</gui_name>
                    <description language="en">Single forced channel</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_MS_1">
                    <gui_name language="en">B_MS_1</gui_name>
                    <description language="en">Master or Slave</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_SYSTEM_TEST_1">
                    <gui_name language="en">B_SYSTEM_TEST_1</gui_name>
                    <description language="en">Enables the system test mode</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH0CONF_1" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CONF_1</gui_name>
                <description language="en">Config Channel 0</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH1CONF_1" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCSPI_CH1CONF_1</gui_name>
                <description language="en">Config Channel 1</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH2CONF_1" offset="0x00000044" size="0x00000004">
                <gui_name language="en">MCSPI_CH2CONF_1</gui_name>
                <description language="en">Config Channel 2</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH3CONF_1" offset="0x00000058" size="0x00000004">
                <gui_name language="en">MCSPI_CH3CONF_1</gui_name>
                <description language="en">Config Channel 3</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_CH0STAT_1" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCSPI_CH0STAT_1</gui_name>
                <description language="en">Status Info Channel 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_CH1STAT_1" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCSPI_CH1STAT_1</gui_name>
                <description language="en">Status Info Channel 1</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_CH2STAT_1" offset="0x00000048" size="0x00000004">
                <gui_name language="en">MCSPI_CH2STAT_1</gui_name>
                <description language="en">Status Info Channel 2</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_CH3STAT_1" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">MCSPI_CH3STAT_1</gui_name>
                <description language="en">Status Info Channel 3</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH0CTRL_1" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CTRL_1</gui_name>
                <description language="en">Enable the channel 0</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH0_1">
                    <gui_name language="en">B_EN_CH0_1</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH0_1">
                    <gui_name language="en">B_EXTCLK_CH0_1</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH1CTRL_1" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCSPI_CH1CTRL_1</gui_name>
                <description language="en">Enable the channel 1</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH1_1">
                    <gui_name language="en">B_EN_CH1_1</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH1_1">
                    <gui_name language="en">B_EXTCLK_CH1_1</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH2CTRL_1" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">MCSPI_CH2CTRL_1</gui_name>
                <description language="en">Enable the channel 2</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH2_1">
                    <gui_name language="en">B_EN_CH2_1</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH2_1">
                    <gui_name language="en">B_EXTCLK_CH2_1</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_CH3CTRL_1" offset="0x00000060" size="0x00000004">
                <gui_name language="en">MCSPI_CH3CTRL_1</gui_name>
                <description language="en">Enable the channel 3</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH3_1">
                    <gui_name language="en">B_EN_CH3_1</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH3_1">
                    <gui_name language="en">B_EXTCLK_CH3_1</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI1" name="MCSPI_TX0_1" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCSPI_TX0_1</gui_name>
                <description language="en">SPI word to transmit 0</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_TX1_1" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCSPI_TX1_1</gui_name>
                <description language="en">SPI word to transmit 1</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_TX2_1" offset="0x00000050" size="0x00000004">
                <gui_name language="en">MCSPI_TX2_1</gui_name>
                <description language="en">SPI word to transmit 2</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_TX3_1" offset="0x00000064" size="0x00000004">
                <gui_name language="en">MCSPI_TX3_1</gui_name>
                <description language="en">SPI word to transmit 3</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_RX0_1" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCSPI_RX0_1</gui_name>
                <description language="en">SPI word received 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_RX1_1" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCSPI_RX1_1</gui_name>
                <description language="en">SPI word received 1</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_RX2_1" offset="0x00000054" size="0x00000004">
                <gui_name language="en">MCSPI_RX2_1</gui_name>
                <description language="en">SPI word received 2</description>
            </register>
            <register access="Read Only" base_addr="McSPI1" name="MCSPI_RX3_1" offset="0x00000068" size="0x00000004">
                <gui_name language="en">MCSPI_RX3_1</gui_name>
                <description language="en">SPI word received 3</description>
            </register>
            <register base_addr="McSPI1" name="MCSPI_XFERLEVEL_1" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCSPI_XFERLEVEL_1</gui_name>
                <description language="en">Transfer levels</description>
                <bitField high_bit="5" low_bit="0" name="B_AEL_1">
                    <gui_name language="en">B_AEL_1</gui_name>
                    <description language="en">Buffer Almost Empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="8" name="B_AFL_1">
                    <gui_name language="en">B_AFL_1</gui_name>
                    <description language="en">Buffer Almost Full</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_WCNT_1">
                    <gui_name language="en">B_WCNT_1</gui_name>
                    <description language="en">Spi word counter</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McSPI2" offset="0x0009A010">
            <gui_name language="en">McSPI2</gui_name>
            <description language="en">McSPI 2</description>
            <register base_addr="McSPI2" name="MCSPI_SYSCONFIG_2" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCSPI_SYSCONFIG_2</gui_name>
                <description language="en">SPI Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_SPI_2">
                    <gui_name language="en">B_AUTOIDLE_SPI_2</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_SPI_2">
                    <gui_name language="en">B_SOFTRESET_SPI_2</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_SPI_2">
                    <gui_name language="en">B_ENAWAKEUP_SPI_2</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField high_bit="4" low_bit="3" name="B_SIDLEMODE_SPI_2">
                    <gui_name language="en">B_SIDLEMODE_SPI_2</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_SPI_2">
                    <gui_name language="en">B_CLOCKACTIVITY_SPI_2</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McSPI2" name="MCSPI_SYSSTATUS_2" offset="0x00000004" size="0x00000004">
                <gui_name language="en">MCSPI_SYSSTATUS_2</gui_name>
                <description language="en">SPI Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_SPI_2">
                    <gui_name language="en">B_RESETDONE_SPI_2</gui_name>
                    <description language="en">Internal reset</description>
                </bitField>
            </register>
            <register base_addr="McSPI2" name="MCSPI_IRQSTATUS_2" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCSPI_IRQSTATUS_2</gui_name>
                <description language="en">SPI intr status</description>
                <bitField high_bit="0" low_bit="0" name="B_TX0_EMPTY_2">
                    <gui_name language="en">B_TX0_EMPTY_2</gui_name>
                    <description language="en">TX0 register empty</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_2">
                    <gui_name language="en">B_TX0_UNDERFLOW_2</gui_name>
                    <description language="en">TX0 register underflow</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_RX0_FULL_2">
                    <gui_name language="en">B_RX0_FULL_2</gui_name>
                    <description language="en">RX0 register full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_2">
                    <gui_name language="en">B_RX0_OVERFLOW_2</gui_name>
                    <description language="en">RX0 register overflow</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_TX1_EMPTY_2">
                    <gui_name language="en">B_TX1_EMPTY_2</gui_name>
                    <description language="en">TX1 register empty</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_2">
                    <gui_name language="en">B_TX1_UNDERFLOW_2</gui_name>
                    <description language="en">TX1 register underflow</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_RX1_FULL_2">
                    <gui_name language="en">B_RX1_FULL_2</gui_name>
                    <description language="en">RX1 register full</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_TX2_EMPTY_2">
                    <gui_name language="en">B_TX2_EMPTY_2</gui_name>
                    <description language="en">TX2 register empty</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_2">
                    <gui_name language="en">B_TX2_UNDERFLOW_2</gui_name>
                    <description language="en">TX2 register underflow</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_RX2_FULL_2">
                    <gui_name language="en">B_RX2_FULL_2</gui_name>
                    <description language="en">RX2 register full</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_TX3_EMPTY_2">
                    <gui_name language="en">B_TX3_EMPTY_2</gui_name>
                    <description language="en">TX3 register is empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_2">
                    <gui_name language="en">B_TX3_UNDERFLOW_2</gui_name>
                    <description language="en">TX3 register underflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_RX3_FULL_2">
                    <gui_name language="en">B_RX3_FULL_2</gui_name>
                    <description language="en">RX3 register is full</description>
                </bitField>
                <bitField high_bit="16" low_bit="16" name="B_WKS_2">
                    <gui_name language="en">B_WKS_2</gui_name>
                    <description language="en">Wake-up event</description>
                </bitField>
                <bitField high_bit="17" low_bit="17" name="B_EOW_2">
                    <gui_name language="en">B_EOW_2</gui_name>
                    <description language="en">End of word count</description>
                </bitField>
            </register>
            <register base_addr="McSPI2" name="MCSPI_IRQENABLE_2" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">MCSPI_IRQENABLE_2</gui_name>
                <description language="en">Enable or Disable the intr</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_TX0_EMPTY_ENABLE_2">
                    <gui_name language="en">B_TX0_EMPTY_ENABLE_2</gui_name>
                    <description language="en">TX0 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_ENABLE_2">
                    <gui_name language="en">B_TX0_UNDERFLOW_ENABLE_2</gui_name>
                    <description language="en">TX0 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_RX0_FULL_ENABLE_2">
                    <gui_name language="en">B_RX0_FULL_ENABLE_2</gui_name>
                    <description language="en">RX0 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_ENABLE_2">
                    <gui_name language="en">B_RX0_OVERFLOW_ENABLE_2</gui_name>
                    <description language="en">RX0 register overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="4" low_bit="4" name="B_TX1_EMPTY_ENABLE_2">
                    <gui_name language="en">B_TX1_EMPTY_ENABLE_2</gui_name>
                    <description language="en">TX1 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_ENABLE_2">
                    <gui_name language="en">B_TX1_UNDERFLOW_ENABLE_2</gui_name>
                    <description language="en">TX1 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_RX1_FULL_ENABLE_2">
                    <gui_name language="en">B_RX1_FULL_ENABLE_2</gui_name>
                    <description language="en">RX1 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_TX2_EMPTY_ENABLE_2">
                    <gui_name language="en">B_TX2_EMPTY_ENABLE_2</gui_name>
                    <description language="en">TX2 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_ENABLE_2">
                    <gui_name language="en">B_TX2_UNDERFLOW_ENABLE_2</gui_name>
                    <description language="en">TX2 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_RX2_FULL_ENABLE_2">
                    <gui_name language="en">B_RX2_FULL_ENABLE_2</gui_name>
                    <description language="en">RX2 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="12" low_bit="12" name="B_TX3_EMPTY_ENABLE_2">
                    <gui_name language="en">B_TX3_EMPTY_ENABLE_2</gui_name>
                    <description language="en">TX3 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_ENABLE_2">
                    <gui_name language="en">B_TX3_UNDERFLOW_ENABLE_2</gui_name>
                    <description language="en">TX3 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_RX3_FULL_ENABLE_2">
                    <gui_name language="en">B_RX3_FULL_ENABLE_2</gui_name>
                    <description language="en">RX3 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="16" low_bit="16" name="B_WKE_2">
                    <gui_name language="en">B_WKE_2</gui_name>
                    <description language="en">Wake-up event intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="17" low_bit="17" name="B_EOWKE_2">
                    <gui_name language="en">B_EOWKE_2</gui_name>
                    <description language="en">End of Word count intr</description>
                </bitField>
            </register>
            <register base_addr="McSPI2" name="MCSPI_WAKEUPENABLE_2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCSPI_WAKEUPENABLE_2</gui_name>
                <description language="en">Wake-Up enable register</description>
                <bitField high_bit="0" low_bit="0" name="B_WKEN_2">
                    <gui_name language="en">B_WKEN_2</gui_name>
                    <description language="en">Wake-Up functionality</description>
                </bitField>
            </register>
            <register base_addr="McSPI2" name="MCSPI_SYST_2" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCSPI_SYST_2</gui_name>
                <description language="en">Check the correctness</description>
            </register>
            <register base_addr="McSPI2" name="MCSPI_MODULCTRL_2" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCSPI_MODULCTRL_2</gui_name>
                <description language="en">Configuration of the serial port</description>
                <bitField high_bit="0" low_bit="0" name="B_SINGLE_2">
                    <gui_name language="en">B_SINGLE_2</gui_name>
                    <description language="en">Single forced channel</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_MS_2">
                    <gui_name language="en">B_MS_2</gui_name>
                    <description language="en">Master or Slave</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_SYSTEM_TEST_2">
                    <gui_name language="en">B_SYSTEM_TEST_2</gui_name>
                    <description language="en">Enables the system test mode</description>
                </bitField>
            </register>
            <register base_addr="McSPI2" name="MCSPI_CH0CONF_2" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CONF_2</gui_name>
                <description language="en">Config Channel 0</description>
            </register>
            <register base_addr="McSPI2" name="MCSPI_CH1CONF_2" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCSPI_CH1CONF_2</gui_name>
                <description language="en">Config Channel 1</description>
            </register>
            <register access="Read Only" base_addr="McSPI2" name="MCSPI_CH0STAT_2" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCSPI_CH0STAT_2</gui_name>
                <description language="en">Status Info Channel 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI2" name="MCSPI_CH1STAT_2" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCSPI_CH1STAT_2</gui_name>
                <description language="en">Status Info Channel 1</description>
            </register>
            <register base_addr="McSPI2" name="MCSPI_CH0CTRL_2" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CTRL_2</gui_name>
                <description language="en">Enable the channel 0</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH0_2">
                    <gui_name language="en">B_EN_CH0_2</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH0_2">
                    <gui_name language="en">B_EXTCLK_CH0_2</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI2" name="MCSPI_CH1CTRL_2" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCSPI_CH1CTRL_2</gui_name>
                <description language="en">Enable the channel 1</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH1_2">
                    <gui_name language="en">B_EN_CH1_2</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH1_2">
                    <gui_name language="en">B_EXTCLK_CH1_2</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI2" name="MCSPI_TX0_2" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCSPI_TX0_2</gui_name>
                <description language="en">SPI word to transmit 0</description>
            </register>
            <register base_addr="McSPI2" name="MCSPI_TX1_2" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCSPI_TX1_2</gui_name>
                <description language="en">SPI word to transmit 1</description>
            </register>
            <register access="Read Only" base_addr="McSPI2" name="MCSPI_RX0_2" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCSPI_RX0_2</gui_name>
                <description language="en">SPI word received 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI2" name="MCSPI_RX1_2" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCSPI_RX1_2</gui_name>
                <description language="en">SPI word received 1</description>
            </register>
            <register base_addr="McSPI2" name="MCSPI_XFERLEVEL_2" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCSPI_XFERLEVEL_2</gui_name>
                <description language="en">Transfer levels</description>
                <bitField high_bit="5" low_bit="0" name="B_AEL_2">
                    <gui_name language="en">B_AEL_2</gui_name>
                    <description language="en">Buffer Almost Empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="8" name="B_AFL_2">
                    <gui_name language="en">B_AFL_2</gui_name>
                    <description language="en">Buffer Almost Full</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_WCNT_2">
                    <gui_name language="en">B_WCNT_2</gui_name>
                    <description language="en">Spi word counter</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McSPI3" offset="0x000B8010">
            <gui_name language="en">McSPI3</gui_name>
            <description language="en">McSPI 3</description>
            <register base_addr="McSPI3" name="MCSPI_SYSCONFIG_3" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCSPI_SYSCONFIG_3</gui_name>
                <description language="en">SPI Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_SPI_3">
                    <gui_name language="en">B_AUTOIDLE_SPI_3</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_SPI_3">
                    <gui_name language="en">B_SOFTRESET_SPI_3</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_SPI_3">
                    <gui_name language="en">B_ENAWAKEUP_SPI_3</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField high_bit="4" low_bit="3" name="B_SIDLEMODE_SPI_3">
                    <gui_name language="en">B_SIDLEMODE_SPI_3</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_SPI_3">
                    <gui_name language="en">B_CLOCKACTIVITY_SPI_3</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="McSPI3" name="MCSPI_SYSSTATUS_3" offset="0x00000004" size="0x00000004">
                <gui_name language="en">MCSPI_SYSSTATUS_3</gui_name>
                <description language="en">SPI Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_SPI_3">
                    <gui_name language="en">B_RESETDONE_SPI_3</gui_name>
                    <description language="en">Internal reset</description>
                </bitField>
            </register>
            <register base_addr="McSPI3" name="MCSPI_IRQSTATUS_3" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCSPI_IRQSTATUS_3</gui_name>
                <description language="en">SPI intr status</description>
                <bitField high_bit="0" low_bit="0" name="B_TX0_EMPTY_3">
                    <gui_name language="en">B_TX0_EMPTY_3</gui_name>
                    <description language="en">TX0 register empty</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_3">
                    <gui_name language="en">B_TX0_UNDERFLOW_3</gui_name>
                    <description language="en">TX0 register underflow</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_RX0_FULL_3">
                    <gui_name language="en">B_RX0_FULL_3</gui_name>
                    <description language="en">RX0 register full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_3">
                    <gui_name language="en">B_RX0_OVERFLOW_3</gui_name>
                    <description language="en">RX0 register overflow</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_TX1_EMPTY_3">
                    <gui_name language="en">B_TX1_EMPTY_3</gui_name>
                    <description language="en">TX1 register empty</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_3">
                    <gui_name language="en">B_TX1_UNDERFLOW_3</gui_name>
                    <description language="en">TX1 register underflow</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_RX1_FULL_3">
                    <gui_name language="en">B_RX1_FULL_3</gui_name>
                    <description language="en">RX1 register full</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_TX2_EMPTY_3">
                    <gui_name language="en">B_TX2_EMPTY_3</gui_name>
                    <description language="en">TX2 register empty</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_3">
                    <gui_name language="en">B_TX2_UNDERFLOW_3</gui_name>
                    <description language="en">TX2 register underflow</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_RX2_FULL_3">
                    <gui_name language="en">B_RX2_FULL_3</gui_name>
                    <description language="en">RX2 register full</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_TX3_EMPTY_3">
                    <gui_name language="en">B_TX3_EMPTY_3</gui_name>
                    <description language="en">TX3 register is empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_3">
                    <gui_name language="en">B_TX3_UNDERFLOW_3</gui_name>
                    <description language="en">TX3 register underflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_RX3_FULL_3">
                    <gui_name language="en">B_RX3_FULL_3</gui_name>
                    <description language="en">RX3 register is full</description>
                </bitField>
                <bitField high_bit="16" low_bit="16" name="B_WKS_3">
                    <gui_name language="en">B_WKS_3</gui_name>
                    <description language="en">Wake-up event</description>
                </bitField>
                <bitField high_bit="17" low_bit="17" name="B_EOW_3">
                    <gui_name language="en">B_EOW_3</gui_name>
                    <description language="en">End of word count</description>
                </bitField>
            </register>
            <register base_addr="McSPI3" name="MCSPI_IRQENABLE_3" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">MCSPI_IRQENABLE_3</gui_name>
                <description language="en">Enable or Disable the intr</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_TX0_EMPTY_ENABLE_3">
                    <gui_name language="en">B_TX0_EMPTY_ENABLE_3</gui_name>
                    <description language="en">TX0 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_ENABLE_3">
                    <gui_name language="en">B_TX0_UNDERFLOW_ENABLE_3</gui_name>
                    <description language="en">TX0 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_RX0_FULL_ENABLE_3">
                    <gui_name language="en">B_RX0_FULL_ENABLE_3</gui_name>
                    <description language="en">RX0 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_ENABLE_3">
                    <gui_name language="en">B_RX0_OVERFLOW_ENABLE_3</gui_name>
                    <description language="en">RX0 register overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="4" low_bit="4" name="B_TX1_EMPTY_ENABLE_3">
                    <gui_name language="en">B_TX1_EMPTY_ENABLE_3</gui_name>
                    <description language="en">TX1 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_ENABLE_3">
                    <gui_name language="en">B_TX1_UNDERFLOW_ENABLE_3</gui_name>
                    <description language="en">TX1 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_RX1_FULL_ENABLE_3">
                    <gui_name language="en">B_RX1_FULL_ENABLE_3</gui_name>
                    <description language="en">RX1 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_TX2_EMPTY_ENABLE_3">
                    <gui_name language="en">B_TX2_EMPTY_ENABLE_3</gui_name>
                    <description language="en">TX2 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_ENABLE_3">
                    <gui_name language="en">B_TX2_UNDERFLOW_ENABLE_3</gui_name>
                    <description language="en">TX2 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_RX2_FULL_ENABLE_3">
                    <gui_name language="en">B_RX2_FULL_ENABLE_3</gui_name>
                    <description language="en">RX2 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="12" low_bit="12" name="B_TX3_EMPTY_ENABLE_3">
                    <gui_name language="en">B_TX3_EMPTY_ENABLE_3</gui_name>
                    <description language="en">TX3 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_ENABLE_3">
                    <gui_name language="en">B_TX3_UNDERFLOW_ENABLE_3</gui_name>
                    <description language="en">TX3 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_RX3_FULL_ENABLE_3">
                    <gui_name language="en">B_RX3_FULL_ENABLE_3</gui_name>
                    <description language="en">RX3 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="16" low_bit="16" name="B_WKE_3">
                    <gui_name language="en">B_WKE_3</gui_name>
                    <description language="en">Wake-up event intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="17" low_bit="17" name="B_EOWKE_3">
                    <gui_name language="en">B_EOWKE_3</gui_name>
                    <description language="en">End of Word count intr</description>
                </bitField>
            </register>
            <register base_addr="McSPI3" name="MCSPI_WAKEUPENABLE_3" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCSPI_WAKEUPENABLE_3</gui_name>
                <description language="en">Wake-Up enable register</description>
                <bitField high_bit="0" low_bit="0" name="B_WKEN_3">
                    <gui_name language="en">B_WKEN_3</gui_name>
                    <description language="en">Wake-Up functionality</description>
                </bitField>
            </register>
            <register base_addr="McSPI3" name="MCSPI_SYST_3" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCSPI_SYST_3</gui_name>
                <description language="en">Check the correctness</description>
            </register>
            <register base_addr="McSPI3" name="MCSPI_MODULCTRL_3" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCSPI_MODULCTRL_3</gui_name>
                <description language="en">Configuration of the serial port</description>
                <bitField high_bit="0" low_bit="0" name="B_SINGLE_3">
                    <gui_name language="en">B_SINGLE_3</gui_name>
                    <description language="en">Single forced channel</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_MS_3">
                    <gui_name language="en">B_MS_3</gui_name>
                    <description language="en">Master or Slave</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_SYSTEM_TEST_3">
                    <gui_name language="en">B_SYSTEM_TEST_3</gui_name>
                    <description language="en">Enables the system test mode</description>
                </bitField>
            </register>
            <register base_addr="McSPI3" name="MCSPI_CH0CONF_3" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CONF_3</gui_name>
                <description language="en">Config Channel 0</description>
            </register>
            <register base_addr="McSPI3" name="MCSPI_CH1CONF_3" offset="0x00000030" size="0x00000004">
                <gui_name language="en">MCSPI_CH1CONF_3</gui_name>
                <description language="en">Config Channel 1</description>
            </register>
            <register access="Read Only" base_addr="McSPI3" name="MCSPI_CH0STAT_3" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCSPI_CH0STAT_3</gui_name>
                <description language="en">Status Info Channel 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI3" name="MCSPI_CH1STAT_3" offset="0x00000034" size="0x00000004">
                <gui_name language="en">MCSPI_CH1STAT_3</gui_name>
                <description language="en">Status Info Channel 1</description>
            </register>
            <register base_addr="McSPI3" name="MCSPI_CH0CTRL_3" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CTRL_3</gui_name>
                <description language="en">Enable the channel 0</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH0_3">
                    <gui_name language="en">B_EN_CH0_3</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH0_3">
                    <gui_name language="en">B_EXTCLK_CH0_3</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI3" name="MCSPI_CH1CTRL_3" offset="0x00000038" size="0x00000004">
                <gui_name language="en">MCSPI_CH1CTRL_3</gui_name>
                <description language="en">Enable the channel 1</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH1_3">
                    <gui_name language="en">B_EN_CH1_3</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH1_3">
                    <gui_name language="en">B_EXTCLK_CH1_3</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI3" name="MCSPI_TX0_3" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCSPI_TX0_3</gui_name>
                <description language="en">SPI word to transmit 0</description>
            </register>
            <register base_addr="McSPI3" name="MCSPI_TX1_3" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">MCSPI_TX1_3</gui_name>
                <description language="en">SPI word to transmit 1</description>
            </register>
            <register access="Read Only" base_addr="McSPI3" name="MCSPI_RX0_3" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCSPI_RX0_3</gui_name>
                <description language="en">SPI word received 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI3" name="MCSPI_RX1_3" offset="0x00000040" size="0x00000004">
                <gui_name language="en">MCSPI_RX1_3</gui_name>
                <description language="en">SPI word received 1</description>
            </register>
            <register base_addr="McSPI3" name="MCSPI_XFERLEVEL_3" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCSPI_XFERLEVEL_3</gui_name>
                <description language="en">Transfer levels</description>
                <bitField high_bit="5" low_bit="0" name="B_AEL_3">
                    <gui_name language="en">B_AEL_3</gui_name>
                    <description language="en">Buffer Almost Empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="8" name="B_AFL_3">
                    <gui_name language="en">B_AFL_3</gui_name>
                    <description language="en">Buffer Almost Full</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_WCNT_3">
                    <gui_name language="en">B_WCNT_3</gui_name>
                    <description language="en">Spi word counter</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="McSPI4" offset="0x000BA010">
            <gui_name language="en">McSPI4</gui_name>
            <description language="en">McSPI 4</description>
            <register base_addr="McSPI4" name="MCSPI_SYSCONFIG_4" offset="0x00000000" size="0x00000004">
                <gui_name language="en">MCSPI_SYSCONFIG_4</gui_name>
                <description language="en">SPI Sys Config</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_SPI_4">
                    <gui_name language="en">B_AUTOIDLE_SPI_4</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_SOFTRESET_SPI_4">
                    <gui_name language="en">B_SOFTRESET_SPI_4</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_ENAWAKEUP_SPI_4">
                    <gui_name language="en">B_ENAWAKEUP_SPI_4</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField high_bit="4" low_bit="3" name="B_SIDLEMODE_SPI_4">
                    <gui_name language="en">B_SIDLEMODE_SPI_4</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_CLOCKACTIVITY" high_bit="9" low_bit="8" name="B_CLOCKACTIVITY_SPI_4">
                    <gui_name language="en">B_CLOCKACTIVITY_SPI_4</gui_name>
                    <description language="en">Clock Selection</description>
                </bitField>
            </register>
            <register base_addr="McSPI4" name="MCSPI_SYSSTATUS_4" offset="0x00000004" size="0x00000004">
                <gui_name language="en">MCSPI_SYSSTATUS_4</gui_name>
                <description language="en">SPI Sys Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_RESETDONE_SPI_4">
                    <gui_name language="en">B_RESETDONE_SPI_4</gui_name>
                    <description language="en">Internal reset</description>
                </bitField>
            </register>
            <register base_addr="McSPI4" name="MCSPI_IRQSTATUS_4" offset="0x00000008" size="0x00000004">
                <gui_name language="en">MCSPI_IRQSTATUS_4</gui_name>
                <description language="en">SPI intr status</description>
                <bitField high_bit="0" low_bit="0" name="B_TX0_EMPTY_4">
                    <gui_name language="en">B_TX0_EMPTY_4</gui_name>
                    <description language="en">TX0 register empty</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_4">
                    <gui_name language="en">B_TX0_UNDERFLOW_4</gui_name>
                    <description language="en">TX0 register underflow</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_RX0_FULL_4">
                    <gui_name language="en">B_RX0_FULL_4</gui_name>
                    <description language="en">RX0 register full</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_4">
                    <gui_name language="en">B_RX0_OVERFLOW_4</gui_name>
                    <description language="en">RX0 register overflow</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_TX1_EMPTY_4">
                    <gui_name language="en">B_TX1_EMPTY_4</gui_name>
                    <description language="en">TX1 register empty</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_4">
                    <gui_name language="en">B_TX1_UNDERFLOW_4</gui_name>
                    <description language="en">TX1 register underflow</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_RX1_FULL_4">
                    <gui_name language="en">B_RX1_FULL_4</gui_name>
                    <description language="en">RX1 register full</description>
                </bitField>
                <bitField high_bit="8" low_bit="8" name="B_TX2_EMPTY_4">
                    <gui_name language="en">B_TX2_EMPTY_4</gui_name>
                    <description language="en">TX2 register empty</description>
                </bitField>
                <bitField high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_4">
                    <gui_name language="en">B_TX2_UNDERFLOW_4</gui_name>
                    <description language="en">TX2 register underflow</description>
                </bitField>
                <bitField high_bit="10" low_bit="10" name="B_RX2_FULL_4">
                    <gui_name language="en">B_RX2_FULL_4</gui_name>
                    <description language="en">RX2 register full</description>
                </bitField>
                <bitField high_bit="12" low_bit="12" name="B_TX3_EMPTY_4">
                    <gui_name language="en">B_TX3_EMPTY_4</gui_name>
                    <description language="en">TX3 register is empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_4">
                    <gui_name language="en">B_TX3_UNDERFLOW_4</gui_name>
                    <description language="en">TX3 register underflow</description>
                </bitField>
                <bitField high_bit="14" low_bit="14" name="B_RX3_FULL_4">
                    <gui_name language="en">B_RX3_FULL_4</gui_name>
                    <description language="en">RX3 register is full</description>
                </bitField>
                <bitField high_bit="16" low_bit="16" name="B_WKS_4">
                    <gui_name language="en">B_WKS_4</gui_name>
                    <description language="en">Wake-up event</description>
                </bitField>
                <bitField high_bit="17" low_bit="17" name="B_EOW_4">
                    <gui_name language="en">B_EOW_4</gui_name>
                    <description language="en">End of word count</description>
                </bitField>
            </register>
            <register base_addr="McSPI4" name="MCSPI_IRQENABLE_4" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">MCSPI_IRQENABLE_4</gui_name>
                <description language="en">Enable or Disable the intr</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_TX0_EMPTY_ENABLE_4">
                    <gui_name language="en">B_TX0_EMPTY_ENABLE_4</gui_name>
                    <description language="en">TX0 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="1" low_bit="1" name="B_TX0_UNDERFLOW_ENABLE_4">
                    <gui_name language="en">B_TX0_UNDERFLOW_ENABLE_4</gui_name>
                    <description language="en">TX0 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_RX0_FULL_ENABLE_4">
                    <gui_name language="en">B_RX0_FULL_ENABLE_4</gui_name>
                    <description language="en">RX0 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_RX0_OVERFLOW_ENABLE_4">
                    <gui_name language="en">B_RX0_OVERFLOW_ENABLE_4</gui_name>
                    <description language="en">RX0 register overflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="4" low_bit="4" name="B_TX1_EMPTY_ENABLE_4">
                    <gui_name language="en">B_TX1_EMPTY_ENABLE_4</gui_name>
                    <description language="en">TX1 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="5" low_bit="5" name="B_TX1_UNDERFLOW_ENABLE_4">
                    <gui_name language="en">B_TX1_UNDERFLOW_ENABLE_4</gui_name>
                    <description language="en">TX1 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="6" low_bit="6" name="B_RX1_FULL_ENABLE_4">
                    <gui_name language="en">B_RX1_FULL_ENABLE_4</gui_name>
                    <description language="en">RX1 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="8" low_bit="8" name="B_TX2_EMPTY_ENABLE_4">
                    <gui_name language="en">B_TX2_EMPTY_ENABLE_4</gui_name>
                    <description language="en">TX2 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="9" low_bit="9" name="B_TX2_UNDERFLOW_ENABLE_4">
                    <gui_name language="en">B_TX2_UNDERFLOW_ENABLE_4</gui_name>
                    <description language="en">TX2 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="10" low_bit="10" name="B_RX2_FULL_ENABLE_4">
                    <gui_name language="en">B_RX2_FULL_ENABLE_4</gui_name>
                    <description language="en">RX2 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="12" low_bit="12" name="B_TX3_EMPTY_ENABLE_4">
                    <gui_name language="en">B_TX3_EMPTY_ENABLE_4</gui_name>
                    <description language="en">TX3 register empty intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="13" low_bit="13" name="B_TX3_UNDERFLOW_ENABLE_4">
                    <gui_name language="en">B_TX3_UNDERFLOW_ENABLE_4</gui_name>
                    <description language="en">TX3 register underflow intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="14" low_bit="14" name="B_RX3_FULL_ENABLE_4">
                    <gui_name language="en">B_RX3_FULL_ENABLE_4</gui_name>
                    <description language="en">RX3 register full intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="16" low_bit="16" name="B_WKE_4">
                    <gui_name language="en">B_WKE_4</gui_name>
                    <description language="en">Wake-up event intr</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="17" low_bit="17" name="B_EOWKE_4">
                    <gui_name language="en">B_EOWKE_4</gui_name>
                    <description language="en">End of Word count intr</description>
                </bitField>
            </register>
            <register base_addr="McSPI4" name="MCSPI_WAKEUPENABLE_4" offset="0x00000010" size="0x00000004">
                <gui_name language="en">MCSPI_WAKEUPENABLE_4</gui_name>
                <description language="en">Wake-Up enable register</description>
                <bitField high_bit="0" low_bit="0" name="B_WKEN_4">
                    <gui_name language="en">B_WKEN_4</gui_name>
                    <description language="en">Wake-Up functionality</description>
                </bitField>
            </register>
            <register base_addr="McSPI4" name="MCSPI_SYST_4" offset="0x00000014" size="0x00000004">
                <gui_name language="en">MCSPI_SYST_4</gui_name>
                <description language="en">Check the correctness</description>
            </register>
            <register base_addr="McSPI4" name="MCSPI_MODULCTRL_4" offset="0x00000018" size="0x00000004">
                <gui_name language="en">MCSPI_MODULCTRL_4</gui_name>
                <description language="en">Configuration of the serial port</description>
                <bitField high_bit="0" low_bit="0" name="B_SINGLE_4">
                    <gui_name language="en">B_SINGLE_4</gui_name>
                    <description language="en">Single forced channel</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_MS_4">
                    <gui_name language="en">B_MS_4</gui_name>
                    <description language="en">Master or Slave</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_SYSTEM_TEST_4">
                    <gui_name language="en">B_SYSTEM_TEST_4</gui_name>
                    <description language="en">Enables the system test mode</description>
                </bitField>
            </register>
            <register base_addr="McSPI4" name="MCSPI_CH0CONF_4" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CONF_4</gui_name>
                <description language="en">Config Channel 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI4" name="MCSPI_CH0STAT_4" offset="0x00000020" size="0x00000004">
                <gui_name language="en">MCSPI_CH0STAT_4</gui_name>
                <description language="en">Status Info Channel 0</description>
            </register>
            <register base_addr="McSPI4" name="MCSPI_CH0CTRL_4" offset="0x00000024" size="0x00000004">
                <gui_name language="en">MCSPI_CH0CTRL_4</gui_name>
                <description language="en">Enable the channel 0</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_EN_CH0_4">
                    <gui_name language="en">B_EN_CH0_4</gui_name>
                    <description language="en">Channel enable</description>
                </bitField>
                <bitField high_bit="15" low_bit="8" name="B_EXTCLK_CH0_4">
                    <gui_name language="en">B_EXTCLK_CH0_4</gui_name>
                    <description language="en">Clock ratio</description>
                </bitField>
            </register>
            <register base_addr="McSPI4" name="MCSPI_TX0_4" offset="0x00000028" size="0x00000004">
                <gui_name language="en">MCSPI_TX0_4</gui_name>
                <description language="en">SPI word to transmit 0</description>
            </register>
            <register access="Read Only" base_addr="McSPI4" name="MCSPI_RX0_4" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">MCSPI_RX0_4</gui_name>
                <description language="en">SPI word received 0</description>
            </register>
            <register base_addr="McSPI4" name="MCSPI_XFERLEVEL_4" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">MCSPI_XFERLEVEL_4</gui_name>
                <description language="en">Transfer levels</description>
                <bitField high_bit="5" low_bit="0" name="B_AEL_4">
                    <gui_name language="en">B_AEL_4</gui_name>
                    <description language="en">Buffer Almost Empty</description>
                </bitField>
                <bitField high_bit="13" low_bit="8" name="B_AFL_4">
                    <gui_name language="en">B_AFL_4</gui_name>
                    <description language="en">Buffer Almost Full</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_WCNT_4">
                    <gui_name language="en">B_WCNT_4</gui_name>
                    <description language="en">Spi word counter</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SCM_GENERAL" offset="0x00002270">
            <gui_name language="en">SCM_GENERAL</gui_name>
            <description language="en">SCM General Module</description>
            <register base_addr="SCM_GENERAL" name="CONTROL_PADCONF_OFF" offset="0x00000000" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_OFF</gui_name>
                <description language="en">Off mode pad configuration</description>
                <bitField enumerationId="E_ACTIVE" high_bit="0" low_bit="0" name="B_FORCEOFFMODEEN">
                    <gui_name language="en">B_FORCEOFFMODEEN</gui_name>
                    <description language="en">Force OFF mode active</description>
                </bitField>
                <bitField enumerationId="E_SAVE_1" high_bit="1" low_bit="1" name="B_STARTSAVE">
                    <gui_name language="en">B_STARTSAVE</gui_name>
                    <description language="en">Start pad configuration</description>
                </bitField>
                <bitField enumerationId="E_WKUPCTRLCLOCKDIV" high_bit="2" low_bit="2" name="B_WKUPCTRLCLOCKDIV">
                    <gui_name language="en">B_WKUPCTRLCLOCKDIV</gui_name>
                    <description language="en">Wkup_ctrl module</description>
                </bitField>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEVCONF0" offset="0x00000004" size="0x00000004">
                <gui_name language="en">CONTROL_DEVCONF0</gui_name>
                <description language="en">Static device configuration</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MEM_DFTRW0" offset="0x00000008" size="0x00000004">
                <gui_name language="en">CONTROL_MEM_DFTRW0</gui_name>
                <description language="en">DFT Read and Write Controls for memory</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MEM_DFTRW1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">CONTROL_MEM_DFTRW1</gui_name>
                <description language="en">DFT Read and Write Controls for memory</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MSUSPENDMUX_0" offset="0x00000020" size="0x00000004">
                <gui_name language="en">CONTROL_MSUSPENDMUX_0</gui_name>
                <description language="en">MSuspend Control 0</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MSUSPENDMUX_1" offset="0x00000024" size="0x00000004">
                <gui_name language="en">CONTROL_MSUSPENDMUX_1</gui_name>
                <description language="en">MSuspend Control 1</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MSUSPENDMUX_2" offset="0x00000028" size="0x00000004">
                <gui_name language="en">CONTROL_MSUSPENDMUX_2</gui_name>
                <description language="en">MSuspend Control 2</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MSUSPENDMUX_3" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">CONTROL_MSUSPENDMUX_3</gui_name>
                <description language="en">MSuspend Control 3</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MSUSPENDMUX_4" offset="0x00000030" size="0x00000004">
                <gui_name language="en">CONTROL_MSUSPENDMUX_4</gui_name>
                <description language="en">MSuspend Control 4</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MSUSPENDMUX_5" offset="0x00000034" size="0x00000004">
                <gui_name language="en">CONTROL_MSUSPENDMUX_5</gui_name>
                <description language="en">MSuspend Control 5</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SEC_CTRL" offset="0x00000040" size="0x00000004">
                <gui_name language="en">CONTROL_SEC_CTRL</gui_name>
                <description language="en">Security control</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEVCONF1" offset="0x00000068" size="0x00000004">
                <gui_name language="en">CONTROL_DEVCONF1</gui_name>
                <description language="en">Static device configuration 1</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_CSIRXFE" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">CONTROL_CSIRXFE</gui_name>
                <description language="en">Settings of CSIRXFE cells</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SEC_STATUS" offset="0x00000070" size="0x00000004">
                <gui_name language="en">CONTROL_SEC_STATUS</gui_name>
                <description language="en">Security status</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SEC_ERR_STATUS" offset="0x00000074" size="0x00000004">
                <gui_name language="en">CONTROL_SEC_ERR_STATUS</gui_name>
                <description language="en">Security error status</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SEC_ERR_STATUS_DEBUG" offset="0x00000078" size="0x00000004">
                <gui_name language="en">CONTROL_SEC_ERR_STATUS_DEBUG</gui_name>
                <description language="en">Security Error Status Debug</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_STATUS" offset="0x00000080" size="0x00000004">
                <gui_name language="en">CONTROL_STATUS</gui_name>
                <description language="en">Control Module Status</description>
                <bitField access="Read Only" high_bit="5" low_bit="0" name="B_SYS_BOOT">
                    <gui_name language="en">B_SYS_BOOT</gui_name>
                    <description language="en">Sys Boot</description>
                </bitField>
                <bitField access="Read Only" high_bit="10" low_bit="8" name="B_DEVICETYPE">
                    <gui_name language="en">B_DEVICETYPE</gui_name>
                    <description language="en">Device Type</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_GENERAL_PURPOSE_STATUS" offset="0x00000084" size="0x00000004">
                <gui_name language="en">CONTROL_GENERAL_PURPOSE_STATUS</gui_name>
                <description language="en">Status bits reflecting chip internal</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_SAVEDONE">
                    <gui_name language="en">B_SAVEDONE</gui_name>
                    <description language="en">Pad configuration save status</description>
                </bitField>
                <bitField access="Read Only" high_bit="31" low_bit="31" name="B_RNGIDLE">
                    <gui_name language="en">B_RNGIDLE</gui_name>
                    <description language="en">RNGIdle output</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_RPUB_KEY_H_0" offset="0x00000090" size="0x00000004">
                <gui_name language="en">CONTROL_RPUB_KEY_H_0</gui_name>
                <description language="en">Root_public_key_hash 0</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_RPUB_KEY_H_1" offset="0x00000094" size="0x00000004">
                <gui_name language="en">CONTROL_RPUB_KEY_H_1</gui_name>
                <description language="en">Root_public_key_hash 1</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_RPUB_KEY_H_2" offset="0x00000098" size="0x00000004">
                <gui_name language="en">CONTROL_RPUB_KEY_H_2</gui_name>
                <description language="en">Root_public_key_hash 2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_RPUB_KEY_H_3" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">CONTROL_RPUB_KEY_H_3</gui_name>
                <description language="en">Root_public_key_hash 3</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_RPUB_KEY_H_4" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">CONTROL_RPUB_KEY_H_4</gui_name>
                <description language="en">Root_public_key_hash 4</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_USB_CONF_0" offset="0x00000100" size="0x00000004">
                <gui_name language="en">CONTROL_USB_CONF_0</gui_name>
                <description language="en">USB Fuse conf 0</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_USB_CONF_1" offset="0x00000104" size="0x00000004">
                <gui_name language="en">CONTROL_USB_CONF_1</gui_name>
                <description language="en">USB Fuse conf 1</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP1_VDD1" offset="0x00000110" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP1_VDD1</gui_name>
                <description language="en">Fuse OPP 1</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP2_VDD1" offset="0x00000114" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP2_VDD1</gui_name>
                <description language="en">Fuse OPP 2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP3_VDD1" offset="0x00000118" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP3_VDD1</gui_name>
                <description language="en">Fuse OPP 3</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP4_VDD1" offset="0x0000011C" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP4_VDD1</gui_name>
                <description language="en">Fuse OPP 4</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP5_VDD1" offset="0x00000120" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP5_VDD1</gui_name>
                <description language="en">Fuse OPP 5</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP1_VDD2" offset="0x00000124" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP1_VDD2</gui_name>
                <description language="en">Fuse OPP 1 VDD2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP2_VDD2" offset="0x00000128" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP2_VDD2</gui_name>
                <description language="en">Fuse OPP 2 VDD2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_OPP3_VDD2" offset="0x0000012C" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_OPP3_VDD2</gui_name>
                <description language="en">Fuse OPP 3 VDD2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_FUSE_SR" offset="0x00000130" size="0x00000004">
                <gui_name language="en">CONTROL_FUSE_SR</gui_name>
                <description language="en">Fuse SR1 and SR2</description>
                <bitField access="Read Only" high_bit="7" low_bit="0" name="B_FUSE_SR1">
                    <gui_name language="en">B_FUSE_SR1</gui_name>
                    <description language="en">FUSE SR 1</description>
                </bitField>
                <bitField access="Read Only" high_bit="15" low_bit="8" name="B_FUSE_SR2">
                    <gui_name language="en">B_FUSE_SR2</gui_name>
                    <description language="en">FUSE SR 2</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_0" offset="0x00000134" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_0</gui_name>
                <description language="en">Customer Key 0</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_1" offset="0x00000138" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_1</gui_name>
                <description language="en">Customer Key 1</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_2" offset="0x0000013C" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_2</gui_name>
                <description language="en">Customer Key 2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_3" offset="0x00000140" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_3</gui_name>
                <description language="en">Customer Key 3</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_MSV_0" offset="0x00000144" size="0x00000004">
                <gui_name language="en">CONTROL_MSV_0</gui_name>
                <description language="en">Model specific value</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_BCH_0" offset="0x00000148" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_BCH_0</gui_name>
                <description language="en">Cpefuse CEK 0</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_BCH_1" offset="0x0000014C" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_BCH_1</gui_name>
                <description language="en">Cpefuse CEK 1</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_BCH_2" offset="0x00000150" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_BCH_2</gui_name>
                <description language="en">Cpefuse CEK 2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_BCH_3" offset="0x00000154" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_BCH_3</gui_name>
                <description language="en">Cpefuse CEK 3</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_CEK_BCH_4" offset="0x00000158" size="0x00000004">
                <gui_name language="en">CONTROL_CEK_BCH_4</gui_name>
                <description language="en">Cpefuse CEK 4</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_MSV_BCH_0" offset="0x0000015C" size="0x00000004">
                <gui_name language="en">CONTROL_MSV_BCH_0</gui_name>
                <description language="en">Cpefuse MSV 0</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_MSV_BCH_1" offset="0x00000160" size="0x00000004">
                <gui_name language="en">CONTROL_MSV_BCH_1</gui_name>
                <description language="en">Cpefuse MSV 1</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_SWRV_0" offset="0x00000164" size="0x00000004">
                <gui_name language="en">CONTROL_SWRV_0</gui_name>
                <description language="en">Software revision value 0</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_SWRV_1" offset="0x00000168" size="0x00000004">
                <gui_name language="en">CONTROL_SWRV_1</gui_name>
                <description language="en">Software revision value 1</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_SWRV_2" offset="0x0000016C" size="0x00000004">
                <gui_name language="en">CONTROL_SWRV_2</gui_name>
                <description language="en">Software revision value 2</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_SWRV_3" offset="0x00000170" size="0x00000004">
                <gui_name language="en">CONTROL_SWRV_3</gui_name>
                <description language="en">Software revision value 3</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_SWRV_4" offset="0x00000174" size="0x00000004">
                <gui_name language="en">CONTROL_SWRV_4</gui_name>
                <description language="en">Software revision value 4</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_IVA2_BOOTADDR" offset="0x00000190" size="0x00000004">
                <gui_name language="en">CONTROL_IVA2_BOOTADDR</gui_name>
                <description language="en">IVA2 boot loader</description>
                <bitField high_bit="9" low_bit="0" name="B_BOOTREVID">
                    <gui_name language="en">B_BOOTREVID</gui_name>
                    <description language="en">IVA2 boot code revision ID</description>
                </bitField>
                <bitField high_bit="31" low_bit="10" name="B_BOOTLOADADDR">
                    <gui_name language="en">B_BOOTLOADADDR</gui_name>
                    <description language="en">Physical Address of the IVA2 boot loader</description>
                </bitField>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_IVA2_BOOTMOD" offset="0x00000194" size="0x00000004">
                <gui_name language="en">CONTROL_IVA2_BOOTMOD</gui_name>
                <description language="en">IVA2 bootmode</description>
                <bitField high_bit="3" low_bit="0" name="B_BOOTMODE">
                    <gui_name language="en">B_BOOTMODE</gui_name>
                    <description language="en">Boot mode of the IVA2</description>
                </bitField>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_0" offset="0x000001B0" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_0</gui_name>
                <description language="en">Signals for hw_dbg0  hw_dbg1</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_1" offset="0x000001B4" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_1</gui_name>
                <description language="en">Signals for hw_dbg2  hw_dbg3</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_2" offset="0x000001B8" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_2</gui_name>
                <description language="en">Signals for hw_dbg4  hw_dbg5</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_3" offset="0x000001BC" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_3</gui_name>
                <description language="en">Signals for hw_dbg6  hw_dbg7</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_4" offset="0x000001C0" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_4</gui_name>
                <description language="en">Signals for hw_dbg8  hw_dbg9</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_5" offset="0x000001C4" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_5</gui_name>
                <description language="en">Signals for hw_dbg10  hw_dbg11</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_6" offset="0x000001C8" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_6</gui_name>
                <description language="en">Signals for hw_dbg12  hw_dbg13</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_7" offset="0x000001CC" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_7</gui_name>
                <description language="en">Signals for hw_dbg14  hw_dbg15</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DEBOBS_8" offset="0x000001D0" size="0x00000004">
                <gui_name language="en">CONTROL_DEBOBS_8</gui_name>
                <description language="en">Signals for hw_dbg16  hw_dbg17</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_PROG_IO0" offset="0x000001D4" size="0x00000004">
                <gui_name language="en">CONTROL_PROG_IO0</gui_name>
                <description language="en">Configure drive strength of IO cells 0</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_PROG_IO1" offset="0x000001D8" size="0x00000004">
                <gui_name language="en">CONTROL_PROG_IO1</gui_name>
                <description language="en">Configure drive strength of IO cells 1</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DSS_DPLL_SPREADING" offset="0x000001E0" size="0x00000004">
                <gui_name language="en">CONTROL_DSS_DPLL_SPREADING</gui_name>
                <description language="en">EMI Reduction feature</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_CORE_DPLL_SPREADING" offset="0x000001E4" size="0x00000004">
                <gui_name language="en">CONTROL_CORE_DPLL_SPREADING</gui_name>
                <description language="en">EMI Reduction feature for CORE</description>
            </register>
            <register access="Read Only" base_addr="SCM_GENERAL" name="CONTROL_PER_DPLL_SPREADING" offset="0x000001E8" size="0x00000004">
                <gui_name language="en">CONTROL_PER_DPLL_SPREADING</gui_name>
                <description language="en">EMI Reduction feature for PER domain</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_USBHOST_DPLL_SPREADING" offset="0x000001EC" size="0x00000004">
                <gui_name language="en">CONTROL_USBHOST_DPLL_SPREADING</gui_name>
                <description language="en">EMI Reduction feature for USBHOST</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SECURE_SDRC_SHARING" offset="0x000001F0" size="0x00000004">
                <gui_name language="en">CONTROL_SECURE_SDRC_SHARING</gui_name>
                <description language="en">SDRC Sharing configuration</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SECURE_SDRC_MCFG0" offset="0x000001F4" size="0x00000004">
                <gui_name language="en">CONTROL_SECURE_SDRC_MCFG0</gui_name>
                <description language="en">SDRC MCFG Configuration 0</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SECURE_SDRC_MCFG1" offset="0x000001F8" size="0x00000004">
                <gui_name language="en">CONTROL_SECURE_SDRC_MCFG1</gui_name>
                <description language="en">SDRC MCFG Configuration 1</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_FW_CONFIGURATION_LOCK" offset="0x000001FC" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_FW_CONFIGURATION_LOCK</gui_name>
                <description language="en">Locking the configuration of all the firewall</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_MEMORY_RESOURCES_CONF" offset="0x00000200" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_MEMORY_RESOURCES_CONF</gui_name>
                <description language="en">Modem Memory Resources Conf</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_GPMC_DT_FW_REQ_INFO" offset="0x00000204" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_GPMC_DT_FW_REQ_INFO</gui_name>
                <description language="en">Modem GPMC Default firewall</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_GPMC_DT_FW_RD" offset="0x00000208" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_GPMC_DT_FW_RD</gui_name>
                <description language="en">Modem GPMC Default firewall read permission</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_GPMC_DT_FW_WR" offset="0x0000020C" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_GPMC_DT_FW_WR</gui_name>
                <description language="en">Modem GPMC Default firewall write permission</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_GPMC_BOOT_CODE" offset="0x00000210" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_GPMC_BOOT_CODE</gui_name>
                <description language="en">GPMC Flash Boot Code protection</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_SMS_RG_ATT1" offset="0x00000214" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_SMS_RG_ATT1</gui_name>
                <description language="en">Modem SMS Default firewall</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_SMS_RG_RDPERM1" offset="0x00000218" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_SMS_RG_RDPERM1</gui_name>
                <description language="en">Modem SMS Default firewall read permission</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_SMS_RG_WRPERM1" offset="0x0000021C" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_SMS_RG_WRPERM1</gui_name>
                <description language="en">Modem SMS Default firewall write permission</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_MODEM_D2D_FW_DEBUG_MODE" offset="0x00000220" size="0x00000004">
                <gui_name language="en">CONTROL_MODEM_D2D_FW_DEBUG_MODE</gui_name>
                <description language="en">D2D firewall debug mode</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_OCM_RAM_FW_ADDR_MATCH" offset="0x00000228" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_OCM_RAM_FW_ADDR_MATCH</gui_name>
                <description language="en">OCM RAM Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_OCM_RAM_FW_REQINFO" offset="0x0000022C" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_OCM_RAM_FW_REQINFO</gui_name>
                <description language="en">OCM RAM Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_OCM_RAM_FW_WR" offset="0x00000230" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_OCM_RAM_FW_WR</gui_name>
                <description language="en">OCM RAM Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_R4_GPMC_FW_ADDR_MCH" offset="0x00000234" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_R4_GPMC_FW_ADDR_MCH</gui_name>
                <description language="en">GPMC Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_R4_GPMC_FW_REQINFO" offset="0x00000238" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_R4_GPMC_FW_REQINFO</gui_name>
                <description language="en">GPMC Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_R4_GPMC_FW_WR" offset="0x0000023C" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_R4_GPMC_FW_WR</gui_name>
                <description language="en">GPMC Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_R1_IVA2_FW_ADDR_MCH" offset="0x00000240" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_R1_IVA2_FW_ADDR_MCH</gui_name>
                <description language="en">IVA2 Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_R1_IVA2_FW_REQINFO" offset="0x00000244" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_R1_IVA2_FW_REQINFO</gui_name>
                <description language="en">IVA2 Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_R1_IVA2_FW_WR" offset="0x00000248" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_R1_IVA2_FW_WR</gui_name>
                <description language="en">IVA2 Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_APE_FW_DEFAULT_SECURE_LOCKN" offset="0x0000024C" size="0x00000004">
                <gui_name language="en">CONTROL_APE_FW_DEFAULT_SECURE_LOCKN</gui_name>
                <description language="en">Firewall security lock</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_OCMROM_SECURE_DEBUG" offset="0x00000250" size="0x00000004">
                <gui_name language="en">CONTROL_OCMROM_SECURE_DEBUG</gui_name>
                <description language="en">Secure ROM Code Debug Configuration</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_D2D_FW_STACKED_DEVICE_SEC_DBG" offset="0x00000254" size="0x00000004">
                <gui_name language="en">CONTROL_D2D_FW_STACKED_DEVICE_SEC_DBG</gui_name>
                <description language="en">Stacked Device debug</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_EXT_SEC_CONTROL" offset="0x00000264" size="0x00000004">
                <gui_name language="en">CONTROL_EXT_SEC_CONTROL</gui_name>
                <description language="en">External security control</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_D2D_FW_STACKED_DEVICE_SECU" offset="0x00000268" size="0x00000004">
                <gui_name language="en">CONTROL_D2D_FW_STACKED_DEVICE_SECU</gui_name>
                <description language="en">Stacked Device security</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_PBIAS_LITE" offset="0x000002B0" size="0x00000004">
                <gui_name language="en">CONTROL_PBIAS_LITE</gui_name>
                <description language="en">Settings for PBIAS LITE MMC</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_TEMP_SENSOR" offset="0x000002B4" size="0x00000004">
                <gui_name language="en">CONTROL_TEMP_SENSOR</gui_name>
                <description language="en">Temperature sensor</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SRAMLDO4" offset="0x000002B8" size="0x00000004">
                <gui_name language="en">CONTROL_SRAMLDO4</gui_name>
                <description language="en">Control SRAMLDO4 voltage setting</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_SRAMLDO5" offset="0x000002BC" size="0x00000004">
                <gui_name language="en">CONTROL_SRAMLDO5</gui_name>
                <description language="en">Control SRAMLDO5 voltage setting</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_CSI" offset="0x000002C0" size="0x00000004">
                <gui_name language="en">CONTROL_CSI</gui_name>
                <description language="en">Control CSIa and CSIb receiver</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_MAD2D_FW_ADDR_MATCH" offset="0x000002C8" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_MAD2D_FW_ADDR_MATCH</gui_name>
                <description language="en">MAD2D Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_MAD2D_FW_REQINFO" offset="0x000002CC" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_MAD2D_FW_REQINFO</gui_name>
                <description language="en">MAD2D Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_DPF_MAD2D_FW_WR" offset="0x000002D0" size="0x00000004">
                <gui_name language="en">CONTROL_DPF_MAD2D_FW_WR</gui_name>
                <description language="en">MAD2D Dynamic Power Framework</description>
            </register>
            <register base_addr="SCM_GENERAL" name="CONTROL_IDCODE" offset="0x00307F94" size="0x00000004">
                <gui_name language="en">CONTROL_IDCODE</gui_name>
                <description language="en">Device IDCODE</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SCM_GENERAL_WKUP" offset="0x00002A60">
            <gui_name language="en">SCM_GENERAL_WKUP</gui_name>
            <description language="en">SCM General wakeup</description>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_SEC_TAP" offset="0x00000000" size="0x00000004">
                <gui_name language="en">CONTROL_SEC_TAP</gui_name>
                <description language="en">Security TAP controllers</description>
            </register>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_SEC_EMU" offset="0x00000004" size="0x00000004">
                <gui_name language="en">CONTROL_SEC_EMU</gui_name>
                <description language="en">Security emulation</description>
            </register>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_WKUP_DEBOBS_0" offset="0x00000008" size="0x00000004">
                <gui_name language="en">CONTROL_WKUP_DEBOBS_0</gui_name>
                <description language="en">WKUP domain set of signals</description>
            </register>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_WKUP_DEBOBS_1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">CONTROL_WKUP_DEBOBS_1</gui_name>
                <description language="en">WKUP domain set of signals</description>
            </register>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_WKUP_DEBOBS_2" offset="0x00000010" size="0x00000004">
                <gui_name language="en">CONTROL_WKUP_DEBOBS_2</gui_name>
                <description language="en">WKUP domain set of signals</description>
            </register>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_WKUP_DEBOBS_3" offset="0x00000014" size="0x00000004">
                <gui_name language="en">CONTROL_WKUP_DEBOBS_3</gui_name>
                <description language="en">WKUP domain set of signals</description>
            </register>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_WKUP_DEBOBS_4" offset="0x00000018" size="0x00000004">
                <gui_name language="en">CONTROL_WKUP_DEBOBS_4</gui_name>
                <description language="en">WKUP domain set of signals</description>
            </register>
            <register base_addr="SCM_GENERAL_WKUP" name="CONTROL_SEC_DAP" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">CONTROL_SEC_DAP</gui_name>
                <description language="en">DAP Qualifiers generated using this</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SCM_INTERFACE" offset="0x00002000">
            <gui_name language="en">SCM_INTERFACE</gui_name>
            <description language="en">SCM Interface Module</description>
            <register base_addr="SCM_INTERFACE" name="CONTROL_SYSCONFIG" offset="0x00000010" size="0x00000004">
                <gui_name language="en">CONTROL_SYSCONFIG</gui_name>
                <description language="en">Control sys configuration</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_SCM">
                    <gui_name language="en">B_AUTOIDLE_SCM</gui_name>
                    <description language="en">Auto Idle</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_SOFTRESET_SCM">
                    <gui_name language="en">B_SOFTRESET_SCM</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_ENAWAKEUP_SCM">
                    <gui_name language="en">B_ENAWAKEUP_SCM</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="4" low_bit="3" name="B_IDLEMODE_SCM">
                    <gui_name language="en">B_IDLEMODE_SCM</gui_name>
                    <description language="en">Idle mode selection</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SCM_MEM_WKUP" offset="0x00002600">
            <gui_name language="en">SCM_MEM_WKUP</gui_name>
            <description language="en">SCM Memory Wakeup</description>
            <register base_addr="SCM_MEM_WKUP" name="CONTROL_SAVE_RESTORE_MEM" offset="0x00000000" size="0x00000004">
                <gui_name language="en">CONTROL_SAVE_RESTORE_MEM</gui_name>
                <description language="en">Restore Memory</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SCM_PADCONFS" offset="0x00002030">
            <gui_name language="en">SCM_PADCONFS</gui_name>
            <description language="en">SCM PADCONFS</description>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D0" offset="0x00000000" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D0</gui_name>
                <description language="en">Config pads sdrc_d0 sdrc_d1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D2" offset="0x00000004" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D2</gui_name>
                <description language="en">Config pads sdrc_d2 sdrc_d3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D4" offset="0x00000008" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D4</gui_name>
                <description language="en">Config pads sdrc_d4 sdrc_d5</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D6" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D6</gui_name>
                <description language="en">Config pads sdrc_d6 sdrc_d7</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D8" offset="0x00000010" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D8</gui_name>
                <description language="en">Config pads sdrc_d8 sdrc_d9</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D10" offset="0x00000014" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D10</gui_name>
                <description language="en">Config pads sdrc_d10 sdrc_d11</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D12" offset="0x00000018" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D12</gui_name>
                <description language="en">Config pads sdrc_d12 sdrc_d13</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D14" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D14</gui_name>
                <description language="en">Config pads sdrc_d14 sdrc_d15</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D16" offset="0x00000020" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D16</gui_name>
                <description language="en">Config pads sdrc_d16 sdrc_d17</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D18" offset="0x00000024" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D18</gui_name>
                <description language="en">Config pads sdrc_d18 sdrc_d19</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D20" offset="0x00000028" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D20</gui_name>
                <description language="en">Config pads sdrc_d20 sdrc_d21</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D22" offset="0x0000002C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D22</gui_name>
                <description language="en">Config pads sdrc_d22 sdrc_d23</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D24" offset="0x00000030" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D24</gui_name>
                <description language="en">Config pads sdrc_d24 sdrc_d25</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D26" offset="0x00000034" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D26</gui_name>
                <description language="en">Config pads sdrc_d26 sdrc_d27</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D28" offset="0x00000038" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D28</gui_name>
                <description language="en">Config pads sdrc_d28 sdrc_d29</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_D30" offset="0x0000003C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_D30</gui_name>
                <description language="en">Config pads sdrc_d30 sdrc_d31</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_CLK" offset="0x00000040" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_CLK</gui_name>
                <description language="en">Config pads sdrc_clk sdrc_dqs0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_DQS1" offset="0x00000044" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_DQS1</gui_name>
                <description language="en">Config pads sdrc_dqs1 sdrc_dqs2</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_DQS3" offset="0x00000048" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_DQS3</gui_name>
                <description language="en">Config pads sdrc_dqs3 gpmc_a1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_A2" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_A2</gui_name>
                <description language="en">Config pads gpmc_a2  gpmc_a3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_A4" offset="0x00000050" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_A4</gui_name>
                <description language="en">Config pads gpmc_a4  gpmc_a5</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_A6" offset="0x00000054" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_A6</gui_name>
                <description language="en">Config pads gpmc_a6  gpmc_a7</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_A8" offset="0x00000058" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_A8</gui_name>
                <description language="en">Config pads gpmc_a8  gpmc_a9</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_A10" offset="0x0000005C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_A10</gui_name>
                <description language="en">Config pads gpmc_a10  gpmc_d0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D1" offset="0x00000060" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D1</gui_name>
                <description language="en">Config pads gpmc_d1  gpmc_d2</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D3" offset="0x00000064" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D3</gui_name>
                <description language="en">Config pads gpmc_d3  gpmc_d4</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D5" offset="0x00000068" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D5</gui_name>
                <description language="en">Config pads gpmc_d5  gpmc_d6</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D7" offset="0x0000006C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D7</gui_name>
                <description language="en">Config pads gpmc_d7  gpmc_d8</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D9" offset="0x00000070" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D9</gui_name>
                <description language="en">Config pads gpmc_d9  gpmc_d10</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D11" offset="0x00000074" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D11</gui_name>
                <description language="en">Config pads gpmc_d11  gpmc_d12</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D13" offset="0x00000078" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D13</gui_name>
                <description language="en">Config pads gpmc_d13  gpmc_d14</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_D15" offset="0x0000007C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_D15</gui_name>
                <description language="en">Config pads gpmc_d15  gpmc_ncs0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_NCS1" offset="0x00000080" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_NCS1</gui_name>
                <description language="en">Config pads gpmc_ncs1  gpmc_ncs2</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_NCS3" offset="0x00000084" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_NCS3</gui_name>
                <description language="en">Config pads gpmc_ncs3  gpmc_ncs4</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_NCS5" offset="0x00000088" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_NCS5</gui_name>
                <description language="en">Config pads gpmc_ncs5  gpmc_ncs6</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_NCS7" offset="0x0000008C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_NCS7</gui_name>
                <description language="en">Config pads gpmc_ncs1  gpmc_clk</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_NADV_ALE" offset="0x00000090" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_NADV_ALE</gui_name>
                <description language="en">Config pads gpmc_nadv_ale gpmc_noe</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_NWE" offset="0x00000094" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_NWE</gui_name>
                <description language="en">Config pads gpmc_nwe  gpmc_nbe0_cle</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_NBE1" offset="0x00000098" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_NBE1</gui_name>
                <description language="en">Config pads gpmc_nbe1  gpmc_nwp</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_WAIT0" offset="0x0000009C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_WAIT0</gui_name>
                <description language="en">Config pads gpmc_wait0  gpmc_wait1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_GPMC_WAIT2" offset="0x000000A0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_GPMC_WAIT2</gui_name>
                <description language="en">Config pads gpmc_wait2  gpmc_wait3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_PCLK" offset="0x000000A4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_PCLK</gui_name>
                <description language="en">Config pads dss_pclk  dss_hsync</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_VSYNC" offset="0x000000A8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_VSYNC</gui_name>
                <description language="en">Config pads dss_vsync  dss_acbias</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA0" offset="0x000000AC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA0</gui_name>
                <description language="en">Config pads dss_data0  dss_data1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA2" offset="0x000000B0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA2</gui_name>
                <description language="en">Config pads dss_data2  dss_data3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA4" offset="0x000000B4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA4</gui_name>
                <description language="en">Config pads dss_data4  dss_data5</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA6" offset="0x000000B8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA6</gui_name>
                <description language="en">Config pads dss_data6  dss_data7</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA8" offset="0x000000BC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA8</gui_name>
                <description language="en">Config pads dss_data8  dss_data9</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA10" offset="0x000000C0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA10</gui_name>
                <description language="en">Config pads dss_data10  dss_data11</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA12" offset="0x000000C4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA12</gui_name>
                <description language="en">Config pads dss_data12  dss_data13</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA14" offset="0x000000C8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA14</gui_name>
                <description language="en">Config pads dss_data14  dss_data15</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA16" offset="0x000000CC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA16</gui_name>
                <description language="en">Config pads dss_data16  dss_data17</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA18" offset="0x000000D0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA18</gui_name>
                <description language="en">Config pads dss_data18  dss_data19</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA20" offset="0x000000D4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA20</gui_name>
                <description language="en">Config pads dss_data20  dss_data21</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_DSS_DATA22" offset="0x000000D8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_DSS_DATA22</gui_name>
                <description language="en">Config pads dss_data22  dss_data23</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_HS" offset="0x000000DC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_HS</gui_name>
                <description language="en">Config pads cam_hs  cam_vs</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_XCLKA" offset="0x000000E0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_XCLKA</gui_name>
                <description language="en">Config pads cam_xclka  cam_pclk</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_FLD" offset="0x000000E4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_FLD</gui_name>
                <description language="en">Config pads cam_fld  cam_d0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_D1" offset="0x000000E8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_D1</gui_name>
                <description language="en">Config pads cam_d1 cam_d2</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_D3" offset="0x000000EC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_D3</gui_name>
                <description language="en">Config pads cam_d3 cam_d4</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_D5" offset="0x000000F0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_D5</gui_name>
                <description language="en">Config pads cam_d5 cam_d6</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_D7" offset="0x000000F4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_D7</gui_name>
                <description language="en">Config pads cam_d7 cam_d8</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_D9" offset="0x000000F8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_D9</gui_name>
                <description language="en">Config pads cam_d9 cam_d10</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_D11" offset="0x000000FC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_D11</gui_name>
                <description language="en">Config pads cam_d11 cam_xclkb</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CAM_WEN" offset="0x00000100" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CAM_WEN</gui_name>
                <description language="en">Config pads cam_wen  cam_strobe</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CSI2_DX0" offset="0x00000104" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CSI2_DX0</gui_name>
                <description language="en">Config pads csi2_dx0  csi2_dy0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_CSI2_DX1" offset="0x00000108" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_CSI2_DX1</gui_name>
                <description language="en">Config pads csi2_dx1  csi2_dy1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP2_FSX" offset="0x0000010C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP2_FSX</gui_name>
                <description language="en">Config pads mcbsp2_fsx mcbsp2_clkx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP2_DR" offset="0x00000110" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP2_DR</gui_name>
                <description language="en">Config pads mcbsp2_dr  mcbsp2_dx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC1_CLK" offset="0x00000114" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC1_CLK</gui_name>
                <description language="en">Config pads mmc1_clk  mmc1_cmd</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC1_DAT0" offset="0x00000118" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC1_DAT0</gui_name>
                <description language="en">Config pads mmc1_dat0  mmc1_dat1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC1_DAT2" offset="0x0000011C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC1_DAT2</gui_name>
                <description language="en">Config pads mmc1_dat2  mmc1_dat3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC1_DAT4" offset="0x00000120" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC1_DAT4</gui_name>
                <description language="en">Config pads mmc1_dat4  mmc1_dat5</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC1_DAT6" offset="0x00000124" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC1_DAT6</gui_name>
                <description language="en">Config pads mmc1_dat6  mmc1_dat7</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC2_CLK" offset="0x00000128" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC2_CLK</gui_name>
                <description language="en">Config pads mmc2_clk  mmc2_cmd</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC2_DAT0" offset="0x0000012C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC2_DAT0</gui_name>
                <description language="en">Config pads mmc2_dat0 mmc2_dat1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC2_DAT2" offset="0x00000130" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC2_DAT2</gui_name>
                <description language="en">Config pads mmc2_dat2 mmc2_dat3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC2_DAT4" offset="0x00000134" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC2_DAT4</gui_name>
                <description language="en">Config pads mmc2_dat4 mmc2_dat5</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MMC2_DAT6" offset="0x00000138" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MMC2_DAT6</gui_name>
                <description language="en">Config pads mmc2_dat6 mmc2_dat7</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP3_DX" offset="0x0000013C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP3_DX</gui_name>
                <description language="en">Config pads mcbsp3_dx mcbsp3_dr</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP3_CLKX" offset="0x00000140" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP3_CLKX</gui_name>
                <description language="en">Config pads mcbsp3_clkx  mcbsp3_fsx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_UART2_CTS" offset="0x00000144" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_UART2_CTS</gui_name>
                <description language="en">Config pads uart2_cts  uart2_rts</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_UART2_TX" offset="0x00000148" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_UART2_TX</gui_name>
                <description language="en">Config pads uart2_tx uart2_rx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_UART1_TX" offset="0x0000014C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_UART1_TX</gui_name>
                <description language="en">Config pads uart1_tx  uart1_rts</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_UART1_CTS" offset="0x00000150" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_UART1_CTS</gui_name>
                <description language="en">Config pads uart1_cts uart1_rx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP4_CLKX" offset="0x00000154" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP4_CLKX</gui_name>
                <description language="en">Config pads mcbsp4_clkx  mcbsp4_dr</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP4_DX" offset="0x00000158" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP4_DX</gui_name>
                <description language="en">Config pads mcbsp4_dx mcbsp4_fsx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP1_CLKR" offset="0x0000015C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP1_CLKR</gui_name>
                <description language="en">Config pads mcbsp1_clkr  mcbsp1_fsr</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP1_DX" offset="0x00000160" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP1_DX</gui_name>
                <description language="en">Config pads mcbsp1_dx  mcbsp1_dr</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP_CLKS" offset="0x00000164" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP_CLKS</gui_name>
                <description language="en">Config pads mcbsp_clks  mcbsp1_fsx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCBSP1_CLKX" offset="0x00000168" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCBSP1_CLKX</gui_name>
                <description language="en">Config pads mcbsp1_clkx  uart3_cts_rctx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_UART3_RTS_SD" offset="0x0000016C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_UART3_RTS_SD</gui_name>
                <description language="en">Config pads uart3_rts_sd  uart3_rx_irrx</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_UART3_TX_IRTX" offset="0x00000170" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_UART3_TX_IRTX</gui_name>
                <description language="en">Config pads uart3_tx_irtx  hsusb0_clk</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_HSUSB0_STP" offset="0x00000174" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_HSUSB0_STP</gui_name>
                <description language="en">Config pads hsusb0_stp  hsusb0_dir</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_HSUSB0_NXT" offset="0x00000178" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_HSUSB0_NXT</gui_name>
                <description language="en">Config pads hsusb0_nxt  hsusb0_data0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_HSUSB0_DATA1" offset="0x0000017C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_HSUSB0_DATA1</gui_name>
                <description language="en">Config pads hsusb0_data1 hsusb0_data2</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_HSUSB0_DATA3" offset="0x00000180" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_HSUSB0_DATA3</gui_name>
                <description language="en">Config pads hsusb0_data3 hsusb0_data4</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_HSUSB0_DATA5" offset="0x00000184" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_HSUSB0_DATA5</gui_name>
                <description language="en">Config pads hsusb0_data5 hsusb0_data6</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_HSUSB0_DATA7" offset="0x00000188" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_HSUSB0_DATA7</gui_name>
                <description language="en">Config pads hsusb0_data7  i2c1_scl</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_I2C1_SDA" offset="0x0000018C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_I2C1_SDA</gui_name>
                <description language="en">Config pads i2c1_sda  i2c2_scl</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_I2C2_SDA" offset="0x00000190" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_I2C2_SDA</gui_name>
                <description language="en">Config pads i2c2_sda  i2c3_scl</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_I2C3_SDA" offset="0x00000194" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_I2C3_SDA</gui_name>
                <description language="en">Config pads i2c3_sda  hdq_sio</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCSPI1_CLK" offset="0x00000198" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCSPI1_CLK</gui_name>
                <description language="en">Config pads mcspi1_clk  mcspi1_simo</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCSPI1_SOMI" offset="0x0000019C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCSPI1_SOMI</gui_name>
                <description language="en">Config pads mcspi1_somi  mcspi1_cs0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCSPI1_CS1" offset="0x000001A0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCSPI1_CS1</gui_name>
                <description language="en">Config pads mcspi1_cs1  mcspi1_cs2</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCSPI1_CS3" offset="0x000001A4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCSPI1_CS3</gui_name>
                <description language="en">Config pads mcspi1_cs3 mcspi2_clk</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCSPI2_SIMO" offset="0x000001A8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCSPI2_SIMO</gui_name>
                <description language="en">Config pads mcspi2_simo  mcspi2_somi</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_MCSPI2_CS0" offset="0x000001AC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_MCSPI2_CS0</gui_name>
                <description language="en">Config pads mcspi2_cs0  mcspi2_cs1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SYS_NIRQ" offset="0x000001B0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SYS_NIRQ</gui_name>
                <description language="en">Config pads sys_nirq sys_clkout2</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_CLK" offset="0x000005D8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_CLK</gui_name>
                <description language="en">Config pads etk_clk etk_ctl</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D0" offset="0x000005DC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D0</gui_name>
                <description language="en">Config pads etk_d0  etk_d1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D2" offset="0x000005E0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D2</gui_name>
                <description language="en">Config pads etk_d2  etk_d3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D4" offset="0x000005E4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D4</gui_name>
                <description language="en">Config pads etk_d4  etk_d5</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D6" offset="0x000005E8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D6</gui_name>
                <description language="en">Config pads etk_d6  etk_d7</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D8" offset="0x000005EC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D8</gui_name>
                <description language="en">Config pads etk_d8  etk_d9</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D10" offset="0x000005F0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D10</gui_name>
                <description language="en">Config pads etk_d10  etk_d11</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D12" offset="0x000005F4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D12</gui_name>
                <description language="en">Config pads etk_d12  etk_d13</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_ETK_D14" offset="0x000005F8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_ETK_D14</gui_name>
                <description language="en">Config pads etk_d14  etk_d15</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD0" offset="0x000001B4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD0</gui_name>
                <description language="en">Config sad2d_mcad0 sad2d_mcad1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD2" offset="0x000001B8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD2</gui_name>
                <description language="en">Config sad2d_mcad2 sad2d_mcad3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD4" offset="0x000001BC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD4</gui_name>
                <description language="en">Config sad2d_mcad4 sad2d_mcad5</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD6" offset="0x000001C0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD6</gui_name>
                <description language="en">Config sad2d_mcad6 sad2d_mcad7</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD8" offset="0x000001C4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD8</gui_name>
                <description language="en">Config sad2d_mcad8 sad2d_mcad9</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD10" offset="0x000001C8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD10</gui_name>
                <description language="en">Config sad2d_mcad10 sad2d_mcad11</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD12" offset="0x000001CC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD12</gui_name>
                <description language="en">Config sad2d_mcad12 sad2d_mcad13</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD14" offset="0x000001D0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD14</gui_name>
                <description language="en">Config sad2d_mcad14 sad2d_mcad15</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD16" offset="0x000001D4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD16</gui_name>
                <description language="en">Config sad2d_mcad16 sad2d_mcad17</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD18" offset="0x000001D8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD18</gui_name>
                <description language="en">Config sad2d_mcad18 sad2d_mcad19</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD20" offset="0x000001DC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD20</gui_name>
                <description language="en">Config sad2d_mcad20 sad2d_mcad21</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD22" offset="0x000001E0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD22</gui_name>
                <description language="en">Config sad2d_mcad22 sad2d_mcad23</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD24" offset="0x000001E4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD24</gui_name>
                <description language="en">Config sad2d_mcad24 sad2d_mcad25</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD26" offset="0x000001E8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD26</gui_name>
                <description language="en">Config sad2d_mcad26 sad2d_mcad27</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD28" offset="0x000001EC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD28</gui_name>
                <description language="en">Config sad2d_mcad28 sad2d_mcad29</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD30" offset="0x000001F0" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD30</gui_name>
                <description language="en">Config sad2d_mcad30 sad2d_mcad31</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD32" offset="0x000001F4" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD32</gui_name>
                <description language="en">Config sad2d_mcad32 sad2d_mcad33</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD34" offset="0x000001F8" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD34</gui_name>
                <description language="en">Config sad2d_mcad34 sad2d_mcad35</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MCAD36" offset="0x000001FC" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MCAD36</gui_name>
                <description language="en">Config sad2d_mcad36 sad2d_clk26mi</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_NRESPWRON" offset="0x00000200" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_NRESPWRON</gui_name>
                <description language="en">Config sad2d_nrespwron sad2d_nreswarm</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_ARMNIRQ" offset="0x00000204" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_ARMNIRQ</gui_name>
                <description language="en">Config sad2d_armnirq sad2d_umafiq</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_SPINT" offset="0x00000208" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_SPINT</gui_name>
                <description language="en">Config sad2d_spint sad2d_frint</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_DMAREQ0" offset="0x0000020C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_DMAREQ0</gui_name>
                <description language="en">Config sad2d_dmareq0 sad2d_dmareq1</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_DMAREQ2" offset="0x00000210" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_DMAREQ2</gui_name>
                <description language="en">Config sad2d_dmareq2 sad2d_dmareq3</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_NTRST" offset="0x00000214" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_NTRST</gui_name>
                <description language="en">Configpads sad2d_ntrst sad2d_tdi</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_TDO" offset="0x00000218" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_TDO</gui_name>
                <description language="en">Config sad2d_tdo sad2d_tms</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_TCK" offset="0x0000021C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_TCK</gui_name>
                <description language="en">Config sad2d_tck sad2d_rtck</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_MSTDBY" offset="0x00000220" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_MSTDBY</gui_name>
                <description language="en">Config sad2d_mstdby sad2d_idlereq</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_IDLEACK" offset="0x00000224" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_IDLEACK</gui_name>
                <description language="en">Config sad2d_idleack sad2d_mwrite</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_SWRITE" offset="0x00000228" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_SWRITE</gui_name>
                <description language="en">Config sad2d_swrite sad2d_mread</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_SREAD" offset="0x0000022C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_SREAD</gui_name>
                <description language="en">Config sad2d_sread sad2d_mbusflag</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SAD2D_SBUSFLAG" offset="0x00000230" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_SBUSFLAG</gui_name>
                <description language="en">Config  sad2d_sbusflag sdrc_cke0</description>
            </register>
            <register base_addr="SCM_PADCONFS" name="CONTROL_PADCONF_SDRC_CKE1" offset="0x00000264" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SDRC_CKE1</gui_name>
                <description language="en">Config register for pads sdrc_cke1</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SCM_PADCONFS_WKUP" offset="0x00002A00">
            <gui_name language="en">SCM_PADCONFS_WKUP</gui_name>
            <description language="en">SCM PADCONF Wakeup</description>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_I2C4_SCL" offset="0x00000000" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_I2C4_SCL</gui_name>
                <description language="en">Configuration for pads i2c4_scl  i2c4_sda</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_SYS_32K" offset="0x00000004" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SYS_32K</gui_name>
                <description language="en">Configuration  for pads sys_32k  sys_clkreq</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_SYS_NRESWARM" offset="0x00000008" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SYS_NRESWARM</gui_name>
                <description language="en">Configuration sys_nreswarm  sys_boot0</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_SYS_BOOT1" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SYS_BOOT1</gui_name>
                <description language="en">Configuration for pads sys_boot1  sys_boot2</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_SYS_BOOT3" offset="0x00000010" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SYS_BOOT3</gui_name>
                <description language="en">Configuration sys_boot3  sys_boot4</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_SYS_BOOT5" offset="0x00000014" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SYS_BOOT5</gui_name>
                <description language="en">Configuration sys_boot5  sys_boot6</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_SYS_OFF_MODE" offset="0x00000018" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SYS_OFF_MODE</gui_name>
                <description language="en">Configuration sys_off_mode  sys_clkout1</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_JTAG_NTRST" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_JTAG_NTRST</gui_name>
                <description language="en">Configuration  for pads jtag_ntrst  jtag_tck</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_JTAG_TMS_TMSC" offset="0x00000020" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_JTAG_TMS_TMSC</gui_name>
                <description language="en">Configuration for pads jtag_tms_tmsc  jtag_tdi</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_JTAG_EMU0" offset="0x00000024" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_JTAG_EMU0</gui_name>
                <description language="en">Configuration  jtag_emu0  jtag_emu1</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_SAD2D_SWAKEUP" offset="0x0000004C" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_SAD2D_SWAKEUP</gui_name>
                <description language="en">Configuration sad2d_sWake-Up  jtag_rtck</description>
            </register>
            <register base_addr="SCM_PADCONFS_WKUP" name="CONTROL_PADCONF_TDO" offset="0x00000050" size="0x00000004">
                <gui_name language="en">CONTROL_PADCONF_TDO</gui_name>
                <description language="en">Configuration for pads jtag_tdo</description>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SIDETONE_McBSP2" offset="0x01028010">
            <gui_name language="en">SIDETONE_McBSP2</gui_name>
            <description language="en">Sidetone McBSP 2</description>
            <register base_addr="SIDETONE_McBSP2" name="ST_SYSCONFIG_REG_2" offset="0x00000000" size="0x00000004">
                <gui_name language="en">ST_SYSCONFIG_REG_2</gui_name>
                <description language="en">System Configuration</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_ST_BSP2">
                    <gui_name language="en">B_AUTOIDLE_ST_BSP2</gui_name>
                    <description language="en">Automatic Clock</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP2" name="ST_IRQSTATUS_REG_2" offset="0x00000008" size="0x00000004">
                <gui_name language="en">ST_IRQSTATUS_REG_2</gui_name>
                <description language="en">Interrupt Status </description>
                <bitField high_bit="0" low_bit="0" name="B_OVRRERROR_2">
                    <gui_name language="en">B_OVRRERROR_2</gui_name>
                    <description language="en">Over run error</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP2" name="ST_IRQENABLE_REG_2" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">ST_IRQENABLE_REG_2</gui_name>
                <description language="en">Interrupt enable </description>
                <bitField high_bit="0" low_bit="0" name="B_OVRRERROREN_2">
                    <gui_name language="en">B_OVRRERROREN_2</gui_name>
                    <description language="en">Over run error interrupt</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP2" name="ST_SGAINCR_REG_2" offset="0x00000014" size="0x00000004">
                <gui_name language="en">ST_SGAINCR_REG_2</gui_name>
                <description language="en">gain control </description>
                <bitField high_bit="15" low_bit="0" name="B_CH0GAIN_2">
                    <gui_name language="en">B_CH0GAIN_2</gui_name>
                    <description language="en">First  channel</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_CH1GAIN_2">
                    <gui_name language="en">B_CH1GAIN_2</gui_name>
                    <description language="en">Second  channel gain</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP2" name="ST_SFIRCR_REG_2" offset="0x00000018" size="0x00000004">
                <gui_name language="en">ST_SFIRCR_REG_2</gui_name>
                <description language="en">FIR coefficients control </description>
                <bitField high_bit="15" low_bit="0" name="B_FIRCOEFF_2">
                    <gui_name language="en">B_FIRCOEFF_2</gui_name>
                    <description language="en">FIR coefficients control </description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP2" name="ST_SSELCR_REG_2" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">ST_SSELCR_REG_2</gui_name>
                <description language="en">select </description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_SIDETONEEN_2_1">
                    <gui_name language="en">B_SIDETONEEN_2_1</gui_name>
                    <description language="en">mode enable</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_COEFFWREN_2">
                    <gui_name language="en">B_COEFFWREN_2</gui_name>
                    <description language="en">Write enable FIR coefficients</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_COEFFWRDONE_2">
                    <gui_name language="en">B_COEFFWRDONE_2</gui_name>
                    <description language="en">Write FIR coefficients completed</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="SIDETONE_McBSP3" offset="0x0102A010">
            <gui_name language="en">SIDETONE_McBSP3</gui_name>
            <description language="en">Sidetone McBSP 3</description>
            <register base_addr="SIDETONE_McBSP3" name="ST_SYSCONFIG_REG_3" offset="0x00000000" size="0x00000004">
                <gui_name language="en">ST_SYSCONFIG_REG_3</gui_name>
                <description language="en">System Configuration</description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_AUTOIDLE_ST_BSP3">
                    <gui_name language="en">B_AUTOIDLE_ST_BSP3</gui_name>
                    <description language="en">Automatic Clock</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP3" name="ST_IRQSTATUS_REG_3" offset="0x00000008" size="0x00000004">
                <gui_name language="en">ST_IRQSTATUS_REG_3</gui_name>
                <description language="en">Interrupt Status </description>
                <bitField high_bit="0" low_bit="0" name="B_OVRRERROR_3">
                    <gui_name language="en">B_OVRRERROR_3</gui_name>
                    <description language="en">Over run error</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP3" name="ST_IRQENABLE_REG_3" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">ST_IRQENABLE_REG_3</gui_name>
                <description language="en">Interrupt enable </description>
                <bitField high_bit="0" low_bit="0" name="B_OVRRERROREN_3">
                    <gui_name language="en">B_OVRRERROREN_3</gui_name>
                    <description language="en">Over run error interrupt</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP3" name="ST_SGAINCR_REG_3" offset="0x00000014" size="0x00000004">
                <gui_name language="en">ST_SGAINCR_REG_3</gui_name>
                <description language="en">gain control </description>
                <bitField high_bit="15" low_bit="0" name="B_CH0GAIN_3">
                    <gui_name language="en">B_CH0GAIN_3</gui_name>
                    <description language="en">First  channel</description>
                </bitField>
                <bitField high_bit="31" low_bit="16" name="B_CH1GAIN_3">
                    <gui_name language="en">B_CH1GAIN_3</gui_name>
                    <description language="en">Second  channel gain</description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP3" name="ST_SFIRCR_REG_3" offset="0x00000018" size="0x00000004">
                <gui_name language="en">ST_SFIRCR_REG_3</gui_name>
                <description language="en">FIR coefficients control </description>
                <bitField high_bit="15" low_bit="0" name="B_FIRCOEFF_3">
                    <gui_name language="en">B_FIRCOEFF_3</gui_name>
                    <description language="en">FIR coefficients control </description>
                </bitField>
            </register>
            <register base_addr="SIDETONE_McBSP3" name="ST_SSELCR_REG_3" offset="0x0000001C" size="0x00000004">
                <gui_name language="en">ST_SSELCR_REG_3</gui_name>
                <description language="en">select </description>
                <bitField enumerationId="E_ENABLE" high_bit="0" low_bit="0" name="B_SIDETONEEN_3_1">
                    <gui_name language="en">B_SIDETONEEN_3_1</gui_name>
                    <description language="en">mode enable</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_COEFFWREN_3">
                    <gui_name language="en">B_COEFFWREN_3</gui_name>
                    <description language="en">Write enable FIR coefficients</description>
                </bitField>
                <bitField access="Read Only" high_bit="2" low_bit="2" name="B_COEFFWRDONE_3">
                    <gui_name language="en">B_COEFFWRDONE_3</gui_name>
                    <description language="en">Write FIR coefficients completed</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="UART1" offset="0x0006A000">
            <gui_name language="en">UART1</gui_name>
            <description language="en">UART 1</description>
            <register base_addr="UART1" name="U1_DLL_RHR_THR" offset="0x00000000" size="0x00000002">
                <gui_name language="en">U1_DLL_RHR_THR</gui_name>
                <description language="en">U1 DLL RHR THR</description>
                <bitField high_bit="7" low_bit="0" name="B_U1_DLL_RHR_THR">
                    <gui_name language="en">B_U1_DLL_RHR_THR</gui_name>
                    <description language="en">U1 DLL RHR THR</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_IER_DLH" offset="0x00000004" size="0x00000002">
                <gui_name language="en">U1_IER_DLH</gui_name>
                <description language="en">U1 IER DLH</description>
                <bitField high_bit="0" low_bit="0" name="B_U1_IER_DLH">
                    <gui_name language="en">B_U1_IER_DLH</gui_name>
                    <description language="en">U1 IER DLH</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_FCR_IIR_EFR" offset="0x00000008" size="0x00000002">
                <gui_name language="en">U1_FCR_IIR_EFR</gui_name>
                <description language="en">U1 FCR IIR EFR</description>
            </register>
            <register base_addr="UART1" name="U1_LCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="en">U1_LCR</gui_name>
                <description language="en">U1 Line control</description>
                <bitField enumerationId="E_CHAR_LENGTH" high_bit="1" low_bit="0" name="B_U1_CHAR_LENGTH">
                    <gui_name language="en">B_U1_CHAR_LENGTH</gui_name>
                    <description language="en">Word length</description>
                </bitField>
                <bitField enumerationId="E_NB_STOP" high_bit="2" low_bit="2" name="B_U1_NB_U1_STOP">
                    <gui_name language="en">B_U1_NB_U1_STOP</gui_name>
                    <description language="en">Specifies the number of stop bits</description>
                </bitField>
                <bitField enumerationId="E_PARITY_EN" high_bit="3" low_bit="3" name="B_U1_PARITY_EN">
                    <gui_name language="en">B_U1_PARITY_EN</gui_name>
                    <description language="en">UART mode only</description>
                </bitField>
                <bitField enumerationId="E_PARITY_TYPE" high_bit="4" low_bit="4" name="B_U1_PARITY_TYPE1">
                    <gui_name language="en">B_U1_PARITY_TYPE1</gui_name>
                    <description language="en">Parity type 1</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U1_PARITY_TYPE2">
                    <gui_name language="en">B_U1_PARITY_TYPE2</gui_name>
                    <description language="en">Parity type 2</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U1_BREAK_EN">
                    <gui_name language="en">B_U1_BREAK_EN</gui_name>
                    <description language="en">Break Control</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U1_DIV_EN">
                    <gui_name language="en">B_U1_DIV_EN</gui_name>
                    <description language="en">Division Enable</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_MCR_ADDR1" offset="0x00000010" size="0x00000002">
                <gui_name language="en">U1_MCR_ADDR1</gui_name>
                <description language="en">U1 MCR UDDR1</description>
            </register>
            <register base_addr="UART1" name="U1_LSR_ADDR2" offset="0x00000014" size="0x00000002">
                <gui_name language="en">U1_LSR_ADDR2</gui_name>
                <description language="en">U1 LSR ADDR2</description>
            </register>
            <register base_addr="UART1" name="U1_MSR_TCR" offset="0x00000018" size="0x00000002">
                <gui_name language="en">U1_MSR_TCR</gui_name>
                <description language="en">U1 MSR TCR</description>
            </register>
            <register base_addr="UART1" name="U1_SPR_TLR" offset="0x0000001C" size="0x00000002">
                <gui_name language="en">U1_SPR_TLR</gui_name>
                <description language="en">U1 SPR TLR</description>
            </register>
            <register base_addr="UART1" name="U1_MDR1" offset="0x00000020" size="0x00000002">
                <gui_name language="en">U1_MDR1</gui_name>
                <description language="en">U1 Mode definition 1</description>
                <bitField high_bit="2" low_bit="0" name="B_U1_MODE_SELECT">
                    <gui_name language="en">B_U1_MODE_SELECT</gui_name>
                    <description language="en">Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_U1_IR_SLEEP">
                    <gui_name language="en">B_U1_IR_SLEEP</gui_name>
                    <description language="en">Sleep mode</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_U1_SET_TXIR">
                    <gui_name language="en">B_U1_SET_TXIR</gui_name>
                    <description language="en">Infrared transceiver</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U1_SCT">
                    <gui_name language="en">B_U1_SCT</gui_name>
                    <description language="en">Store and control the transmission</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U1_SIP_MODE">
                    <gui_name language="en">B_U1_SIP_MODE</gui_name>
                    <description language="en">MIR FIR modes</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U1_FRAME_END_MODE">
                    <gui_name language="en">B_U1_FRAME_END_MODE</gui_name>
                    <description language="en">IrDA mode only</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_MDR2" offset="0x00000024" size="0x00000002">
                <gui_name language="en">U1_MDR2</gui_name>
                <description language="en">U1 Mode definition 2</description>
                <bitField high_bit="0" low_bit="0" name="B_U1_IRTX_UNDERRUN">
                    <gui_name language="en">B_U1_IRTX_UNDERRUN</gui_name>
                    <description language="en">IrDA transmission status</description>
                </bitField>
                <bitField high_bit="2" low_bit="1" name="B_U1_STS_FIFO_TRIG">
                    <gui_name language="en">B_U1_STS_FIFO_TRIG</gui_name>
                    <description language="en">STS FIFO</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_U1_UART_PULSE">
                    <gui_name language="en">B_U1_UART_PULSE</gui_name>
                    <description language="en">UART mode</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_U1_CIR_PULSE_MODE">
                    <gui_name language="en">B_U1_CIR_PULSE_MODE</gui_name>
                    <description language="en">CIR pulse modulation</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U1_IRRXINVERT">
                    <gui_name language="en">B_U1_IRRXINVERT</gui_name>
                    <description language="en">Only for IR mode</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_TXFLL_SFLSR" offset="0x00000028" size="0x00000002">
                <gui_name language="en">U1_TXFLL_SFLSR</gui_name>
                <description language="en">U1 TXFLL SFLSR</description>
            </register>
            <register base_addr="UART1" name="U1_RESUME_TXFLH" offset="0x0000002C" size="0x00000002">
                <gui_name language="en">U1_RESUME_TXFLH</gui_name>
                <description language="en">U1 RESUME TXFLH</description>
            </register>
            <register base_addr="UART1" name="U1_RXFLL_SFREGL" offset="0x00000030" size="0x00000002">
                <gui_name language="en">U1_RXFLL_SFREGL</gui_name>
                <description language="en">U1 RXFLL SFREGL</description>
            </register>
            <register base_addr="UART1" name="U1_SFREGH_RXFLH" offset="0x00000034" size="0x00000002">
                <gui_name language="en">U1_SFREGH_RXFLH</gui_name>
                <description language="en">U1 SFREGH RXFLH</description>
            </register>
            <register base_addr="UART1" name="U1_BLR_UASR" offset="0x00000038" size="0x00000002">
                <gui_name language="en">U1_BLR_UASR</gui_name>
                <description language="en">U1 BLR UASR</description>
            </register>
            <register base_addr="UART1" name="U1_ACREG" offset="0x0000003C" size="0x00000002">
                <gui_name language="en">U1_ACREG</gui_name>
                <description language="en">U1 Auxiliary control</description>
                <bitField high_bit="0" low_bit="0" name="B_U1_EOT_EN">
                    <gui_name language="en">B_U1_EOT_EN</gui_name>
                    <description language="en">End of TX</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_U1_ABORT_EN">
                    <gui_name language="en">B_U1_ABORT_EN</gui_name>
                    <description language="en">Frame abort</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_U1_SCTX_EN">
                    <gui_name language="en">B_U1_SCTX_EN</gui_name>
                    <description language="en">Store And Ctrl TX Start</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_U1_SEND_SIP">
                    <gui_name language="en">B_U1_SEND_SIP</gui_name>
                    <description language="en">SIP bit</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_U1_DIS_TX_UNDERRUN">
                    <gui_name language="en">B_U1_DIS_TX_UNDERRUN</gui_name>
                    <description language="en">Underrun</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U1_DIS_IR_RX">
                    <gui_name language="en">B_U1_DIS_IR_RX</gui_name>
                    <description language="en">Dis RX</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="6" low_bit="6" name="B_U1_SD_MOD">
                    <gui_name language="en">B_U1_SD_MOD</gui_name>
                    <description language="en">SD mode</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U1_PULSE_TYPE">
                    <gui_name language="en">B_U1_PULSE_TYPE</gui_name>
                    <description language="en">Pulse width</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_SCR" offset="0x00000040" size="0x00000002">
                <gui_name language="en">U1_SCR</gui_name>
                <description language="en">U1 Supplementary Ctrl</description>
            </register>
            <register access="Read Only" base_addr="UART1" name="U1_SSR" offset="0x00000044" size="0x00000002">
                <gui_name language="en">U1_SSR</gui_name>
                <description language="en">U1 Supplementary Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_U1_TX_FIFO_FULL">
                    <gui_name language="en">B_U1_TX_FIFO_FULL</gui_name>
                    <description language="en">TX FIFO</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_U1_RX_CTS_WU_STS">
                    <gui_name language="en">B_U1_RX_CTS_WU_STS</gui_name>
                    <description language="en">Pin falling edge</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_EBLR" offset="0x00000048" size="0x00000002">
                <gui_name language="en">U1_EBLR</gui_name>
                <description language="en">U1 BOF length</description>
            </register>
            <register base_addr="UART1" name="U1_SYSC" offset="0x00000054" size="0x00000002">
                <gui_name language="en">U1_SYSC</gui_name>
                <description language="en">U1 System configuration</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_U1_AUTOIDLE">
                    <gui_name language="en">B_U1_AUTOIDLE</gui_name>
                    <description language="en">Auto idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_U1_SOFTRESET">
                    <gui_name language="en">B_U1_SOFTRESET</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_U1_ENAWAKEUP">
                    <gui_name language="en">B_U1_ENAWAKEUP</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="3" low_bit="3" name="B_U1_IDLEMODE">
                    <gui_name language="en">B_U1_IDLEMODE</gui_name>
                    <description language="en">Idle mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="UART1" name="U1_SYSS" offset="0x00000058" size="0x00000002">
                <gui_name language="en">U1_SYSS</gui_name>
                <description language="en">U1 System status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_U1_RESETDONE">
                    <gui_name language="en">B_U1_RESETDONE</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="UART1" name="U1_WER" offset="0x0000005C" size="0x00000002">
                <gui_name language="en">U1_WER</gui_name>
                <description language="en">U1 Wake-Up enable</description>
            </register>
            <register base_addr="UART1" name="U1_CFPS" offset="0x00000060" size="0x00000002">
                <gui_name language="en">U1_CFPS</gui_name>
                <description language="en">U1 Carrier Freq Pscaler</description>
                <bitField high_bit="7" low_bit="0" name="B_U1_CFPS">
                    <gui_name language="en">B_U1_CFPS</gui_name>
                    <description language="en">CFPS</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="UART2" offset="0x0006C000">
            <gui_name language="en">UART2</gui_name>
            <description language="en">UART 2</description>
            <register base_addr="UART2" name="U2_DLL_RHR_THR" offset="0x00000000" size="0x00000002">
                <gui_name language="en">U2_DLL_RHR_THR</gui_name>
                <description language="en">U2 DLL RHR THR</description>
                <bitField high_bit="7" low_bit="0" name="B_U2_DLL_RHR_THR">
                    <gui_name language="en">B_U2_DLL_RHR_THR</gui_name>
                    <description language="en">U2 DLL RHR THR</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_IER_DLH" offset="0x00000004" size="0x00000002">
                <gui_name language="en">U2_IER_DLH</gui_name>
                <description language="en">U2 IER DLH</description>
                <bitField high_bit="0" low_bit="0" name="B_U2_IER_DLH">
                    <gui_name language="en">B_U2_IER_DLH</gui_name>
                    <description language="en">U2 IER DLH</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_FCR_IIR_EFR" offset="0x00000008" size="0x00000002">
                <gui_name language="en">U2_FCR_IIR_EFR</gui_name>
                <description language="en">U2 FCR IIR EFR</description>
            </register>
            <register base_addr="UART2" name="U2_LCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="en">U2_LCR</gui_name>
                <description language="en">U2 Line control</description>
                <bitField enumerationId="E_CHAR_LENGTH" high_bit="1" low_bit="0" name="B_U2_CHAR_LENGTH">
                    <gui_name language="en">B_U2_CHAR_LENGTH</gui_name>
                    <description language="en">Word length</description>
                </bitField>
                <bitField enumerationId="E_NB_STOP" high_bit="2" low_bit="2" name="B_U2_NB_U2_STOP">
                    <gui_name language="en">B_U2_NB_U2_STOP</gui_name>
                    <description language="en">Specifies the number of stop bits</description>
                </bitField>
                <bitField enumerationId="E_PARITY_EN" high_bit="3" low_bit="3" name="B_U2_PARITY_EN">
                    <gui_name language="en">B_U2_PARITY_EN</gui_name>
                    <description language="en">UART mode only</description>
                </bitField>
                <bitField enumerationId="E_PARITY_TYPE" high_bit="4" low_bit="4" name="B_U2_PARITY_TYPE1">
                    <gui_name language="en">B_U2_PARITY_TYPE1</gui_name>
                    <description language="en">Parity type 1</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U2_PARITY_TYPE2">
                    <gui_name language="en">B_U2_PARITY_TYPE2</gui_name>
                    <description language="en">Parity type 2</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U2_BREAK_EN">
                    <gui_name language="en">B_U2_BREAK_EN</gui_name>
                    <description language="en">Break Control</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U2_DIV_EN">
                    <gui_name language="en">B_U2_DIV_EN</gui_name>
                    <description language="en">Division Enable</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_MCR_ADDR1" offset="0x00000010" size="0x00000002">
                <gui_name language="en">U2_MCR_ADDR1</gui_name>
                <description language="en">U2 MCR UDDR1</description>
            </register>
            <register base_addr="UART2" name="U2_LSR_ADDR2" offset="0x00000014" size="0x00000002">
                <gui_name language="en">U2_LSR_ADDR2</gui_name>
                <description language="en">U2 LSR ADDR2</description>
            </register>
            <register base_addr="UART2" name="U2_MSR_TCR" offset="0x00000018" size="0x00000002">
                <gui_name language="en">U2_MSR_TCR</gui_name>
                <description language="en">U2 MSR TCR</description>
            </register>
            <register base_addr="UART2" name="U2_SPR_TLR" offset="0x0000001C" size="0x00000002">
                <gui_name language="en">U2_SPR_TLR</gui_name>
                <description language="en">U2 SPR TLR</description>
            </register>
            <register base_addr="UART2" name="U2_MDR1" offset="0x00000020" size="0x00000002">
                <gui_name language="en">U2_MDR1</gui_name>
                <description language="en">U2 Mode definition 1</description>
                <bitField high_bit="2" low_bit="0" name="B_U2_MODE_SELECT">
                    <gui_name language="en">B_U2_MODE_SELECT</gui_name>
                    <description language="en">Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_U2_IR_SLEEP">
                    <gui_name language="en">B_U2_IR_SLEEP</gui_name>
                    <description language="en">Sleep mode</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_U2_SET_TXIR">
                    <gui_name language="en">B_U2_SET_TXIR</gui_name>
                    <description language="en">Infrared transceiver</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U2_SCT">
                    <gui_name language="en">B_U2_SCT</gui_name>
                    <description language="en">Store and control the transmission</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U2_SIP_MODE">
                    <gui_name language="en">B_U2_SIP_MODE</gui_name>
                    <description language="en">MIR FIR modes</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U2_FRAME_END_MODE">
                    <gui_name language="en">B_U2_FRAME_END_MODE</gui_name>
                    <description language="en">IrDA mode only</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_MDR2" offset="0x00000024" size="0x00000002">
                <gui_name language="en">U2_MDR2</gui_name>
                <description language="en">U2 Mode definition 2</description>
                <bitField high_bit="0" low_bit="0" name="B_U2_IRTX_UNDERRUN">
                    <gui_name language="en">B_U2_IRTX_UNDERRUN</gui_name>
                    <description language="en">IrDA transmission status</description>
                </bitField>
                <bitField high_bit="2" low_bit="1" name="B_U2_STS_FIFO_TRIG">
                    <gui_name language="en">B_U2_STS_FIFO_TRIG</gui_name>
                    <description language="en">STS FIFO</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_U2_UART_PULSE">
                    <gui_name language="en">B_U2_UART_PULSE</gui_name>
                    <description language="en">UART mode</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_U2_CIR_PULSE_MODE">
                    <gui_name language="en">B_U2_CIR_PULSE_MODE</gui_name>
                    <description language="en">CIR pulse modulation</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U2_IRRXINVERT">
                    <gui_name language="en">B_U2_IRRXINVERT</gui_name>
                    <description language="en">Only for IR mode</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_TXFLL_SFLSR" offset="0x00000028" size="0x00000002">
                <gui_name language="en">U2_TXFLL_SFLSR</gui_name>
                <description language="en">U2 TXFLL SFLSR</description>
            </register>
            <register base_addr="UART2" name="U2_RESUME_TXFLH" offset="0x0000002C" size="0x00000002">
                <gui_name language="en">U2_RESUME_TXFLH</gui_name>
                <description language="en">U2 RESUME TXFLH</description>
            </register>
            <register base_addr="UART2" name="U2_RXFLL_SFREGL" offset="0x00000030" size="0x00000002">
                <gui_name language="en">U2_RXFLL_SFREGL</gui_name>
                <description language="en">U2 RXFLL SFREGL</description>
            </register>
            <register base_addr="UART2" name="U2_SFREGH_RXFLH" offset="0x00000034" size="0x00000002">
                <gui_name language="en">U2_SFREGH_RXFLH</gui_name>
                <description language="en">U2 SFREGH RXFLH</description>
            </register>
            <register base_addr="UART2" name="U2_BLR_UASR" offset="0x00000038" size="0x00000002">
                <gui_name language="en">U2_BLR_UASR</gui_name>
                <description language="en">U2 BLR UASR</description>
            </register>
            <register base_addr="UART2" name="U2_ACREG" offset="0x0000003C" size="0x00000002">
                <gui_name language="en">U2_ACREG</gui_name>
                <description language="en">U2 Auxiliary control</description>
                <bitField high_bit="0" low_bit="0" name="B_U2_EOT_EN">
                    <gui_name language="en">B_U2_EOT_EN</gui_name>
                    <description language="en">End of TX</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_U2_ABORT_EN">
                    <gui_name language="en">B_U2_ABORT_EN</gui_name>
                    <description language="en">Frame abort</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_U2_SCTX_EN">
                    <gui_name language="en">B_U2_SCTX_EN</gui_name>
                    <description language="en">Store And Ctrl TX Start</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_U2_SEND_SIP">
                    <gui_name language="en">B_U2_SEND_SIP</gui_name>
                    <description language="en">SIP bit</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_U2_DIS_TX_UNDERRUN">
                    <gui_name language="en">B_U2_DIS_TX_UNDERRUN</gui_name>
                    <description language="en">Underrun</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U2_DIS_IR_RX">
                    <gui_name language="en">B_U2_DIS_IR_RX</gui_name>
                    <description language="en">Dis RX</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="6" low_bit="6" name="B_U2_SD_MOD">
                    <gui_name language="en">B_U2_SD_MOD</gui_name>
                    <description language="en">SD mode</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U2_PULSE_TYPE">
                    <gui_name language="en">B_U2_PULSE_TYPE</gui_name>
                    <description language="en">Pulse width</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_SCR" offset="0x00000040" size="0x00000002">
                <gui_name language="en">U2_SCR</gui_name>
                <description language="en">U2 Supplementary Ctrl</description>
            </register>
            <register access="Read Only" base_addr="UART2" name="U2_SSR" offset="0x00000044" size="0x00000002">
                <gui_name language="en">U2_SSR</gui_name>
                <description language="en">U2 Supplementary Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_U2_TX_FIFO_FULL">
                    <gui_name language="en">B_U2_TX_FIFO_FULL</gui_name>
                    <description language="en">TX FIFO</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_U2_RX_CTS_WU_STS">
                    <gui_name language="en">B_U2_RX_CTS_WU_STS</gui_name>
                    <description language="en">Pin falling edge</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_EBLR" offset="0x00000048" size="0x00000002">
                <gui_name language="en">U2_EBLR</gui_name>
                <description language="en">U2 BOF length</description>
            </register>
            <register base_addr="UART2" name="U2_SYSC" offset="0x00000054" size="0x00000002">
                <gui_name language="en">U2_SYSC</gui_name>
                <description language="en">U2 System configuration</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_U2_AUTOIDLE">
                    <gui_name language="en">B_U2_AUTOIDLE</gui_name>
                    <description language="en">Auto idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_U2_SOFTRESET">
                    <gui_name language="en">B_U2_SOFTRESET</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_U2_ENAWAKEUP">
                    <gui_name language="en">B_U2_ENAWAKEUP</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="3" low_bit="3" name="B_U2_IDLEMODE">
                    <gui_name language="en">B_U2_IDLEMODE</gui_name>
                    <description language="en">Idle mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="UART2" name="U2_SYSS" offset="0x00000058" size="0x00000002">
                <gui_name language="en">U2_SYSS</gui_name>
                <description language="en">U2 System status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_U2_RESETDONE">
                    <gui_name language="en">B_U2_RESETDONE</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="UART2" name="U2_WER" offset="0x0000005C" size="0x00000002">
                <gui_name language="en">U2_WER</gui_name>
                <description language="en">U2 Wake-Up enable</description>
            </register>
            <register base_addr="UART2" name="U2_CFPS" offset="0x00000060" size="0x00000002">
                <gui_name language="en">U2_CFPS</gui_name>
                <description language="en">U2 Carrier Freq Pscaler</description>
                <bitField high_bit="7" low_bit="0" name="B_U2_CFPS">
                    <gui_name language="en">B_U2_CFPS</gui_name>
                    <description language="en">CFPS</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="UART3" offset="0x01020000">
            <gui_name language="en">UART3</gui_name>
            <description language="en">UART 3</description>
            <register base_addr="UART3" name="U3_DLL_RHR_THR" offset="0x00000000" size="0x00000002">
                <gui_name language="en">U3_DLL_RHR_THR</gui_name>
                <description language="en">U3 DLL RHR THR</description>
                <bitField high_bit="7" low_bit="0" name="B_U3_DLL_RHR_THR">
                    <gui_name language="en">B_U3_DLL_RHR_THR</gui_name>
                    <description language="en">U3 DLL RHR THR</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_IER_DLH" offset="0x00000004" size="0x00000002">
                <gui_name language="en">U3_IER_DLH</gui_name>
                <description language="en">U3 IER DLH</description>
                <bitField high_bit="0" low_bit="0" name="B_U3_IER_DLH">
                    <gui_name language="en">B_U3_IER_DLH</gui_name>
                    <description language="en">U3 IER DLH</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_FCR_IIR_EFR" offset="0x00000008" size="0x00000002">
                <gui_name language="en">U3_FCR_IIR_EFR</gui_name>
                <description language="en">U3 FCR IIR EFR</description>
            </register>
            <register base_addr="UART3" name="U3_LCR" offset="0x0000000C" size="0x00000002">
                <gui_name language="en">U3_LCR</gui_name>
                <description language="en">U3 Line control</description>
                <bitField enumerationId="E_CHAR_LENGTH" high_bit="1" low_bit="0" name="B_U3_CHAR_LENGTH">
                    <gui_name language="en">B_U3_CHAR_LENGTH</gui_name>
                    <description language="en">Word length</description>
                </bitField>
                <bitField enumerationId="E_NB_STOP" high_bit="2" low_bit="2" name="B_U3_NB_U3_STOP">
                    <gui_name language="en">B_U3_NB_U3_STOP</gui_name>
                    <description language="en">Specifies the number of stop bits</description>
                </bitField>
                <bitField enumerationId="E_PARITY_EN" high_bit="3" low_bit="3" name="B_U3_PARITY_EN">
                    <gui_name language="en">B_U3_PARITY_EN</gui_name>
                    <description language="en">UART mode only</description>
                </bitField>
                <bitField enumerationId="E_PARITY_TYPE" high_bit="4" low_bit="4" name="B_U3_PARITY_TYPE1">
                    <gui_name language="en">B_U3_PARITY_TYPE1</gui_name>
                    <description language="en">Parity type 1</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U3_PARITY_TYPE2">
                    <gui_name language="en">B_U3_PARITY_TYPE2</gui_name>
                    <description language="en">Parity type 2</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U3_BREAK_EN">
                    <gui_name language="en">B_U3_BREAK_EN</gui_name>
                    <description language="en">Break Control</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U3_DIV_EN">
                    <gui_name language="en">B_U3_DIV_EN</gui_name>
                    <description language="en">Division Enable</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_MCR_ADDR1" offset="0x00000010" size="0x00000002">
                <gui_name language="en">U3_MCR_ADDR1</gui_name>
                <description language="en">U3 MCR UDDR1</description>
            </register>
            <register base_addr="UART3" name="U3_LSR_ADDR2" offset="0x00000014" size="0x00000002">
                <gui_name language="en">U3_LSR_ADDR2</gui_name>
                <description language="en">U3 LSR ADDR2</description>
            </register>
            <register base_addr="UART3" name="U3_MSR_TCR" offset="0x00000018" size="0x00000002">
                <gui_name language="en">U3_MSR_TCR</gui_name>
                <description language="en">U3 MSR TCR</description>
            </register>
            <register base_addr="UART3" name="U3_SPR_TLR" offset="0x0000001C" size="0x00000002">
                <gui_name language="en">U3_SPR_TLR</gui_name>
                <description language="en">U3 SPR TLR</description>
            </register>
            <register base_addr="UART3" name="U3_MDR1" offset="0x00000020" size="0x00000002">
                <gui_name language="en">U3_MDR1</gui_name>
                <description language="en">U3 Mode definition 1</description>
                <bitField high_bit="2" low_bit="0" name="B_U3_MODE_SELECT">
                    <gui_name language="en">B_U3_MODE_SELECT</gui_name>
                    <description language="en">Mode Selection</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="3" low_bit="3" name="B_U3_IR_SLEEP">
                    <gui_name language="en">B_U3_IR_SLEEP</gui_name>
                    <description language="en">Sleep mode</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_U3_SET_TXIR">
                    <gui_name language="en">B_U3_SET_TXIR</gui_name>
                    <description language="en">Infrared transceiver</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U3_SCT">
                    <gui_name language="en">B_U3_SCT</gui_name>
                    <description language="en">Store and control the transmission</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U3_SIP_MODE">
                    <gui_name language="en">B_U3_SIP_MODE</gui_name>
                    <description language="en">MIR FIR modes</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U3_FRAME_END_MODE">
                    <gui_name language="en">B_U3_FRAME_END_MODE</gui_name>
                    <description language="en">IrDA mode only</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_MDR2" offset="0x00000024" size="0x00000002">
                <gui_name language="en">U3_MDR2</gui_name>
                <description language="en">U3 Mode definition 2</description>
                <bitField high_bit="0" low_bit="0" name="B_U3_IRTX_UNDERRUN">
                    <gui_name language="en">B_U3_IRTX_UNDERRUN</gui_name>
                    <description language="en">IrDA transmission status</description>
                </bitField>
                <bitField high_bit="2" low_bit="1" name="B_U3_STS_FIFO_TRIG">
                    <gui_name language="en">B_U3_STS_FIFO_TRIG</gui_name>
                    <description language="en">STS FIFO</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_U3_UART_PULSE">
                    <gui_name language="en">B_U3_UART_PULSE</gui_name>
                    <description language="en">UART mode</description>
                </bitField>
                <bitField high_bit="5" low_bit="4" name="B_U3_CIR_PULSE_MODE">
                    <gui_name language="en">B_U3_CIR_PULSE_MODE</gui_name>
                    <description language="en">CIR pulse modulation</description>
                </bitField>
                <bitField high_bit="6" low_bit="6" name="B_U3_IRRXINVERT">
                    <gui_name language="en">B_U3_IRRXINVERT</gui_name>
                    <description language="en">Only for IR mode</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_TXFLL_SFLSR" offset="0x00000028" size="0x00000002">
                <gui_name language="en">U3_TXFLL_SFLSR</gui_name>
                <description language="en">U3 TXFLL SFLSR</description>
            </register>
            <register base_addr="UART3" name="U3_RESUME_TXFLH" offset="0x0000002C" size="0x00000002">
                <gui_name language="en">U3_RESUME_TXFLH</gui_name>
                <description language="en">U3 RESUME TXFLH</description>
            </register>
            <register base_addr="UART3" name="U3_RXFLL_SFREGL" offset="0x00000030" size="0x00000002">
                <gui_name language="en">U3_RXFLL_SFREGL</gui_name>
                <description language="en">U3 RXFLL SFREGL</description>
            </register>
            <register base_addr="UART3" name="U3_SFREGH_RXFLH" offset="0x00000034" size="0x00000002">
                <gui_name language="en">U3_SFREGH_RXFLH</gui_name>
                <description language="en">U3 SFREGH RXFLH</description>
            </register>
            <register base_addr="UART3" name="U3_BLR_UASR" offset="0x00000038" size="0x00000002">
                <gui_name language="en">U3_BLR_UASR</gui_name>
                <description language="en">U3 BLR UASR</description>
            </register>
            <register base_addr="UART3" name="U3_ACREG" offset="0x0000003C" size="0x00000002">
                <gui_name language="en">U3_ACREG</gui_name>
                <description language="en">U3 Auxiliary control</description>
                <bitField high_bit="0" low_bit="0" name="B_U3_EOT_EN">
                    <gui_name language="en">B_U3_EOT_EN</gui_name>
                    <description language="en">End of TX</description>
                </bitField>
                <bitField high_bit="1" low_bit="1" name="B_U3_ABORT_EN">
                    <gui_name language="en">B_U3_ABORT_EN</gui_name>
                    <description language="en">Frame abort</description>
                </bitField>
                <bitField high_bit="2" low_bit="2" name="B_U3_SCTX_EN">
                    <gui_name language="en">B_U3_SCTX_EN</gui_name>
                    <description language="en">Store And Ctrl TX Start</description>
                </bitField>
                <bitField high_bit="3" low_bit="3" name="B_U3_SEND_SIP">
                    <gui_name language="en">B_U3_SEND_SIP</gui_name>
                    <description language="en">SIP bit</description>
                </bitField>
                <bitField high_bit="4" low_bit="4" name="B_U3_DIS_TX_UNDERRUN">
                    <gui_name language="en">B_U3_DIS_TX_UNDERRUN</gui_name>
                    <description language="en">Underrun</description>
                </bitField>
                <bitField high_bit="5" low_bit="5" name="B_U3_DIS_IR_RX">
                    <gui_name language="en">B_U3_DIS_IR_RX</gui_name>
                    <description language="en">Dis RX</description>
                </bitField>
                <bitField enumerationId="E_LOW_1" high_bit="6" low_bit="6" name="B_U3_SD_MOD">
                    <gui_name language="en">B_U3_SD_MOD</gui_name>
                    <description language="en">SD mode</description>
                </bitField>
                <bitField high_bit="7" low_bit="7" name="B_U3_PULSE_TYPE">
                    <gui_name language="en">B_U3_PULSE_TYPE</gui_name>
                    <description language="en">Pulse width</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_SCR" offset="0x00000040" size="0x00000002">
                <gui_name language="en">U3_SCR</gui_name>
                <description language="en">U3 Supplementary Ctrl</description>
            </register>
            <register access="Read Only" base_addr="UART3" name="U3_SSR" offset="0x00000044" size="0x00000002">
                <gui_name language="en">U3_SSR</gui_name>
                <description language="en">U3 Supplementary Status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_U3_TX_FIFO_FULL">
                    <gui_name language="en">B_U3_TX_FIFO_FULL</gui_name>
                    <description language="en">TX FIFO</description>
                </bitField>
                <bitField access="Read Only" high_bit="1" low_bit="1" name="B_U3_RX_CTS_WU_STS">
                    <gui_name language="en">B_U3_RX_CTS_WU_STS</gui_name>
                    <description language="en">Pin falling edge</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_EBLR" offset="0x00000048" size="0x00000002">
                <gui_name language="en">U3_EBLR</gui_name>
                <description language="en">U3 BOF length</description>
            </register>
            <register base_addr="UART3" name="U3_SYSC" offset="0x00000054" size="0x00000002">
                <gui_name language="en">U3_SYSC</gui_name>
                <description language="en">U3 System configuration</description>
                <bitField enumerationId="E_AUTO_IDLE" high_bit="0" low_bit="0" name="B_U3_AUTOIDLE">
                    <gui_name language="en">B_U3_AUTOIDLE</gui_name>
                    <description language="en">Auto idle</description>
                </bitField>
                <bitField enumerationId="E_SOFTRESET" high_bit="1" low_bit="1" name="B_U3_SOFTRESET">
                    <gui_name language="en">B_U3_SOFTRESET</gui_name>
                    <description language="en">Software reset</description>
                </bitField>
                <bitField enumerationId="E_ENABLE" high_bit="2" low_bit="2" name="B_U3_ENAWAKEUP">
                    <gui_name language="en">B_U3_ENAWAKEUP</gui_name>
                    <description language="en">Enable Wake-Up</description>
                </bitField>
                <bitField enumerationId="E_IDLEMODE" high_bit="3" low_bit="3" name="B_U3_IDLEMODE">
                    <gui_name language="en">B_U3_IDLEMODE</gui_name>
                    <description language="en">Idle mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="UART3" name="U3_SYSS" offset="0x00000058" size="0x00000002">
                <gui_name language="en">U3_SYSS</gui_name>
                <description language="en">U3 System status</description>
                <bitField access="Read Only" high_bit="0" low_bit="0" name="B_U3_RESETDONE">
                    <gui_name language="en">B_U3_RESETDONE</gui_name>
                    <description language="en">Reset done</description>
                </bitField>
            </register>
            <register base_addr="UART3" name="U3_WER" offset="0x0000005C" size="0x00000002">
                <gui_name language="en">U3_WER</gui_name>
                <description language="en">U3 Wake-Up enable</description>
            </register>
            <register base_addr="UART3" name="U3_CFPS" offset="0x00000060" size="0x00000002">
                <gui_name language="en">U3_CFPS</gui_name>
                <description language="en">U3 Carrier Freq Pscaler</description>
                <bitField high_bit="7" low_bit="0" name="B_U3_CFPS">
                    <gui_name language="en">B_U3_CFPS</gui_name>
                    <description language="en">CFPS</description>
                </bitField>
            </register>
        </peripheral>
        <peripheral address_type="Non-Secure" base_addr="M_SYS_PER" name="_32K_Timer" offset="0x00320004">
            <gui_name language="en">32K Timer</gui_name>
            <description language="en">32K-Hz Sync Timer</description>
            <register base_addr="_32K_Timer" name="REG_32KSYNCNT_SYSCONFIG" offset="0x00000000" size="0x00000004">
                <gui_name language="en">REG_32KSYNCNT_SYSCONFIG</gui_name>
                <description language="en">32K sync Config</description>
                <bitField high_bit="4" low_bit="3" name="B_IDLEMODE_32K">
                    <gui_name language="en">B_IDLEMODE_32K</gui_name>
                    <description language="en">Idle Mode Selection</description>
                </bitField>
            </register>
            <register access="Read Only" base_addr="_32K_Timer" name="REG_32KSYNCNT_CR" offset="0x0000000C" size="0x00000004">
                <gui_name language="en">REG_32KSYNCNT_CR</gui_name>
                <description language="en">32K sync Counter value</description>
            </register>
        </peripheral>
        <enumeration name="E_ACTIVE">
            <enumItem name="Not_Active">
                <gui_name language="en">Not Active</gui_name>
            </enumItem>
            <enumItem name="Active">
                <gui_name language="en">Active</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_AR">
            <enumItem name="One_shot">
                <gui_name language="en">One shot</gui_name>
            </enumItem>
            <enumItem name="Auto_reload">
                <gui_name language="en">Auto reload</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_AUTO_IDLE">
            <enumItem name="Free_Running">
                <gui_name language="en">Free Running</gui_name>
            </enumItem>
            <enumItem name="Clock_Gating">
                <gui_name language="en">Clock Gating</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_BUSY">
            <enumItem name="Not_Busy">
                <gui_name language="en">Not Busy</gui_name>
            </enumItem>
            <enumItem name="Busy">
                <gui_name language="en">Busy</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_BYPASSMODE">
            <enumItem name="Not_Selected">
                <gui_name language="en">Not Selected</gui_name>
            </enumItem>
            <enumItem name="Selected">
                <gui_name language="en">Selected</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_CAPT_MODE">
            <enumItem name="First">
                <gui_name language="en">First</gui_name>
            </enumItem>
            <enumItem name="Second">
                <gui_name language="en">Second</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_CE">
            <enumItem name="Disabled">
                <gui_name language="en">Disabled</gui_name>
            </enumItem>
            <enumItem name="Enabled">
                <gui_name language="en">Enabled</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_CHAR_LENGTH">
            <description language="en">The length of a character (in bits)</description>
            <enumItem name="V_5">
                <gui_name language="en">5</gui_name>
            </enumItem>
            <enumItem name="V_6">
                <gui_name language="en">6</gui_name>
            </enumItem>
            <enumItem name="V_7">
                <gui_name language="en">7</gui_name>
            </enumItem>
            <enumItem name="V_8">
                <gui_name language="en">8</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_CINTP">
            <enumItem name="Enabled">
                <gui_name language="en">Enabled</gui_name>
            </enumItem>
            <enumItem name="First_Section_Bypassed">
                <gui_name language="en">First Section Bypassed</gui_name>
            </enumItem>
            <enumItem name="Second_Section_Bypassed">
                <gui_name language="en">Second Section Bypassed</gui_name>
            </enumItem>
            <enumItem name="Both_Sections_Bypassed">
                <gui_name language="en">Both Sections Bypassed</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_CLKSP">
            <enumItem name="Rising_Edge">
                <gui_name language="en">Rising Edge</gui_name>
            </enumItem>
            <enumItem name="Falling_Edge">
                <gui_name language="en">Falling Edge</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_CLOCKACTIVITY">
            <enumItem name="Both_clocks_off">
                <gui_name language="en">Both clocks off</gui_name>
            </enumItem>
            <enumItem name="Interface_clock_active">
                <gui_name language="en">Interface clock active</gui_name>
            </enumItem>
            <enumItem name="Func_clock_active">
                <gui_name language="en">Func clock active</gui_name>
            </enumItem>
            <enumItem name="Both_clocks_active">
                <gui_name language="en">Both clocks active</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_CONFIGSELECT">
            <enumItem name="No_CS_Selected">
                <gui_name language="en">No CS Selected</gui_name>
            </enumItem>
            <enumItem name="CS0_Selected">
                <gui_name language="en">CS0 Selected</gui_name>
            </enumItem>
            <enumItem name="CS1_Selected">
                <gui_name language="en">CS1 Selected</gui_name>
            </enumItem>
            <enumItem name="Both_Selected">
                <gui_name language="en">Both Selected</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_DIR">
            <enumItem name="Read">
                <gui_name language="en">Read</gui_name>
            </enumItem>
            <enumItem name="Write">
                <gui_name language="en">Write</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_DISABLE">
            <enumItem name="Enable">
                <gui_name language="en">Enable</gui_name>
            </enumItem>
            <enumItem name="Disable">
                <gui_name language="en">Disable</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_DLB">
            <enumItem name="No_DLB">
                <gui_name language="en">No DLB</gui_name>
            </enumItem>
            <enumItem name="DLB">
                <gui_name language="en">DLB</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_DMA_MODE">
            <enumItem name="DMA_Mode_0">
                <gui_name language="en">DMA Mode 0</gui_name>
            </enumItem>
            <enumItem name="DMA_Mode_1">
                <gui_name language="en">DMA Mode 1</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_EMUFREE">
            <enumItem name="Freezes">
                <gui_name language="en">Freezes</gui_name>
            </enumItem>
            <enumItem name="Ignores">
                <gui_name language="en">Ignores</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_ENABLE">
            <enumItem name="Disable">
                <gui_name language="en">Disable</gui_name>
            </enumItem>
            <enumItem name="Enable">
                <gui_name language="en">Enable</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_FALLING_1">
            <enumItem name="Rising_Edge">
                <gui_name language="en">Rising Edge</gui_name>
            </enumItem>
            <enumItem name="Falling_Edge">
                <gui_name language="en">Falling Edge</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_GATINGRATIO">
            <enumItem name="Clock">
                <gui_name language="en">Clock</gui_name>
            </enumItem>
            <enumItem name="Clock_divided_by_2">
                <gui_name language="en">Clock divided by 2</gui_name>
            </enumItem>
            <enumItem name="Clock_divided_by_4">
                <gui_name language="en">Clock divided by 4</gui_name>
            </enumItem>
            <enumItem name="Clock_divided_by_8">
                <gui_name language="en">Clock divided by 8</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_GPO_CFG">
            <enumItem name="Output">
                <gui_name language="en">Output</gui_name>
            </enumItem>
            <enumItem name="Input">
                <gui_name language="en">Input</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_HIGH_1">
            <enumItem name="Low">
                <gui_name language="en">Low</gui_name>
            </enumItem>
            <enumItem name="High">
                <gui_name language="en">High</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_I2C_ACTOA">
            <enumItem name="Inactive">
                <gui_name language="en">Inactive</gui_name>
            </enumItem>
            <enumItem name="Active">
                <gui_name language="en">Active</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_I2C_EN">
            <enumItem name="Reset">
                <gui_name language="en">Reset</gui_name>
            </enumItem>
            <enumItem name="Enable">
                <gui_name language="en">Enable</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_I2C_SBLOCK">
            <enumItem name="Released">
                <gui_name language="en">Released</gui_name>
            </enumItem>
            <enumItem name="Blocked">
                <gui_name language="en">Blocked</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_IDLEMODE">
            <enumItem name="Force_Idle">
                <gui_name language="en">Force Idle</gui_name>
            </enumItem>
            <enumItem name="No_Idle">
                <gui_name language="en">No Idle</gui_name>
            </enumItem>
            <enumItem name="Smart_Idle">
                <gui_name language="en">Smart Idle</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_LOW_1">
            <enumItem name="High">
                <gui_name language="en">High</gui_name>
            </enumItem>
            <enumItem name="Low">
                <gui_name language="en">Low</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_MIDLEMODE">
            <enumItem name="Force_Standby">
                <gui_name language="en">Force Standby</gui_name>
            </enumItem>
            <enumItem name="No_Standby">
                <gui_name language="en">No Standby</gui_name>
            </enumItem>
            <enumItem name="Smart_Standby">
                <gui_name language="en">Smart Standby</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_MODE_1">
            <enumItem name="HDQ_Mode">
                <gui_name language="en">HDQ Mode</gui_name>
            </enumItem>
            <enumItem name="V_1_Wire_Mode">
                <gui_name language="en">1 Wire Mode</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_MST">
            <enumItem name="Slave">
                <gui_name language="en">Slave</gui_name>
            </enumItem>
            <enumItem name="Master">
                <gui_name language="en">Master</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_NB_STOP">
            <enumItem name="V_1_stop_bit">
                <gui_name language="en">1 stop bit</gui_name>
            </enumItem>
            <enumItem name="V_1_5_stop_bit">
                <gui_name language="en">1.5 stop bit</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_ON_1">
            <enumItem name="OFF">
                <gui_name language="en">OFF</gui_name>
            </enumItem>
            <enumItem name="ON">
                <gui_name language="en">ON</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_OPMODE">
            <enumItem name="Standard">
                <gui_name language="en">Standard</gui_name>
            </enumItem>
            <enumItem name="High_Speed">
                <gui_name language="en">High Speed</gui_name>
            </enumItem>
            <enumItem name="SCCB">
                <gui_name language="en">SCCB</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_PARITY_EN">
            <enumItem name="No_Parity">
                <gui_name language="en">No Parity</gui_name>
            </enumItem>
            <enumItem name="Parity">
                <gui_name language="en">Parity</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_PARITY_TYPE">
            <enumItem name="Odd">
                <gui_name language="en">Odd</gui_name>
            </enumItem>
            <enumItem name="Even">
                <gui_name language="en">Even</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_POSTED">
            <enumItem name="Non_Posted">
                <gui_name language="en">Non Posted</gui_name>
            </enumItem>
            <enumItem name="Posted">
                <gui_name language="en">Posted</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_PT">
            <enumItem name="Pulse">
                <gui_name language="en">Pulse</gui_name>
            </enumItem>
            <enumItem name="Toggle">
                <gui_name language="en">Toggle</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_RDATDLY">
            <enumItem name="V_0_bit_data">
                <gui_name language="en">0 bit data</gui_name>
            </enumItem>
            <enumItem name="V_1_bit_data">
                <gui_name language="en">1 bit data</gui_name>
            </enumItem>
            <enumItem name="V_2_bit_data">
                <gui_name language="en">2 bit data</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_RISING_1">
            <enumItem name="Falling_Edge">
                <gui_name language="en">Falling Edge</gui_name>
            </enumItem>
            <enumItem name="Rising_Edge">
                <gui_name language="en">Rising Edge</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_RPHASE">
            <enumItem name="Single">
                <gui_name language="en">Single</gui_name>
            </enumItem>
            <enumItem name="Dual">
                <gui_name language="en">Dual</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_RREVERSE">
            <enumItem name="MSB_First">
                <gui_name language="en">MSB First</gui_name>
            </enumItem>
            <enumItem name="LSB_First">
                <gui_name language="en">LSB First</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_RSYNCERR">
            <enumItem name="Not_Detected">
                <gui_name language="en">Not Detected</gui_name>
            </enumItem>
            <enumItem name="Detected">
                <gui_name language="en">Detected</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_RWDLEN2">
            <enumItem name="V_8_bit">
                <gui_name language="en">8 bit</gui_name>
            </enumItem>
            <enumItem name="V_12_bit">
                <gui_name language="en">12 bit</gui_name>
            </enumItem>
            <enumItem name="V_16_bit">
                <gui_name language="en">16 bit</gui_name>
            </enumItem>
            <enumItem name="V_20_bit">
                <gui_name language="en">20 bit</gui_name>
            </enumItem>
            <enumItem name="V_24_bit">
                <gui_name language="en">24 bit</gui_name>
            </enumItem>
            <enumItem name="V_32_bit">
                <gui_name language="en">32 bit</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_RX_FIFO_TRIG">
            <enumItem name="V_8">
                <gui_name language="en">8</gui_name>
            </enumItem>
            <enumItem name="V_16">
                <gui_name language="en">16</gui_name>
            </enumItem>
            <enumItem name="V_56">
                <gui_name language="en">56</gui_name>
            </enumItem>
            <enumItem name="V_60">
                <gui_name language="en">60</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_SAVE_1">
            <enumItem name="Not_Started">
                <gui_name language="en">Not Started</gui_name>
            </enumItem>
            <enumItem name="Running">
                <gui_name language="en">Running</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_SCPWM">
            <enumItem name="Output_0">
                <gui_name language="en">Output 0</gui_name>
            </enumItem>
            <enumItem name="Output_1">
                <gui_name language="en">Output 1</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_SOFTRESET">
            <enumItem name="Normal">
                <gui_name language="en">Normal</gui_name>
            </enumItem>
            <enumItem name="Reset">
                <gui_name language="en">Reset</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_ST">
            <enumItem name="Stop">
                <gui_name language="en">Stop</gui_name>
            </enumItem>
            <enumItem name="Start">
                <gui_name language="en">Start</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_START">
            <enumItem name="No_Action">
                <gui_name language="en">No Action</gui_name>
            </enumItem>
            <enumItem name="Queried">
                <gui_name language="en">Queried</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_STB">
            <enumItem name="Normal">
                <gui_name language="en">Normal</gui_name>
            </enumItem>
            <enumItem name="Start_byte">
                <gui_name language="en">Start byte</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_TCM">
            <enumItem name="No_Capture">
                <gui_name language="en">No Capture</gui_name>
            </enumItem>
            <enumItem name="Rising_Edge">
                <gui_name language="en">Rising Edge</gui_name>
            </enumItem>
            <enumItem name="Falling_Edge">
                <gui_name language="en">Falling Edge</gui_name>
            </enumItem>
            <enumItem name="Both_Edges">
                <gui_name language="en">Both Edges</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_TRG">
            <enumItem name="No_Trigger">
                <gui_name language="en">No Trigger</gui_name>
            </enumItem>
            <enumItem name="Overflow_Trigger">
                <gui_name language="en">Overflow Trigger</gui_name>
            </enumItem>
            <enumItem name="Overflow_and_match">
                <gui_name language="en">Overflow and match</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_TRX">
            <enumItem name="Receiver">
                <gui_name language="en">Receiver</gui_name>
            </enumItem>
            <enumItem name="Transmitter">
                <gui_name language="en">Transmitter</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_WKUPCTRLCLOCKDIV">
            <enumItem name="Divided_by_4">
                <gui_name language="en">Divided by 4</gui_name>
            </enumItem>
            <enumItem name="Divided_by_2">
                <gui_name language="en">Divided by 2</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_XBOF_TYPE">
            <enumItem name="V_0xFF">
                <gui_name language="en">0xFF</gui_name>
            </enumItem>
            <enumItem name="V_0xC0">
                <gui_name language="en">0xC0</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_XSA">
            <enumItem name="V_7_bit_mode">
                <gui_name language="en">7 bit mode</gui_name>
            </enumItem>
            <enumItem name="V_10_bit_mode">
                <gui_name language="en">10 bit mode</gui_name>
            </enumItem>
        </enumeration>
        <enumeration name="E_YINTP">
            <enumItem name="Enabled">
                <gui_name language="en">Enabled</gui_name>
            </enumItem>
            <enumItem name="Bypassed">
                <gui_name language="en">Bypassed</gui_name>
            </enumItem>
        </enumeration>
    </board>
</boards>
