C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/dat_mem.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/dat_mem.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module dat_mem

Top level modules:
	dat_mem

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC

Top level modules:
	PC

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC_LUT.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/PC_LUT.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module PC_LUT

Top level modules:
	PC_LUT

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/Control.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/Control.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module Control

Top level modules:
	Control

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/instr_ROM.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module instr_ROM

Top level modules:
	instr_ROM

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/reg_file.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/reg_file.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module reg_file

Top level modules:
	reg_file

} {} {}} {C:/Users/y1499/OneDrive/Desktop/SystemVerilog/test benches/program1/test_bench_new.sv} {1 {vlog -work work -sv -stats=none {C:/Users/y1499/OneDrive/Desktop/SystemVerilog/test benches/program1/test_bench_new.sv}
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test_bench

Top level modules:
	test_bench

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/carry_reg.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/carry_reg.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module carry_reg

Top level modules:
	carry_reg

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/top_level.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top_level

Top level modules:
	top_level

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/alu.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/alu.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module alu

Top level modules:
	alu

} {} {}} C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/nexPC.sv {1 {vlog -work work -sv -stats=none C:/Users/y1499/OneDrive/Desktop/SystemVerilog/code/nexPC.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module nextPC

Top level modules:
	nextPC

} {} {}}
