# [doc = "Register `INT_EVENT1_ICLR` writer"] pub type W = crate :: W < INT_EVENT1_ICLR_SPEC > ; # [doc = "Clear SPI Receive Time-Out event.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT1_ICLR_RTOUT_AW { # [doc = "0: NO_EFFECT"] INT_EVENT1_ICLR_RTOUT_NO_EFFECT = 0 , # [doc = "1: CLR"] INT_EVENT1_ICLR_RTOUT_CLR = 1 , } impl From < INT_EVENT1_ICLR_RTOUT_AW > for bool { # [inline (always)] fn from (variant : INT_EVENT1_ICLR_RTOUT_AW) -> Self { variant as u8 != 0 } } # [doc = "Field `INT_EVENT1_ICLR_RTOUT` writer - Clear SPI Receive Time-Out event."] pub type INT_EVENT1_ICLR_RTOUT_W < 'a , REG , const O : u8 > = crate :: BitWriter < 'a , REG , O , INT_EVENT1_ICLR_RTOUT_AW > ; impl < 'a , REG , const O : u8 > INT_EVENT1_ICLR_RTOUT_W < 'a , REG , O > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "NO_EFFECT"] # [inline (always)] pub fn int_event1_iclr_rtout_no_effect (self) -> & 'a mut crate :: W < REG > { self . variant (INT_EVENT1_ICLR_RTOUT_AW :: INT_EVENT1_ICLR_RTOUT_NO_EFFECT) } # [doc = "CLR"] # [inline (always)] pub fn int_event1_iclr_rtout_clr (self) -> & 'a mut crate :: W < REG > { self . variant (INT_EVENT1_ICLR_RTOUT_AW :: INT_EVENT1_ICLR_RTOUT_CLR) } } # [doc = "Clear Receive FIFO event.\n\nValue on reset: 0"] # [derive (Clone , Copy , Debug , PartialEq , Eq)] pub enum INT_EVENT1_ICLR_RX_AW { # [doc = "0: NO_EFFECT"] INT_EVENT1_ICLR_RX_NO_EFFECT = 0 , # [doc = "1: CLR"] INT_EVENT1_ICLR_RX_CLR = 1 , } impl From < INT_EVENT1_ICLR_RX_AW > for bool { # [inline (always)] fn from (variant : INT_EVENT1_ICLR_RX_AW) -> Self { variant as u8 != 0 } } # [doc = "Field `INT_EVENT1_ICLR_RX` writer - Clear Receive FIFO event."] pub type INT_EVENT1_ICLR_RX_W < 'a , REG , const O : u8 > = crate :: BitWriter < 'a , REG , O , INT_EVENT1_ICLR_RX_AW > ; impl < 'a , REG , const O : u8 > INT_EVENT1_ICLR_RX_W < 'a , REG , O > where REG : crate :: Writable + crate :: RegisterSpec , { # [doc = "NO_EFFECT"] # [inline (always)] pub fn int_event1_iclr_rx_no_effect (self) -> & 'a mut crate :: W < REG > { self . variant (INT_EVENT1_ICLR_RX_AW :: INT_EVENT1_ICLR_RX_NO_EFFECT) } # [doc = "CLR"] # [inline (always)] pub fn int_event1_iclr_rx_clr (self) -> & 'a mut crate :: W < REG > { self . variant (INT_EVENT1_ICLR_RX_AW :: INT_EVENT1_ICLR_RX_CLR) } } impl W { # [doc = "Bit 2 - Clear SPI Receive Time-Out event."] # [inline (always)] # [must_use] pub fn int_event1_iclr_rtout (& mut self) -> INT_EVENT1_ICLR_RTOUT_W < INT_EVENT1_ICLR_SPEC , 2 > { INT_EVENT1_ICLR_RTOUT_W :: new (self) } # [doc = "Bit 3 - Clear Receive FIFO event."] # [inline (always)] # [must_use] pub fn int_event1_iclr_rx (& mut self) -> INT_EVENT1_ICLR_RX_W < INT_EVENT1_ICLR_SPEC , 3 > { INT_EVENT1_ICLR_RX_W :: new (self) } # [doc = r" Writes raw bits to the register."] # [doc = r""] # [doc = r" # Safety"] # [doc = r""] # [doc = r" Passing incorrect value can cause undefined behaviour. See reference manual"] # [inline (always)] pub unsafe fn bits (& mut self , bits : u32) -> & mut Self { self . bits = bits ; self } } # [doc = "Interrupt clear\n\nYou can [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`write_with_zero`](crate::generic::Reg::write_with_zero) this register using [`int_event1_iclr::W`](W). See [API](https://docs.rs/svd2rust/#read--modify--write-api)."] pub struct INT_EVENT1_ICLR_SPEC ; impl crate :: RegisterSpec for INT_EVENT1_ICLR_SPEC { type Ux = u32 ; } # [doc = "`write(|w| ..)` method takes [`int_event1_iclr::W`](W) writer structure"] impl crate :: Writable for INT_EVENT1_ICLR_SPEC { const ZERO_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; const ONE_TO_MODIFY_FIELDS_BITMAP : Self :: Ux = 0 ; } # [doc = "`reset()` method sets INT_EVENT1_ICLR to value 0"] impl crate :: Resettable for INT_EVENT1_ICLR_SPEC { const RESET_VALUE : Self :: Ux = 0 ; }