INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/and_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity and_gate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/MUX31.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MUX31
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/or_gate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity or_gate
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16Bit
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Downloads/Downloads/Notes/ENGG 3380/Lab 4 - ALU/ALU_16Bit_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ALU_16Bit_test
