Path 1: VIOLATED Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_
op2_reg[0] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.601
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.299
- Arrival Time                 29.674
= Slack Time                   -0.374
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    4.626 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    4.626 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    6.009 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    6.658 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    7.470 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    7.833 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    8.609 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |    9.160 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |    9.970 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   10.683 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   11.378 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   12.193 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   13.216 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   13.885 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   14.294 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   14.537 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   16.431 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   18.381 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   18.726 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   19.865 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   21.315 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   22.415 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   22.778 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   24.025 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.122 | 1.574 |  25.973 |   25.598 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9069A          | A v -> Q ^  | ON21X0  | 2.113 | 1.810 |  27.782 |   27.408 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9894A          | A ^ -> Q v  | AN21X0  | 0.639 | 0.470 |  28.253 |   27.878 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4258A          | C v -> Q ^  | ON21X0  | 2.950 | 1.417 |  29.670 |   29.295 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] | D ^         | SDFRQX1 | 2.950 | 0.004 |  29.674 |   29.299 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    5.374 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    5.374 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    5.374 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[0] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    5.374 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_
op2_reg[4] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.443
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.457
- Arrival Time                 29.531
= Slack Time                   -0.074
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    4.926 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    4.926 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    6.309 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    6.958 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    7.770 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    8.133 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    8.909 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |    9.460 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |   10.271 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   10.984 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   11.678 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   12.493 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   13.516 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   14.186 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   14.595 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   14.837 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   16.731 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   18.681 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   19.026 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   20.165 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   21.615 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   22.716 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   23.078 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   24.325 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9388A          | A ^ -> Q v  | INX0    | 0.706 | 0.528 |  24.927 |   24.854 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8901A          | A v -> Q ^  | NO2X0   | 2.931 | 1.845 |  26.772 |   26.698 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8904A56038     | C ^ -> Q v  | AN32X0  | 0.965 | 0.775 |  27.547 |   27.473 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8903A56022     | B v -> Q ^  | NA3X0   | 1.250 | 1.004 |  28.551 |   28.477 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p5000A56003     | E ^ -> Q v  | AN221X0 | 1.039 | 0.301 |  28.853 |   28.779 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4430A55997     | C v -> Q ^  | ON211X0 | 0.895 | 0.678 |  29.531 |   29.457 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] | D ^         | SDFRQX1 | 0.895 | 0.000 |  29.531 |   29.457 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    5.074 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    5.074 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    5.074 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[4] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    5.074 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[5] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.457
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.443
- Arrival Time                 29.439
= Slack Time                    0.004
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    5.004 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    5.004 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    6.387 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    7.036 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    7.848 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    8.211 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    8.987 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |    9.538 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |   10.348 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   11.061 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   11.756 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   12.571 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   13.594 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   14.263 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   14.672 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   14.915 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   16.809 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   18.759 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   19.104 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   20.243 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   21.693 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   22.793 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   23.156 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   24.403 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.122 | 1.574 |  25.973 |   25.976 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9069A          | A v -> Q ^  | ON21X0  | 2.113 | 1.810 |  27.782 |   27.786 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9201A          | A ^ -> Q v  | NO2X0   | 0.632 | 0.393 |  28.176 |   28.179 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9200A          | A v -> Q ^  | INX0    | 0.310 | 0.332 |  28.508 |   28.511 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8890A          | E ^ -> Q v  | AN32X0  | 0.909 | 0.215 |  28.722 |   28.726 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4472A          | D v -> Q ^  | ON211X0 | 0.996 | 0.717 |  29.439 |   29.442 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] | D ^         | SDFRQX1 | 0.996 | 0.000 |  29.439 |   29.443 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    4.996 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    4.996 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    4.996 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[5] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.996 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[3] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.444
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.456
- Arrival Time                 29.414
= Slack Time                    0.042
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    5.042 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    5.042 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    6.425 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    7.074 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    7.886 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    8.249 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    9.026 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |    9.576 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |   10.387 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   11.100 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   11.794 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   12.609 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   13.633 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   14.302 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   14.711 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   14.954 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   16.847 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   18.798 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   19.142 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   20.282 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   21.731 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   22.832 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   23.194 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   24.441 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.122 | 1.574 |  25.973 |   26.015 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9213A          | A v -> Q ^  | NO2X0   | 1.537 | 1.434 |  27.407 |   27.449 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9220A          | A ^ -> Q v  | NA2X0   | 0.478 | 0.317 |  27.724 |   27.767 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8903A          | A v -> Q ^  | NA3X0   | 1.030 | 0.697 |  28.421 |   28.464 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p5000A          | E ^ -> Q v  | AN221X0 | 1.045 | 0.309 |  28.731 |   28.773 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4430A          | C v -> Q ^  | ON211X0 | 0.901 | 0.683 |  29.414 |   29.456 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] | D ^         | SDFRQX1 | 0.901 | 0.000 |  29.414 |   29.456 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    4.958 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    4.958 | 
     | top_clock_i__L2_I11                                | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    4.958 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[3] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.958 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[7] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.510
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.390
- Arrival Time                 29.253
= Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    5.137 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    5.137 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    6.520 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    7.169 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    7.981 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    8.344 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    9.121 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |    9.671 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |   10.482 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   11.195 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   11.889 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   12.704 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   13.728 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   14.397 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   14.806 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   15.049 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   16.942 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   18.893 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   19.237 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   20.377 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   21.826 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   22.927 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   23.289 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   24.536 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.122 | 1.574 |  25.973 |   26.110 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9185A          | A v -> Q ^  | NO2X0   | 1.959 | 1.679 |  27.652 |   27.789 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4492A56037     | A ^ -> Q v  | AN22X0  | 1.025 | 0.881 |  28.533 |   28.670 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4494A56013     | E v -> Q ^  | ON221X0 | 1.359 | 0.720 |  29.253 |   29.390 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] | D ^         | SDFRQX1 | 1.359 | 0.001 |  29.253 |   29.390 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    4.863 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    4.863 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    4.863 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[7] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.863 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[6] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.524
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.376
- Arrival Time                 29.208
= Slack Time                    0.168
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    5.168 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    5.168 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    6.551 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    7.200 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    8.012 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    8.375 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    9.152 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |    9.702 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |   10.513 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   11.226 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   11.920 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   12.735 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   13.759 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   14.428 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   14.837 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   15.080 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   16.973 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   18.924 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   19.268 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   20.408 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   21.857 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   22.958 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   23.320 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   24.567 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.122 | 1.574 |  25.973 |   26.141 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9185A          | A v -> Q ^  | NO2X0   | 1.959 | 1.679 |  27.652 |   27.820 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4492A          | A ^ -> Q v  | AN22X0  | 1.104 | 0.775 |  28.427 |   28.595 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4494A          | E v -> Q ^  | ON221X0 | 1.460 | 0.780 |  29.207 |   29.375 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] | D ^         | SDFRQX1 | 1.460 | 0.001 |  29.208 |   29.376 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    4.832 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    4.832 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    4.832 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[6] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.832 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.457
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.443
- Arrival Time                 29.229
= Slack Time                    0.214
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    5.214 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    5.214 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    6.597 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    7.246 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    8.058 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    8.421 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    9.197 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |    9.748 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |   10.558 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   11.271 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   11.966 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   12.781 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   13.804 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   14.473 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   14.883 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   15.125 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   17.019 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   18.969 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   19.314 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   20.453 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   21.903 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   23.003 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   23.366 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   24.613 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.122 | 1.574 |  25.973 |   26.187 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9069A          | A v -> Q ^  | ON21X0  | 2.113 | 1.810 |  27.782 |   27.996 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p5138A          | B ^ -> Q v  | AN222X0 | 0.923 | 0.758 |  28.541 |   28.755 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4432A          | C v -> Q ^  | ON211X0 | 0.996 | 0.688 |  29.228 |   29.442 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] | D ^         | SDFRQX1 | 0.996 | 0.001 |  29.229 |   29.443 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    4.786 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    4.786 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    4.786 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[2] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.786 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_
reg[0] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[0] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.453
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.447
- Arrival Time                 29.061
= Slack Time                    0.386
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   17.886 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   17.886 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.123 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.320 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.492 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   19.910 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.187 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.483 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.608 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.753 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.042 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.334 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.482 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.682 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   21.879 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.661 | 0.443 |  21.936 |   22.322 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.204 | 0.235 |  22.171 |   22.557 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  22.704 |   23.091 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.021 | 0.925 |  23.630 |   24.016 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.511 | 0.632 |  24.262 |   24.648 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.225 | 0.218 |  24.480 |   24.866 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.536 |  25.016 |   25.403 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.294 | 0.298 |  25.315 |   25.701 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.229 |  25.544 |   25.930 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  25.921 |   26.308 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.200 | 0.294 |  26.215 |   26.601 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.091 | 0.118 |  26.333 |   26.719 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.241 | 0.149 |  26.482 |   26.868 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.112 | 0.101 |  26.583 |   26.970 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  26.926 |   27.313 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X4  | 0.099 | 0.447 |  27.374 |   27.760 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.549 | 0.326 |  27.700 |   28.086 | 
     | v_337_53/p0834D5109                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA3X2   | 0.185 | 0.201 |  27.900 |   28.287 | 
     | v_337_53/p0834D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q v  | AO22X4  | 0.144 | 0.522 |  28.422 |   28.808 | 
     | v_337_53/p0866D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1156D          | B v -> Q v  | AO221X4 | 0.194 | 0.637 |  29.059 |   29.445 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX4 | 0.194 | 0.002 |  29.061 |   29.447 | 
     | [0]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.614 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.614 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX4 | 1.000 | 0.000 |   5.000 |    4.614 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_
reg[6] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[6] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.427
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.473
- Arrival Time                 29.034
= Slack Time                    0.439
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   17.939 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   17.939 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.175 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.372 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.544 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   19.962 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.240 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.535 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.660 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.805 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.094 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.386 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.534 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.734 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   21.931 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.049 | 0.677 |  22.169 |   22.608 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.280 | 0.304 |  22.473 |   22.911 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.410 | 0.290 |  22.763 |   23.202 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.215 | 0.236 |  22.999 |   23.438 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X0 | 0.530 | 0.399 |  23.398 |   23.836 | 
     | v_337_53/p1001D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | EO2X0   | 1.227 | 0.910 |  24.308 |   24.746 | 
     | v_337_53/p1065D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON211X0 | 0.658 | 0.540 |  24.848 |   25.286 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.501 | 0.449 |  25.296 |   25.735 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | INX1    | 0.292 | 0.296 |  25.593 |   26.031 | 
     | v_337_53/Fp0836D5124                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X1   | 0.374 | 0.298 |  25.890 |   26.329 | 
     | v_337_53/p1119D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2X2   | 0.153 | 0.164 |  26.055 |   26.493 | 
     | v_337_53/p0754D5117                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 0.723 | 0.461 |  26.516 |   26.955 | 
     | v_337_53/p0942D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | EO2X0   | 0.444 | 0.783 |  27.299 |   27.738 | 
     | v_337_53/p0969D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN222X1 | 0.613 | 0.578 |  27.877 |   28.316 | 
     | v_337_53/p1005D5108                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | ON21X1  | 0.249 | 0.262 |  28.140 |   28.578 | 
     | v_337_53/p1425D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1096D          | B v -> Q v  | AO221X4 | 0.210 | 0.677 |  28.817 |   29.255 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC293_alu_f | A v -> Q ^  | INX3    | 0.119 | 0.121 |  28.938 |   29.377 | 
     | sm_result_temp_6_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC294_alu_f | A ^ -> Q v  | INX4    | 0.095 | 0.092 |  29.030 |   29.469 | 
     | sm_result_temp_6_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.095 | 0.004 |  29.034 |   29.473 | 
     | [6]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.561 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.561 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.561 | 
     | [6]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[5] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[5] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.454
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.446
- Arrival Time                 28.952
= Slack Time                    0.494
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   17.994 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   17.994 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.231 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.428 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.600 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.018 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.295 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.591 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.716 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.861 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.150 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.442 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.590 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.790 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   21.987 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.661 | 0.443 |  21.936 |   22.430 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.204 | 0.235 |  22.171 |   22.665 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  22.704 |   23.199 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.021 | 0.925 |  23.630 |   24.124 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.511 | 0.632 |  24.262 |   24.756 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.225 | 0.218 |  24.480 |   24.974 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.536 |  25.016 |   25.510 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.294 | 0.298 |  25.315 |   25.809 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.229 |  25.544 |   26.038 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  25.921 |   26.415 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.200 | 0.294 |  26.215 |   26.709 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.091 | 0.118 |  26.333 |   26.827 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.241 | 0.149 |  26.482 |   26.976 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.112 | 0.101 |  26.583 |   27.078 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  26.926 |   27.421 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X4  | 0.099 | 0.447 |  27.374 |   27.868 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.549 | 0.326 |  27.700 |   28.194 | 
     | v_337_53/p0834D5109                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON221X1 | 0.544 | 0.491 |  28.191 |   28.685 | 
     | v_337_53/p1394D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_RC_121_0     | B v -> Q v  | AO221X4 | 0.218 | 0.757 |  28.949 |   29.443 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.218 | 0.004 |  28.952 |   29.446 | 
     | [5]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.506 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.506 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.506 | 
     | [5]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[3] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[3] /D (^) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.362
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.538
- Arrival Time                 29.034
= Slack Time                    0.504
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.004 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.004 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.240 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.437 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.609 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.027 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.305 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.600 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.725 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.870 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.159 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.451 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.599 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.799 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   21.996 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.661 | 0.443 |  21.936 |   22.439 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.204 | 0.235 |  22.171 |   22.675 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  22.704 |   23.208 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.021 | 0.925 |  23.630 |   24.133 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.511 | 0.632 |  24.262 |   24.766 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.225 | 0.218 |  24.480 |   24.983 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.536 |  25.016 |   25.520 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.294 | 0.298 |  25.315 |   25.818 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.229 |  25.544 |   26.047 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  25.921 |   26.425 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.200 | 0.294 |  26.215 |   26.718 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.091 | 0.118 |  26.333 |   26.837 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.241 | 0.149 |  26.482 |   26.986 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.112 | 0.101 |  26.583 |   27.087 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  26.926 |   27.430 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.163 | 0.142 |  27.068 |   27.572 | 
     | v_337_53/p0793D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.610 | 0.388 |  27.456 |   27.960 | 
     | v_337_53/p0822D5111                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q v  | AN222X4 | 0.083 | 0.641 |  28.097 |   28.601 | 
     | v_337_53/p1005D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | ON21X1  | 0.653 | 0.286 |  28.383 |   28.887 | 
     | v_337_53/p1428D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1104D          | B ^ -> Q ^  | AO221X2 | 0.334 | 0.649 |  29.032 |   29.535 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D ^         | SDFRQX1 | 0.334 | 0.002 |  29.034 |   29.538 | 
     | [3]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.496 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.496 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.496 | 
     | [3]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[8] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[8] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.442
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.458
- Arrival Time                 28.951
= Slack Time                    0.507
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.007 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.007 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.243 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.440 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.612 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.030 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.308 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.603 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.728 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.873 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.162 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.454 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.602 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.802 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   21.999 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.049 | 0.677 |  22.169 |   22.676 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.280 | 0.304 |  22.473 |   22.979 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.410 | 0.290 |  22.763 |   23.269 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.215 | 0.236 |  22.999 |   23.505 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X0 | 0.530 | 0.399 |  23.398 |   23.904 | 
     | v_337_53/p1001D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | EO2X0   | 1.227 | 0.910 |  24.308 |   24.814 | 
     | v_337_53/p1065D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON211X0 | 0.658 | 0.540 |  24.848 |   25.354 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.501 | 0.449 |  25.296 |   25.803 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2I1X2 | 0.180 | 0.193 |  25.489 |   25.996 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q v  | AND4X2  | 0.126 | 0.367 |  25.856 |   26.362 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q v  | AND2X2  | 0.120 | 0.271 |  26.126 |   26.633 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X2   | 0.195 | 0.180 |  26.306 |   26.813 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.174 | 0.103 |  26.409 |   26.915 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.194 | 0.154 |  26.563 |   27.069 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | AN21X1  | 0.516 | 0.153 |  26.715 |   27.222 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | ON21X4  | 0.151 | 0.650 |  27.366 |   27.872 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2X2   | 0.241 | 0.190 |  27.555 |   28.062 | 
     | v_337_53/p0822D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1427D          | B v -> Q v  | AO221X0 | 0.395 | 1.034 |  28.590 |   29.096 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC289_alu_f | A v -> Q ^  | INX1    | 0.194 | 0.200 |  28.790 |   29.296 | 
     | sm_result_temp_8_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC290_alu_f | A ^ -> Q v  | INX2    | 0.165 | 0.158 |  28.947 |   29.454 | 
     | sm_result_temp_8_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.165 | 0.004 |  28.951 |   29.458 | 
     | [8]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.493 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.493 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.493 | 
     | [8]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[4] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[4] /D (^) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.417
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.483
- Arrival Time                 28.964
= Slack Time                    0.519
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.019 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.019 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.256 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.453 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.624 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.042 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.320 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.616 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.741 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.886 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.175 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.467 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.615 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.814 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   22.012 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.661 | 0.443 |  21.936 |   22.455 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.204 | 0.235 |  22.171 |   22.690 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  22.704 |   23.223 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.021 | 0.925 |  23.630 |   24.149 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.511 | 0.632 |  24.262 |   24.781 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.225 | 0.218 |  24.480 |   24.999 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.536 |  25.016 |   25.535 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.294 | 0.298 |  25.315 |   25.834 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.229 |  25.544 |   26.063 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  25.921 |   26.440 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.200 | 0.294 |  26.215 |   26.734 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.091 | 0.118 |  26.333 |   26.852 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.241 | 0.149 |  26.482 |   27.001 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.112 | 0.101 |  26.583 |   27.102 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  26.926 |   27.445 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.163 | 0.142 |  27.068 |   27.587 | 
     | v_337_53/p0793D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.610 | 0.388 |  27.456 |   27.975 | 
     | v_337_53/p0822D5111                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q v  | AN222X1 | 0.406 | 0.353 |  27.809 |   28.328 | 
     | v_337_53/p1005D5106                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | ON21X0  | 0.697 | 0.393 |  28.202 |   28.721 | 
     | v_337_53/p1430D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1107D          | B ^ -> Q ^  | AO221X2 | 0.479 | 0.753 |  28.955 |   29.474 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D ^         | SDFRQX4 | 0.479 | 0.009 |  28.964 |   29.483 | 
     | [4]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.481 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.481 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX4 | 1.000 | 0.000 |   5.000 |    4.481 | 
     | [4]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[1] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[1] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.472
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.428
- Arrival Time                 28.880
= Slack Time                    0.547
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.047 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.047 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.284 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.481 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.653 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.071 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.348 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.644 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.769 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.914 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.203 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.495 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.643 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.843 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   22.040 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.661 | 0.443 |  21.936 |   22.483 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.204 | 0.235 |  22.171 |   22.718 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  22.704 |   23.252 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.021 | 0.925 |  23.630 |   24.177 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.511 | 0.632 |  24.262 |   24.809 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.225 | 0.218 |  24.480 |   25.027 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.536 |  25.016 |   25.564 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.294 | 0.298 |  25.315 |   25.862 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.229 |  25.544 |   26.091 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  25.921 |   26.469 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.200 | 0.294 |  26.215 |   26.762 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.091 | 0.118 |  26.333 |   26.880 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.241 | 0.149 |  26.482 |   27.029 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.112 | 0.101 |  26.583 |   27.131 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  26.926 |   27.474 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X4  | 0.099 | 0.447 |  27.374 |   27.921 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.549 | 0.326 |  27.700 |   28.247 | 
     | v_337_53/p0834D5109                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | ON21X1  | 0.482 | 0.346 |  28.046 |   28.593 | 
     | v_337_53/p1364D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1019D          | A v -> Q v  | AO211X1 | 0.282 | 0.833 |  28.879 |   29.427 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX4 | 0.282 | 0.001 |  28.880 |   29.428 | 
     | [1]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.453 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.453 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX4 | 1.000 | 0.000 |   5.000 |    4.453 | 
     | [1]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[13] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[13] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.652
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.248
- Arrival Time                 28.635
= Slack Time                    0.613
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.113 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.113 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.166 | 1.028 |  18.528 |   19.141 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  18.732 |   19.345 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.260 | 0.219 |  18.951 |   19.564 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.239 |  19.190 |   19.803 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  19.351 |   19.964 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.308 | 0.274 |  19.625 |   20.238 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.403 | 0.286 |  19.911 |   20.524 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.084 | 0.809 |  20.720 |   21.333 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.364 | 0.681 |  21.401 |   22.014 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.249 | 0.836 |  22.237 |   22.850 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.845 | 1.260 |  23.496 |   24.109 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.627 | 1.329 |  24.825 |   25.438 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.299 | 0.316 |  25.141 |   25.754 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^  | NA2X1   | 0.441 | 0.356 |  25.497 |   26.110 | 
     | _309_43/FE_RC_78_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | ON21X1  | 0.346 | 0.334 |  25.830 |   26.444 | 
     | _309_43/FE_RC_76_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q ^  | ON21X1  | 0.415 | 0.353 |  26.183 |   26.796 | 
     | _309_43/FE_RC_75_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | NA3X2   | 0.294 | 0.264 |  26.447 |   27.060 | 
     | _309_43/FE_RC_62_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> S v  | FAX2    | 0.141 | 0.730 |  27.177 |   27.790 | 
     | _309_43/p1789D                                     |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2976A          | B v -> Q v  | AO221X0 | 0.396 | 1.008 |  28.185 |   28.798 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC274_alu_f | A v -> Q ^  | INX1    | 0.154 | 0.165 |  28.350 |   28.963 | 
     | sm_result_temp_13_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC275_alu_f | A ^ -> Q v  | INX1    | 0.392 | 0.279 |  28.629 |   29.242 | 
     | sm_result_temp_13_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX0 | 0.392 | 0.006 |  28.635 |   29.248 | 
     | [13]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.387 | 
     | top_clock_mem_i__L1_I3                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.387 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    4.387 | 
     | [13]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[2] /D (^) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.415
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.485
- Arrival Time                 28.855
= Slack Time                    0.629
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.129 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.129 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.366 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.563 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.735 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.153 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.430 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.726 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.851 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   20.996 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.285 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.577 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.725 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.925 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   22.122 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X0   | 0.661 | 0.443 |  21.936 |   22.565 | 
     | v_337_53/p1038D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.204 | 0.235 |  22.171 |   22.800 | 
     | v_337_53/p0794D5161                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X1 | 0.785 | 0.533 |  22.704 |   23.334 | 
     | v_337_53/p0800D5158                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | OA21X0  | 1.021 | 0.925 |  23.630 |   24.259 | 
     | v_337_53/p0824D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | AN ^ -> Q ^ | NO2I1X2 | 0.511 | 0.632 |  24.262 |   24.891 | 
     | v_337_53/p0765D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X1   | 0.225 | 0.218 |  24.480 |   25.109 | 
     | v_337_53/p0831D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q ^  | ON211X0 | 0.882 | 0.536 |  25.016 |   25.646 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.294 | 0.298 |  25.315 |   25.944 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NA2I1X2 | 0.229 | 0.229 |  25.544 |   26.173 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q ^  | AND4X2  | 0.216 | 0.377 |  25.921 |   26.551 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X2  | 0.200 | 0.294 |  26.215 |   26.844 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.091 | 0.118 |  26.333 |   26.962 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.241 | 0.149 |  26.482 |   27.111 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2I1X2 | 0.112 | 0.101 |  26.583 |   27.213 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | AN21X1  | 0.517 | 0.343 |  26.926 |   27.556 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.163 | 0.142 |  27.068 |   27.698 | 
     | v_337_53/p0793D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.610 | 0.388 |  27.456 |   28.086 | 
     | v_337_53/p0822D5111                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D ^ -> Q v  | AN222X1 | 0.458 | 0.400 |  27.857 |   28.486 | 
     | v_337_53/p1425D5107                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C v -> Q ^  | ON21X1  | 0.590 | 0.374 |  28.231 |   28.861 | 
     | v_337_53/p1975D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/Fp1711D         | A ^ -> Q v  | INX2    | 0.170 | 0.175 |  28.407 |   29.036 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1719D          | A v -> Q ^  | ON211X1 | 0.704 | 0.446 |  28.853 |   29.483 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D ^         | SDFRQX1 | 0.704 | 0.002 |  28.855 |   29.485 | 
     | [2]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.371 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.371 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.371 | 
     | [2]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[7] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[7] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.527
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.373
- Arrival Time                 28.728
= Slack Time                    0.646
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.146 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.146 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.382 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.579 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.751 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.169 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.447 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.742 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   20.867 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   21.012 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.301 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.593 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.741 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   21.941 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   22.138 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.049 | 0.677 |  22.169 |   22.815 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.280 | 0.304 |  22.473 |   23.118 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.410 | 0.290 |  22.763 |   23.408 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.215 | 0.236 |  22.999 |   23.644 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X0 | 0.530 | 0.399 |  23.398 |   24.043 | 
     | v_337_53/p1001D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | EO2X0   | 1.227 | 0.910 |  24.308 |   24.953 | 
     | v_337_53/p1065D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON211X0 | 0.658 | 0.540 |  24.848 |   25.493 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.501 | 0.449 |  25.296 |   25.942 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2I1X2 | 0.180 | 0.193 |  25.489 |   26.135 | 
     | v_337_53/p0826D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | D v -> Q v  | AND4X2  | 0.126 | 0.367 |  25.856 |   26.501 | 
     | v_337_53/p0827D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q v  | AND2X2  | 0.120 | 0.271 |  26.126 |   26.772 | 
     | v_337_53/p0847D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2X2   | 0.195 | 0.180 |  26.306 |   26.952 | 
     | v_337_53/p0752D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.174 | 0.103 |  26.409 |   27.054 | 
     | v_337_53/p0754D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X2 | 0.194 | 0.154 |  26.563 |   27.208 | 
     | v_337_53/p0751D5115                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | AN21X1  | 0.516 | 0.153 |  26.715 |   27.361 | 
     | v_337_53/p0751D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | ON21X4  | 0.151 | 0.650 |  27.366 |   28.011 | 
     | v_337_53/p0674DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | C ^ -> Q v  | ON22X1  | 0.410 | 0.299 |  27.665 |   28.310 | 
     | v_337_53/p1692D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1401D          | B v -> Q v  | AO221X1 | 0.561 | 1.057 |  28.722 |   29.367 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.561 | 0.006 |  28.728 |   29.373 | 
     | [7]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.354 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.354 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.354 | 
     | [7]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[15] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[15] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.647
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.253
- Arrival Time                 28.559
= Slack Time                    0.694
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v          |         | 1.000 |       |  17.500 |   18.194 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v   | BUCX4   | 1.000 | 0.000 |  17.500 |   18.194 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v  | SDFFQX2 | 0.166 | 1.028 |  18.528 |   19.221 | 
     | [3]                                                |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^   | INX1    | 0.261 | 0.205 |  18.732 |   19.426 | 
     | fsm_pc_3_                                          |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v   | INX4    | 0.260 | 0.219 |  18.951 |   19.645 | 
     | fsm_pc_3_                                          |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^   | NA2X1   | 0.240 | 0.239 |  19.190 |   19.884 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v   | NA2X1   | 0.335 | 0.161 |  19.351 |   20.045 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^   | INX1    | 0.308 | 0.274 |  19.625 |   20.319 | 
     | perand1_3_                                         |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v   | INX4    | 0.403 | 0.286 |  19.911 |   20.604 | 
     | perand1_3_                                         |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^   | NA2X0   | 1.084 | 0.809 |  20.720 |   21.413 | 
     | 9_43/p0084D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^  | FAX1    | 0.364 | 0.681 |  21.401 |   22.095 | 
     | 9_43/p0139D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^  | FAX1    | 0.249 | 0.836 |  22.237 |   22.931 | 
     | 9_43/n0016D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^  | FAX0    | 0.845 | 1.260 |  23.496 |   24.190 | 
     | 9_43/p0415D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^   | FAX0    | 0.627 | 1.329 |  24.825 |   25.519 | 
     | 9_43/p0946D                                        |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v   | INX1    | 0.299 | 0.316 |  25.141 |   25.835 | 
     | 9_43/Fp1609A                                       |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^   | NA2X1   | 0.441 | 0.356 |  25.497 |   26.191 | 
     | _309_43/FE_RC_78_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v   | ON21X1  | 0.346 | 0.334 |  25.830 |   26.524 | 
     | _309_43/FE_RC_76_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q ^   | ON21X1  | 0.415 | 0.353 |  26.183 |   26.877 | 
     | _309_43/FE_RC_75_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v   | NA3X2   | 0.294 | 0.264 |  26.447 |   27.141 | 
     | _309_43/FE_RC_62_0                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> CO v  | FAX2    | 0.191 | 0.627 |  27.075 |   27.768 | 
     | _309_43/p1789D                                     |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | CI v -> CO v | FAX1    | 0.183 | 0.507 |  27.582 |   28.276 | 
     | _309_43/p2131D                                     |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2738A          | B v -> Q v   | AO221X4 | 0.151 | 0.604 |  28.186 |   28.880 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC276_alu_f | A v -> Q ^   | INX1    | 0.114 | 0.112 |  28.298 |   28.991 | 
     | sm_result_temp_15_                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC277_alu_f | A ^ -> Q v   | INX1    | 0.373 | 0.256 |  28.554 |   29.247 | 
     | sm_result_temp_15_                                 |              |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v          | SDFRQX0 | 0.373 | 0.005 |  28.559 |   29.253 | 
     | [15]                                               |              |         |       |       |         |          | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.306 | 
     | top_clock_mem_i__L1_I3                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.306 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    4.306 | 
     | [15]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_
reg[1] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[1] /D      (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[21][2] /Q (v) 
triggered by  leading edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.452
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.448
- Arrival Time                 28.752
= Slack Time                    0.696
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^         |         | 1.000 |       |   5.000 |    5.696 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^  | BUCX4   | 1.000 | 0.000 |   5.000 |    5.696 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^ -> Q v  | SDFRQX0 | 1.013 | 1.383 |   6.383 |    7.079 | 
     | 1][2]                                              |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/FE_OFCC295 | A v -> Q v  | BUX1    | 0.390 | 0.649 |   7.032 |    7.728 | 
     | _core_interrupt_ie_o_2_                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6588A         | A v -> Q ^  | NA2X0   | 1.247 | 0.812 |   7.844 |    8.540 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6732A         | B ^ -> Q v  | NO2I1X0 | 0.466 | 0.363 |   8.207 |    8.903 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6921A         | A v -> Q ^  | NO3X0   | 1.183 | 0.776 |   8.983 |    9.679 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p6863A         | A ^ -> Q v  | NA2X0   | 0.686 | 0.551 |   9.534 |   10.230 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7118A         | AN v -> Q v | NA3I1X0 | 0.716 | 0.811 |  10.345 |   11.041 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7614A         | AN v -> Q v | NA3I1X0 | 0.554 | 0.713 |  11.058 |   11.754 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p7831A         | AN v -> Q v | NA2I1X0 | 0.537 | 0.694 |  11.752 |   12.448 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8314A         | AN v -> Q v | NA3I1X0 | 0.870 | 0.815 |  12.567 |   13.263 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8638A         | B v -> Q ^  | NO3I1X0 | 1.375 | 1.023 |  13.590 |   14.286 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p8690A         | A ^ -> Q v  | AN22X0  | 0.875 | 0.669 |  14.260 |   14.956 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/Fp9017A        | A v -> Q ^  | INX0    | 0.372 | 0.409 |  14.669 |   15.365 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9087A         | E ^ -> Q v  | AN221X0 | 0.907 | 0.242 |  14.911 |   15.607 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9527A         | A v -> Q ^  | NA3X0   | 2.958 | 1.894 |  16.805 |   17.501 | 
     | EMC_TOP_INSTANCE/INTERRUPT_INSTANCE/p9736A         | A ^ -> Q ^  | AND2X0  | 2.921 | 1.950 |  18.755 |   19.451 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11559A         | A ^ -> Q v  | INX0    | 0.629 | 0.345 |  19.100 |   19.796 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56166     | B v -> Q ^  | NA2I1X0 | 1.668 | 1.139 |  20.239 |   20.935 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A56143     | A ^ -> Q ^  | OA21X0  | 1.969 | 1.450 |  21.689 |   22.385 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8541A          | AN ^ -> Q ^ | NO2I1X1 | 1.389 | 1.100 |  22.790 |   23.486 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8543A          | B ^ -> Q v  | NO2I1X0 | 0.477 | 0.362 |  23.152 |   23.848 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p8544A          | A v -> Q ^  | NA2X0   | 1.987 | 1.247 |  24.399 |   25.095 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9081A          | A ^ -> Q v  | NA2X0   | 2.122 | 1.574 |  25.973 |   26.669 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9069A          | A v -> Q ^  | ON21X0  | 2.113 | 1.810 |  27.782 |   28.478 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9894A56031     | A ^ -> Q v  | AN21X0  | 0.639 | 0.470 |  28.253 |   28.949 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4258A56021     | C v -> Q ^  | ON21X0  | 0.962 | 0.498 |  28.751 |   29.447 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[1] | D ^         | SDFRQX1 | 0.962 | 0.000 |  28.752 |   29.448 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    4.304 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    4.304 | 
     | top_clock_i__L2_I1                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    4.304 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op2_reg[1] | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.304 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[14] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[14] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.448
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.452
- Arrival Time                 28.708
= Slack Time                    0.744
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.244 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.244 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.166 | 1.028 |  18.528 |   19.272 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  18.732 |   19.476 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.260 | 0.219 |  18.951 |   19.695 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.239 |  19.190 |   19.934 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  19.351 |   20.095 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.308 | 0.274 |  19.625 |   20.369 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.403 | 0.286 |  19.911 |   20.655 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.084 | 0.809 |  20.720 |   21.464 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.364 | 0.681 |  21.401 |   22.145 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.249 | 0.836 |  22.237 |   22.981 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.845 | 1.260 |  23.496 |   24.240 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.627 | 1.329 |  24.825 |   25.569 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.299 | 0.316 |  25.141 |   25.885 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^  | NA2X1   | 0.441 | 0.356 |  25.497 |   26.241 | 
     | _309_43/FE_RC_78_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | ON21X1  | 0.346 | 0.334 |  25.830 |   26.574 | 
     | _309_43/FE_RC_76_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q ^  | ON21X1  | 0.415 | 0.353 |  26.183 |   26.927 | 
     | _309_43/FE_RC_75_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B ^ -> Q v  | NA3X2   | 0.294 | 0.264 |  26.447 |   27.191 | 
     | _309_43/FE_RC_62_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> CO v | FAX2    | 0.191 | 0.627 |  27.075 |   27.819 | 
     | _309_43/p1789D                                     |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | CI v -> S v | FAX1    | 0.202 | 0.689 |  27.763 |   28.507 | 
     | _309_43/p2131D                                     |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2680A          | B v -> Q v  | AO221X4 | 0.149 | 0.607 |  28.370 |   29.114 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC278_alu_f | A v -> Q ^  | INX1    | 0.189 | 0.160 |  28.530 |   29.274 | 
     | sm_result_temp_14_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC279_alu_f | A ^ -> Q v  | INX3    | 0.192 | 0.171 |  28.701 |   29.445 | 
     | sm_result_temp_14_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX1 | 0.192 | 0.007 |  28.708 |   29.452 | 
     | [14]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.256 | 
     | top_clock_mem_i__L1_I3                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.256 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX1 | 1.000 | 0.000 |   5.000 |    4.256 | 
     | [14]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[9] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[9] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /Q (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.637
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.263
- Arrival Time                 28.439
= Slack Time                    0.824
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.324 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.324 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX4 | 0.355 | 1.237 |  18.737 |   19.561 | 
     | [6]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0464D          | B v -> Q ^  | NA2X4   | 0.150 | 0.197 |  18.934 |   19.758 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0470D          | B ^ -> Q v  | NA2X1   | 0.412 | 0.172 |  19.105 |   19.929 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_RC_4_0           | A v -> Q v  | BUX4    | 0.358 | 0.418 |  19.523 |   20.347 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X4 | 0.249 | 0.278 |  19.801 |   20.625 | 
     | v_337_53/p0544D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q ^  | AND2X1  | 0.206 | 0.295 |  20.096 |   20.921 | 
     | v_337_53/p0549D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NO2X2   | 0.133 | 0.125 |  20.222 |   21.046 | 
     | v_337_53/p0565D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | INX1    | 0.171 | 0.145 |  20.367 |   21.191 | 
     | v_337_53/Fp0559D5177                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X0   | 0.440 | 0.289 |  20.656 |   21.480 | 
     | v_337_53/p0759D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.303 | 0.292 |  20.947 |   21.772 | 
     | v_337_53/FE_RC_40_0                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.120 | 0.148 |  21.096 |   21.920 | 
     | v_337_53/p0779D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X1   | 0.289 | 0.200 |  21.295 |   22.119 | 
     | v_337_53/p0812D5171                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X2   | 0.273 | 0.197 |  21.493 |   22.317 | 
     | v_337_53/p0797D5169                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X0   | 1.049 | 0.677 |  22.169 |   22.993 | 
     | v_337_53/p1067D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X2   | 0.280 | 0.304 |  22.473 |   23.297 | 
     | v_337_53/p0739D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA3X4   | 0.410 | 0.290 |  22.763 |   23.587 | 
     | v_337_53/p0783DT                                   |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NO2X1   | 0.215 | 0.236 |  22.999 |   23.823 | 
     | v_337_53/p0816D5145                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B v -> Q ^  | NO2I1X0 | 0.530 | 0.399 |  23.398 |   24.222 | 
     | v_337_53/p1001D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q ^  | EO2X0   | 1.227 | 0.910 |  24.308 |   25.132 | 
     | v_337_53/p1065D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | ON211X0 | 0.658 | 0.540 |  24.848 |   25.672 | 
     | v_337_53/p0826D5127                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NO2X2   | 0.501 | 0.449 |  25.296 |   26.120 | 
     | v_337_53/p0796D5125                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | INX1    | 0.292 | 0.296 |  25.593 |   26.417 | 
     | v_337_53/Fp0836D5124                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X0   | 0.898 | 0.577 |  26.170 |   26.994 | 
     | v_337_53/p1489D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | B ^ -> Q v  | NA2X2   | 0.217 | 0.220 |  26.390 |   27.214 | 
     | v_337_53/p0799D5112                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X2   | 0.210 | 0.177 |  26.567 |   27.391 | 
     | v_337_53/p0795D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X4   | 0.238 | 0.117 |  26.684 |   27.508 | 
     | v_337_53/p0799D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A v -> Q ^  | NA2X4   | 0.204 | 0.149 |  26.833 |   27.657 | 
     | v_337_53/p0800D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/rem_338_53_Y_di | A ^ -> Q v  | NA2X4   | 0.308 | 0.157 |  26.990 |   27.814 | 
     | v_337_53/p0792D                                    |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1804D          | B v -> Q v  | AO221X0 | 0.380 | 1.041 |  28.031 |   28.855 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC287_alu_f | A v -> Q ^  | INX1    | 0.152 | 0.161 |  28.192 |   29.016 | 
     | sm_result_temp_9_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC288_alu_f | A ^ -> Q v  | INX1    | 0.326 | 0.243 |  28.435 |   29.259 | 
     | sm_result_temp_9_                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX0 | 0.326 | 0.004 |  28.439 |   29.263 | 
     | [9]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.176 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.176 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    4.176 | 
     | [9]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[34][2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][2] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q   (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.637
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.263
- Arrival Time                 28.376
= Slack Time                    0.887
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.387 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.387 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.166 | 1.028 |  18.528 |   19.415 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  18.732 |   19.619 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.260 | 0.219 |  18.951 |   19.838 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.239 |  19.190 |   20.077 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  19.351 |   20.238 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.308 | 0.274 |  19.625 |   20.512 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.403 | 0.286 |  19.911 |   20.798 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.084 | 0.809 |  20.720 |   21.607 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.364 | 0.681 |  21.401 |   22.288 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.249 | 0.836 |  22.237 |   23.124 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.845 | 1.260 |  23.496 |   24.383 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.627 | 1.329 |  24.825 |   25.712 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.299 | 0.316 |  25.141 |   26.028 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_RC_115_0     | B v -> Q v  | OR5X1   | 0.294 | 0.558 |  25.699 |   26.586 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3869A          | C v -> Q ^  | ON31X0  | 1.776 | 1.126 |  26.826 |   27.713 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p4108A          | B ^ -> Q v  | ON221X4 | 0.124 | 0.811 |  27.637 |   28.524 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p4097A     | A v -> Q v  | AO22X0  | 0.327 | 0.739 |  28.376 |   29.263 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3 | D v         | SDFRQX0 | 0.327 | 0.000 |  28.376 |   29.263 | 
     | 4][2]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.113 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.113 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3 | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    4.113 | 
     | 4][2]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[11] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[11] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.657
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.243
- Arrival Time                 28.243
= Slack Time                    0.999
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.499 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.499 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.166 | 1.028 |  18.528 |   19.527 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC13_pcau_ | A v -> Q ^  | INX1    | 0.261 | 0.205 |  18.732 |   19.731 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC14_pcau_ | A ^ -> Q v  | INX4    | 0.260 | 0.219 |  18.951 |   19.950 | 
     | fsm_pc_3_                                          |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0041D          | B v -> Q ^  | NA2X1   | 0.240 | 0.239 |  19.190 |   20.189 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0047D          | B ^ -> Q v  | NA2X1   | 0.335 | 0.161 |  19.351 |   20.350 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC256_fsm_alu_o | A v -> Q ^  | INX1    | 0.308 | 0.274 |  19.625 |   20.624 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC257_fsm_alu_o | A ^ -> Q v  | INX4    | 0.403 | 0.286 |  19.911 |   20.910 | 
     | perand1_3_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B v -> Q ^  | NA2X0   | 1.084 | 0.809 |  20.720 |   21.719 | 
     | 9_43/p0084D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> CO ^ | FAX1    | 0.364 | 0.681 |  21.401 |   22.400 | 
     | 9_43/p0139D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX1    | 0.249 | 0.836 |  22.237 |   23.236 | 
     | 9_43/n0016D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | CI ^ -> S ^ | FAX0    | 0.845 | 1.260 |  23.496 |   24.495 | 
     | 9_43/p0415D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | B ^ -> S ^  | FAX0    | 0.627 | 1.329 |  24.825 |   25.824 | 
     | 9_43/p0946D                                        |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/csa_tree_mul_30 | A ^ -> Q v  | INX1    | 0.299 | 0.316 |  25.141 |   26.140 | 
     | 9_43/Fp1609A                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | AN v -> Q v | NA2I1X4 | 0.170 | 0.317 |  25.458 |   26.457 | 
     | _309_43/FE_RC_71_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A v -> Q v  | AND2X1  | 0.189 | 0.341 |  25.799 |   26.798 | 
     | _309_43/FE_RC_73_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | B v -> Q ^  | ON31X0  | 0.980 | 0.731 |  26.530 |   27.529 | 
     | _309_43/FE_RC_87_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/final_adder_mul | A ^ -> Q v  | NA2X1   | 0.268 | 0.240 |  26.770 |   27.769 | 
     | _309_43/FE_RC_86_0                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3230A          | B v -> Q v  | AO221X0 | 0.371 | 1.019 |  27.789 |   28.788 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC281_alu_f | A v -> Q ^  | INX1    | 0.150 | 0.159 |  27.948 |   28.947 | 
     | sm_result_temp_11_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC282_alu_f | A ^ -> Q v  | INX1    | 0.417 | 0.287 |  28.235 |   29.234 | 
     | sm_result_temp_11_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D v         | SDFRQX0 | 0.417 | 0.009 |  28.243 |   29.243 | 
     | [11]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    4.001 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    4.001 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    4.001 | 
     | [11]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[0] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /SD (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[7] /Q  (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         1.170
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.230
- Arrival Time                 15.172
= Slack Time                    1.058
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 1.000 |       |   5.000 |    6.058 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |   5.000 |    6.058 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |   5.000 |    6.058 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v  | SDFRX4  | 0.192 | 0.823 |   5.823 |    6.882 | 
     | [7]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC30_fsm_op | A v -> Q ^  | INX6    | 0.116 | 0.115 |   5.939 |    6.997 | 
     | code_7_                                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC31_fsm_op | A ^ -> Q v  | INX8    | 0.200 | 0.131 |   6.069 |    7.128 | 
     | code_7_                                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0637D65450    | A v -> Q ^  | INX8    | 0.113 | 0.209 |   6.278 |    7.337 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC117_n_24  | A ^ -> Q ^  | BUX3    | 0.587 | 0.413 |   6.691 |    7.750 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0743DT         | A ^ -> Q v  | NA2X4   | 0.370 | 0.392 |   7.083 |    8.141 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4023A          | A v -> Q ^  | NO2X1   | 2.758 | 1.646 |   8.729 |    9.788 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10696A         | A ^ -> Q v  | NA2X0   | 1.407 | 1.125 |   9.854 |   10.913 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11327A         | C v -> Q ^  | ON211X0 | 0.902 | 0.898 |  10.752 |   11.811 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11448A         | B ^ -> Q v  | NO3X1   | 0.421 | 0.386 |  11.138 |   12.197 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11706A         | B v -> Q ^  | NA3X2   | 0.268 | 0.250 |  11.389 |   12.447 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC221_fsm_mem_c | A ^ -> Q v  | INX1    | 0.134 | 0.143 |  11.531 |   12.590 | 
     | trl_ram_wr_b                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC222_fsm_mem_c | A v -> Q ^  | INX16   | 0.153 | 0.391 |  11.923 |   12.981 | 
     | trl_ram_wr_b                                       |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p11789A    | A ^ -> Q v  | NA2X1   | 0.174 | 0.178 |  12.100 |   13.159 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p11899A    | A v -> Q v  | AND2X4  | 0.146 | 0.290 |  12.390 |   13.448 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p11972A    | A v -> Q ^  | NO2X4   | 0.283 | 0.189 |  12.579 |   13.638 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p0904D     | A ^ -> Q v  | NA2X4   | 0.380 | 0.207 |  12.786 |   13.844 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1392D       | BN v -> Q v | NO3I2X2 | 0.228 | 0.431 |  13.217 |   14.275 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC262_n_ | A v -> Q ^  | INX3    | 0.262 | 0.212 |  13.429 |   14.487 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC263_n_ | A ^ -> Q v  | INX8    | 0.198 | 0.177 |  13.606 |   14.664 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1233D       | B v -> Q ^  | NO2X4   | 0.240 | 0.227 |  13.833 |   14.891 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC267_to | A ^ -> Q v  | INX4    | 0.107 | 0.116 |  13.949 |   15.008 | 
     | p_psen_b_o                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC270_to | A v -> Q ^  | INX4    | 0.161 | 0.125 |  14.074 |   15.132 | 
     | p_psen_b_o                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/Fp1606A857   | A ^ -> Q v  | INX3    | 0.123 | 0.132 |  14.206 |   15.265 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1785D832    | C v -> Q v  | AO22X2  | 0.161 | 0.413 |  14.619 |   15.678 | 
     | EMC_TOP_INSTANCE/DFT_shared_out_mux_5              | A v -> Q v  | AO22X4  | 0.173 | 0.548 |  15.168 |   16.226 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | SD v        | SDFFQX2 | 0.173 | 0.004 |  15.172 |   16.230 | 
     | [0]                                                |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   16.442 | 
     | top_clock_mem_i__L1_I1                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   16.442 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 1.000 | 0.000 |  17.500 |   16.442 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[10] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[10] /D (^) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.413
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.487
- Arrival Time                 28.332
= Slack Time                    1.155
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.655 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.655 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.636 | 1.451 |  18.951 |   20.106 | 
     | [1]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0062D          | B v -> Q ^  | NA2X1   | 0.475 | 0.500 |  19.451 |   20.606 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0068D          | B ^ -> Q v  | NA2X1   | 0.322 | 0.179 |  19.630 |   20.785 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC252_fsm_alu_o | A v -> Q ^  | INX1    | 0.328 | 0.282 |  19.912 |   21.067 | 
     | perand1_1_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC253_fsm_alu_o | A ^ -> Q v  | INX6    | 0.318 | 0.238 |  20.149 |   21.305 | 
     | perand1_1_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/Fp2223A6988     | A v -> Q ^  | INX0    | 0.504 | 0.425 |  20.575 |   21.730 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2324A          | B ^ -> Q v  | NA2X1   | 0.200 | 0.203 |  20.777 |   21.933 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2452A          | A v -> Q ^  | NA2X0   | 1.163 | 0.707 |  21.485 |   22.640 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2575A          | A ^ -> Q v  | NA2X2   | 0.374 | 0.302 |  21.787 |   22.942 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2685A          | A v -> Q v  | AO21X0  | 0.478 | 0.816 |  22.603 |   23.758 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3052A          | A v -> Q v  | AO21X0  | 0.366 | 0.760 |  23.363 |   24.518 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3460A          | A v -> Q ^  | AN21X0  | 1.540 | 1.018 |  24.381 |   25.536 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3589D          | A ^ -> Q v  | ON21X4  | 0.098 | 0.567 |  24.948 |   26.103 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3958A          | A v -> Q v  | AO21X0  | 0.370 | 0.671 |  25.619 |   26.775 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p4940A          | B v -> Q ^  | NO2X0   | 2.660 | 1.609 |  27.229 |   28.384 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3500A          | E ^ -> Q ^  | AO221X0 | 0.548 | 0.609 |  27.838 |   28.993 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC285_alu_f | A ^ -> Q v  | INX1    | 0.159 | 0.165 |  28.003 |   29.158 | 
     | sm_result_temp_10_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC286_alu_f | A v -> Q ^  | INX1    | 0.481 | 0.324 |  28.327 |   29.482 | 
     | sm_result_temp_10_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D ^         | SDFRQX0 | 0.481 | 0.005 |  28.332 |   29.487 | 
     | [10]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.845 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.845 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    3.845 | 
     | [10]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_
result_reg[12] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg[12] /D (^) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /Q  (v) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.414
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.486
- Arrival Time                 28.325
= Slack Time                    1.161
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.661 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.661 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q v | SDFFQX2 | 0.636 | 1.451 |  18.951 |   20.112 | 
     | [1]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0062D          | B v -> Q ^  | NA2X1   | 0.475 | 0.500 |  19.451 |   20.612 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0068D          | B ^ -> Q v  | NA2X1   | 0.322 | 0.179 |  19.630 |   20.790 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC252_fsm_alu_o | A v -> Q ^  | INX1    | 0.328 | 0.282 |  19.912 |   21.072 | 
     | perand1_1_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC253_fsm_alu_o | A ^ -> Q v  | INX6    | 0.318 | 0.238 |  20.149 |   21.310 | 
     | perand1_1_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/Fp2223A6988     | A v -> Q ^  | INX0    | 0.504 | 0.425 |  20.575 |   21.735 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2324A          | B ^ -> Q v  | NA2X1   | 0.200 | 0.203 |  20.777 |   21.938 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2452A          | A v -> Q ^  | NA2X0   | 1.163 | 0.707 |  21.485 |   22.645 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2575A          | A ^ -> Q v  | NA2X2   | 0.374 | 0.302 |  21.787 |   22.947 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2685A          | A v -> Q v  | AO21X0  | 0.478 | 0.816 |  22.603 |   23.764 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3052A          | A v -> Q v  | AO21X0  | 0.366 | 0.760 |  23.363 |   24.524 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3460A          | A v -> Q ^  | AN21X0  | 1.540 | 1.018 |  24.381 |   25.542 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3589D          | A ^ -> Q v  | ON21X4  | 0.098 | 0.567 |  24.948 |   26.109 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3958A          | A v -> Q v  | AO21X0  | 0.370 | 0.671 |  25.619 |   26.780 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p4940A          | B v -> Q ^  | NO2X0   | 2.660 | 1.609 |  27.229 |   28.389 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2963A          | E ^ -> Q ^  | AO221X0 | 0.538 | 0.603 |  27.831 |   28.992 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC272_alu_f | A ^ -> Q v  | INX1    | 0.157 | 0.164 |  27.995 |   29.156 | 
     | sm_result_temp_12_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/FE_OFC273_alu_f | A v -> Q ^  | INX1    | 0.488 | 0.325 |  28.320 |   29.481 | 
     | sm_result_temp_12_                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | D ^         | SDFRQX0 | 0.488 | 0.005 |  28.325 |   29.486 | 
     | [12]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.839 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.839 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/\alu_fsm_result_reg | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    3.839 | 
     | [12]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[15] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[15] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /Q  (^) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.571
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.829
- Arrival Time                 15.617
= Slack Time                    1.212
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 1.000 |       |   5.000 |    6.212 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |   5.000 |    6.212 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |   5.000 |    6.212 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q ^  | SDFRQX4 | 0.324 | 0.891 |   5.891 |    7.103 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC37_n_692  | A ^ -> Q ^  | BUX12   | 0.279 | 0.278 |   6.169 |    7.381 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0517D65084    | A ^ -> Q v  | INX3    | 0.726 | 0.647 |   6.817 |    8.029 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0761D          | AN v -> Q v | NO2I1X1 | 0.184 | 0.557 |   7.373 |    8.585 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC167_n_218 | A v -> Q ^  | INX2    | 0.247 | 0.200 |   7.574 |    8.786 | 
     | 3                                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC168_n_218 | A ^ -> Q v  | INX8    | 0.176 | 0.160 |   7.734 |    8.946 | 
     | 3                                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1082D          | B v -> Q ^  | NA2X0   | 0.421 | 0.333 |   8.067 |    9.278 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1154D          | C ^ -> Q v  | ON21X1  | 0.331 | 0.287 |   8.353 |    9.565 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | D v -> Q ^  | AN221X1 | 0.675 | 0.538 |   8.892 |   10.103 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C ^ -> Q v  | ON21X1  | 0.375 | 0.383 |   9.274 |   10.486 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A v -> Q ^  | NO2X2   | 0.259 | 0.228 |   9.502 |   10.714 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C ^ -> Q v  | ON21X1  | 0.287 | 0.246 |   9.748 |   10.960 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A v -> Q ^  | NO3X4   | 0.421 | 0.264 |  10.012 |   11.224 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A ^ -> Q v  | NA3X4   | 0.382 | 0.309 |  10.321 |   11.532 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A v -> Q ^  | NA2X4   | 0.178 | 0.187 |  10.507 |   11.719 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A ^ -> Q v  | ON21X1  | 0.265 | 0.211 |  10.718 |   11.930 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A v -> Q ^  | NA2X2   | 0.207 | 0.190 |  10.908 |   12.120 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A ^ -> Q v  | NA2X4   | 0.150 | 0.121 |  11.029 |   12.241 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A v -> Q ^  | NA2X4   | 0.166 | 0.134 |  11.163 |   12.375 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A ^ -> Q v  | NA2X4   | 0.121 | 0.098 |  11.262 |   12.473 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A v -> Q ^  | AN21X1  | 0.460 | 0.336 |  11.597 |   12.809 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A ^ -> Q v  | NO2X2   | 0.155 | 0.164 |  11.761 |   12.973 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A v -> Q ^  | NO2X4   | 0.235 | 0.176 |  11.937 |   13.149 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A ^ -> Q v  | NO2X4   | 0.163 | 0.105 |  12.042 |   13.254 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B v -> Q ^  | NO2I1X4 | 0.235 | 0.177 |  12.219 |   13.431 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A ^ -> Q v  | ON21X1  | 0.386 | 0.226 |  12.445 |   13.657 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A v -> Q ^  | AN21X1  | 0.455 | 0.393 |  12.838 |   14.050 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B ^ -> Q v  | NO2X2   | 0.223 | 0.214 |  13.052 |   14.264 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B v -> Q ^  | NO2X4   | 0.266 | 0.224 |  13.276 |   14.488 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B ^ -> Q v  | NA2I1X4 | 0.135 | 0.137 |  13.413 |   14.625 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0815D         | A v -> Q v  | AO21X4  | 0.123 | 0.422 |  13.835 |   15.047 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0876D         | A v -> Q ^  | NA2X4   | 0.345 | 0.141 |  13.976 |   15.188 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0881D         | A ^ -> Q v  | NA2X4   | 0.236 | 0.130 |  14.106 |   15.318 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0874D         | A v -> Q ^  | NA2X4   | 0.288 | 0.132 |  14.239 |   15.450 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0877D         | C ^ -> Q v  | ON21X1  | 0.359 | 0.231 |  14.469 |   15.681 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0903D         | A v -> Q ^  | NA2X2   | 0.313 | 0.195 |  14.665 |   15.876 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0953D         | A ^ -> Q v  | NA2X2   | 0.208 | 0.123 |  14.788 |   15.999 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1042D         | A v -> Q ^  | NA2X2   | 0.275 | 0.132 |  14.920 |   16.132 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1059D         | C ^ -> Q v  | ON21X1  | 0.305 | 0.211 |  15.131 |   16.343 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1264D         | A v -> Q ^  | EO3X1   | 0.302 | 0.311 |  15.442 |   16.654 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1337D         | A ^ -> Q v  | ON21X1  | 0.238 | 0.175 |  15.616 |   16.828 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v         | SDFFX1  | 0.238 | 0.000 |  15.617 |   16.829 | 
     | [15]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |            |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+--------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |        | 1.000 |       |  17.500 |   16.288 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4  | 1.000 | 0.000 |  17.500 |   16.288 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFX1 | 1.000 | 0.000 |  17.500 |   16.288 | 
     | [15]                                               |            |        |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_
aux_2_reg[4] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[4] /D (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /Q  (^) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.422
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.478
- Arrival Time                 28.261
= Slack Time                    1.217
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   18.717 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   18.717 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q ^ | SDFFQX1 | 0.200 | 0.823 |  18.323 |   19.540 | 
     | [13]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC19_pcau_ | A ^ -> Q ^  | BUX1    | 1.320 | 0.872 |  19.196 |   20.413 | 
     | fsm_pc_13_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p0852D     | D ^ -> Q ^  | OR5X1   | 1.318 | 1.183 |  20.379 |   21.596 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p0904D     | B ^ -> Q v  | NA2X4   | 0.380 | 0.379 |  20.759 |   21.975 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1392D       | BN v -> Q v | NO3I2X2 | 0.228 | 0.431 |  21.189 |   22.406 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC262_n_ | A v -> Q ^  | INX3    | 0.262 | 0.212 |  21.402 |   22.618 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC264_n_ | A ^ -> Q v  | INX1    | 0.511 | 0.378 |  21.780 |   22.997 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p4121A       | B v -> Q ^  | NO2I1X0 | 2.810 | 1.744 |  23.524 |   24.741 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p3966A     | D ^ -> Q ^  | AO22X0  | 4.252 | 2.687 |  26.211 |   27.427 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4434A56092     | B ^ -> Q v  | AN21X0  | 0.914 | 0.560 |  26.771 |   27.988 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4435A56050     | A v -> Q ^  | ON221X0 | 1.215 | 0.963 |  27.734 |   28.950 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4240A56043     | E ^ -> Q ^  | AO221X0 | 0.461 | 0.527 |  28.261 |   29.478 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_r | D ^         | SDFRQX2 | 0.461 | 0.000 |  28.261 |   29.478 | 
     | eg[4]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    3.783 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    3.783 | 
     | top_clock_i__L2_I11                                | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    3.783 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_r | C ^        | SDFRQX2 | 1.000 | 0.000 |   5.000 |    3.783 | 
     | eg[4]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[13] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /Q  (^) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.577
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.823
- Arrival Time                 15.595
= Slack Time                    1.229
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 1.000 |       |   5.000 |    6.229 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |   5.000 |    6.229 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |   5.000 |    6.229 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q ^  | SDFRQX4 | 0.324 | 0.891 |   5.891 |    7.120 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC37_n_692  | A ^ -> Q ^  | BUX12   | 0.279 | 0.278 |   6.169 |    7.398 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0517D65084    | A ^ -> Q v  | INX3    | 0.726 | 0.647 |   6.817 |    8.045 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0761D          | AN v -> Q v | NO2I1X1 | 0.184 | 0.557 |   7.373 |    8.602 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC167_n_218 | A v -> Q ^  | INX2    | 0.247 | 0.200 |   7.574 |    8.802 | 
     | 3                                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC168_n_218 | A ^ -> Q v  | INX8    | 0.176 | 0.160 |   7.734 |    8.963 | 
     | 3                                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1082D          | B v -> Q ^  | NA2X0   | 0.421 | 0.333 |   8.067 |    9.295 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1154D          | C ^ -> Q v  | ON21X1  | 0.331 | 0.287 |   8.353 |    9.582 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | D v -> Q ^  | AN221X1 | 0.675 | 0.538 |   8.891 |   10.120 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C ^ -> Q v  | ON21X1  | 0.375 | 0.383 |   9.274 |   10.503 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A v -> Q ^  | NO2X2   | 0.259 | 0.228 |   9.502 |   10.731 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C ^ -> Q v  | ON21X1  | 0.287 | 0.246 |   9.748 |   10.977 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A v -> Q ^  | NO3X4   | 0.421 | 0.264 |  10.012 |   11.241 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A ^ -> Q v  | NA3X4   | 0.382 | 0.309 |  10.321 |   11.549 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A v -> Q ^  | NA2X4   | 0.178 | 0.187 |  10.507 |   11.736 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A ^ -> Q v  | ON21X1  | 0.265 | 0.211 |  10.718 |   11.947 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A v -> Q ^  | NA2X2   | 0.207 | 0.190 |  10.908 |   12.137 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A ^ -> Q v  | NA2X4   | 0.150 | 0.121 |  11.029 |   12.258 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A v -> Q ^  | NA2X4   | 0.166 | 0.134 |  11.163 |   12.392 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A ^ -> Q v  | NA2X4   | 0.121 | 0.098 |  11.261 |   12.490 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A v -> Q ^  | AN21X1  | 0.460 | 0.336 |  11.597 |   12.826 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A ^ -> Q v  | NO2X2   | 0.155 | 0.164 |  11.761 |   12.990 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A v -> Q ^  | NO2X4   | 0.235 | 0.176 |  11.937 |   13.166 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A ^ -> Q v  | NO2X4   | 0.163 | 0.105 |  12.042 |   13.271 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B v -> Q ^  | NO2I1X4 | 0.235 | 0.177 |  12.219 |   13.448 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A ^ -> Q v  | ON21X1  | 0.386 | 0.226 |  12.445 |   13.674 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A v -> Q ^  | AN21X1  | 0.455 | 0.393 |  12.838 |   14.067 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B ^ -> Q v  | NO2X2   | 0.223 | 0.214 |  13.052 |   14.281 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B v -> Q ^  | NO2X4   | 0.266 | 0.224 |  13.276 |   14.505 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B ^ -> Q v  | NA2I1X4 | 0.135 | 0.137 |  13.413 |   14.642 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0815D         | A v -> Q v  | AO21X4  | 0.123 | 0.422 |  13.835 |   15.064 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0876D         | A v -> Q ^  | NA2X4   | 0.345 | 0.141 |  13.976 |   15.205 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0881D         | A ^ -> Q v  | NA2X4   | 0.236 | 0.130 |  14.106 |   15.335 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0874D         | A v -> Q ^  | NA2X4   | 0.288 | 0.132 |  14.238 |   15.467 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0877D         | C ^ -> Q v  | ON21X1  | 0.359 | 0.231 |  14.469 |   15.698 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0903D         | A v -> Q ^  | NA2X2   | 0.313 | 0.195 |  14.664 |   15.893 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1199D         | AN ^ -> Q ^ | NO2I1X1 | 0.386 | 0.386 |  15.051 |   16.279 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1391D         | A ^ -> Q ^  | EO2X1   | 0.417 | 0.359 |  15.410 |   16.639 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1533D         | A ^ -> Q v  | ON21X1  | 0.253 | 0.184 |  15.595 |   16.823 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v         | SDFFQX1 | 0.253 | 0.000 |  15.595 |   16.823 | 
     | [13]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   16.271 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   16.271 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 1.000 | 0.000 |  17.500 |   16.271 | 
     | [13]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[12] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[12] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[5] /Q  (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.558
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.842
- Arrival Time                 15.542
= Slack Time                    1.300
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.300 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.300 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.300 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX2 | 0.261 | 0.870 |   5.870 |    7.170 | 
     | [5]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC34_fsm_op | A v -> Q ^ | INX4    | 0.171 | 0.166 |   6.037 |    7.336 | 
     | code_5_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC35_fsm_op | A ^ -> Q v | INX8    | 0.188 | 0.144 |   6.180 |    7.480 | 
     | code_5_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0610D64939    | A v -> Q ^ | INX6    | 0.191 | 0.204 |   6.384 |    7.684 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0965D          | A ^ -> Q v | NA2X2   | 0.200 | 0.172 |   6.557 |    7.856 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC156_n_211 | A v -> Q v | BUX4    | 0.297 | 0.337 |   6.894 |    8.193 | 
     | 5                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0855DT         | A v -> Q ^ | NO2X1   | 1.859 | 1.140 |   8.034 |    9.333 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1082D          | A ^ -> Q v | NA2X0   | 0.505 | 0.305 |   8.339 |    9.639 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1154D          | C v -> Q ^ | ON21X1  | 0.529 | 0.357 |   8.696 |    9.996 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | D ^ -> Q v | AN221X1 | 0.367 | 0.328 |   9.024 |   10.324 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C v -> Q ^ | ON21X1  | 0.613 | 0.352 |   9.376 |   10.676 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A ^ -> Q v | NO2X2   | 0.171 | 0.171 |   9.547 |   10.847 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C v -> Q ^ | ON21X1  | 0.527 | 0.253 |   9.800 |   11.100 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A ^ -> Q v | NO3X4   | 0.268 | 0.181 |   9.981 |   11.281 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A v -> Q ^ | NA3X4   | 0.481 | 0.323 |  10.304 |   11.604 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A ^ -> Q v | NA2X4   | 0.146 | 0.152 |  10.456 |   11.756 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A v -> Q ^ | ON21X1  | 0.490 | 0.345 |  10.802 |   12.102 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A ^ -> Q v | NA2X2   | 0.192 | 0.185 |  10.987 |   12.286 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A v -> Q ^ | NA2X4   | 0.201 | 0.153 |  11.139 |   12.439 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A ^ -> Q v | NA2X4   | 0.114 | 0.115 |  11.254 |   12.554 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A v -> Q ^ | NA2X4   | 0.170 | 0.110 |  11.364 |   12.664 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A ^ -> Q v | AN21X1  | 0.252 | 0.214 |  11.578 |   12.878 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A v -> Q ^ | NO2X2   | 0.286 | 0.225 |  11.803 |   13.103 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A ^ -> Q v | NO2X4   | 0.130 | 0.123 |  11.926 |   13.225 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A v -> Q ^ | NO2X4   | 0.211 | 0.151 |  12.077 |   13.377 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B ^ -> Q v | NO2I1X4 | 0.126 | 0.111 |  12.188 |   13.487 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A v -> Q ^ | ON21X1  | 0.500 | 0.347 |  12.534 |   13.834 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A ^ -> Q v | AN21X1  | 0.282 | 0.295 |  12.829 |   14.129 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B v -> Q ^ | NO2X2   | 0.389 | 0.306 |  13.136 |   14.435 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B ^ -> Q v | NO2X4   | 0.135 | 0.165 |  13.300 |   14.600 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B v -> Q ^ | NA2I1X4 | 0.171 | 0.147 |  13.447 |   14.747 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0684DT        | A ^ -> Q v | AN21X1  | 0.317 | 0.216 |  13.663 |   14.963 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0806D         | A v -> Q v | AND2X4  | 0.098 | 0.287 |  13.950 |   15.250 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0994D         | A v -> Q ^ | ON21X1  | 0.617 | 0.361 |  14.311 |   15.611 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0938D         | A ^ -> Q v | EN2X1   | 0.239 | 0.504 |  14.815 |   16.115 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1092D         | B v -> Q v | AO222X2 | 0.164 | 0.727 |  15.542 |   16.842 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.164 | 0.000 |  15.542 |   16.842 | 
     | [12]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   16.200 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   16.200 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 1.000 | 0.000 |  17.500 |   16.200 | 
     | [12]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[14] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[14] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[5] /Q  (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.607
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.793
- Arrival Time                 15.402
= Slack Time                    1.391
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.391 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.391 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.391 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX2 | 0.261 | 0.870 |   5.870 |    7.261 | 
     | [5]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC34_fsm_op | A v -> Q ^ | INX4    | 0.171 | 0.166 |   6.037 |    7.428 | 
     | code_5_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC35_fsm_op | A ^ -> Q v | INX8    | 0.188 | 0.144 |   6.180 |    7.571 | 
     | code_5_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0610D64939    | A v -> Q ^ | INX6    | 0.191 | 0.204 |   6.384 |    7.775 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0965D          | A ^ -> Q v | NA2X2   | 0.200 | 0.172 |   6.557 |    7.948 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC156_n_211 | A v -> Q v | BUX4    | 0.297 | 0.337 |   6.894 |    8.285 | 
     | 5                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0855DT         | A v -> Q ^ | NO2X1   | 1.859 | 1.140 |   8.034 |    9.425 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1082D          | A ^ -> Q v | NA2X0   | 0.505 | 0.305 |   8.339 |    9.730 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1154D          | C v -> Q ^ | ON21X1  | 0.529 | 0.357 |   8.696 |   10.087 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | D ^ -> Q v | AN221X1 | 0.367 | 0.328 |   9.024 |   10.415 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C v -> Q ^ | ON21X1  | 0.613 | 0.352 |   9.376 |   10.767 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A ^ -> Q v | NO2X2   | 0.171 | 0.171 |   9.547 |   10.938 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C v -> Q ^ | ON21X1  | 0.527 | 0.253 |   9.800 |   11.191 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A ^ -> Q v | NO3X4   | 0.268 | 0.181 |   9.981 |   11.372 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A v -> Q ^ | NA3X4   | 0.481 | 0.323 |  10.304 |   11.695 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A ^ -> Q v | NA2X4   | 0.146 | 0.152 |  10.456 |   11.847 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A v -> Q ^ | ON21X1  | 0.490 | 0.345 |  10.802 |   12.193 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A ^ -> Q v | NA2X2   | 0.192 | 0.185 |  10.987 |   12.377 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A v -> Q ^ | NA2X4   | 0.201 | 0.153 |  11.139 |   12.530 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A ^ -> Q v | NA2X4   | 0.114 | 0.115 |  11.254 |   12.645 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A v -> Q ^ | NA2X4   | 0.170 | 0.110 |  11.364 |   12.755 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A ^ -> Q v | AN21X1  | 0.252 | 0.214 |  11.578 |   12.969 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A v -> Q ^ | NO2X2   | 0.286 | 0.225 |  11.803 |   13.194 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A ^ -> Q v | NO2X4   | 0.130 | 0.123 |  11.926 |   13.316 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A v -> Q ^ | NO2X4   | 0.211 | 0.151 |  12.077 |   13.468 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B ^ -> Q v | NO2I1X4 | 0.126 | 0.111 |  12.188 |   13.578 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A v -> Q ^ | ON21X1  | 0.500 | 0.347 |  12.534 |   13.925 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A ^ -> Q v | AN21X1  | 0.282 | 0.295 |  12.829 |   14.220 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B v -> Q ^ | NO2X2   | 0.389 | 0.306 |  13.136 |   14.527 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B ^ -> Q v | NO2X4   | 0.135 | 0.165 |  13.300 |   14.691 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B v -> Q ^ | NA2I1X4 | 0.171 | 0.147 |  13.447 |   14.838 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0684DT        | A ^ -> Q v | AN21X1  | 0.317 | 0.216 |  13.663 |   15.054 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0806D         | A v -> Q v | AND2X4  | 0.098 | 0.287 |  13.950 |   15.341 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0994D         | A v -> Q ^ | ON21X1  | 0.617 | 0.361 |  14.311 |   15.702 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1361D         | A ^ -> Q v | NA2X1   | 0.198 | 0.189 |  14.500 |   15.891 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1378D         | C v -> Q ^ | ON21X1  | 0.406 | 0.182 |  14.683 |   16.073 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1580D         | A ^ -> Q ^ | EO3X0   | 0.491 | 0.465 |  15.148 |   16.539 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1450D         | A ^ -> Q v | ON21X0  | 0.398 | 0.254 |  15.402 |   16.793 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.398 | 0.000 |  15.402 |   16.793 | 
     | [14]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   16.109 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   16.109 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 1.000 | 0.000 |  17.500 |   16.109 | 
     | [14]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[10] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[10] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[5] /Q  (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.570
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.830
- Arrival Time                 15.364
= Slack Time                    1.466
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 1.000 |       |   5.000 |    6.466 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |   5.000 |    6.466 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |   5.000 |    6.466 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v  | SDFRQX2 | 0.261 | 0.870 |   5.870 |    7.336 | 
     | [5]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC34_fsm_op | A v -> Q ^  | INX4    | 0.171 | 0.166 |   6.037 |    7.502 | 
     | code_5_                                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC35_fsm_op | A ^ -> Q v  | INX8    | 0.188 | 0.144 |   6.180 |    7.646 | 
     | code_5_                                            |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0610D64939    | A v -> Q ^  | INX6    | 0.191 | 0.204 |   6.384 |    7.850 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0965D          | A ^ -> Q v  | NA2X2   | 0.200 | 0.172 |   6.557 |    8.023 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC156_n_211 | A v -> Q v  | BUX4    | 0.297 | 0.337 |   6.894 |    8.359 | 
     | 5                                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0855DT         | A v -> Q ^  | NO2X1   | 1.859 | 1.140 |   8.034 |    9.500 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1082D          | A ^ -> Q v  | NA2X0   | 0.505 | 0.305 |   8.339 |    9.805 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1154D          | C v -> Q ^  | ON21X1  | 0.529 | 0.357 |   8.696 |   10.162 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | D ^ -> Q v  | AN221X1 | 0.367 | 0.328 |   9.024 |   10.490 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C v -> Q ^  | ON21X1  | 0.613 | 0.352 |   9.376 |   10.842 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A ^ -> Q v  | NO2X2   | 0.171 | 0.171 |   9.547 |   11.013 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C v -> Q ^  | ON21X1  | 0.527 | 0.253 |   9.800 |   11.266 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A ^ -> Q v  | NO3X4   | 0.268 | 0.181 |   9.981 |   11.447 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A v -> Q ^  | NA3X4   | 0.481 | 0.323 |  10.304 |   11.770 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A ^ -> Q v  | NA2X4   | 0.146 | 0.152 |  10.456 |   11.922 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A v -> Q ^  | ON21X1  | 0.490 | 0.345 |  10.802 |   12.268 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A ^ -> Q v  | NA2X2   | 0.192 | 0.185 |  10.987 |   12.452 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A v -> Q ^  | NA2X4   | 0.201 | 0.153 |  11.139 |   12.605 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A ^ -> Q v  | NA2X4   | 0.114 | 0.115 |  11.254 |   12.720 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A v -> Q ^  | NA2X4   | 0.170 | 0.110 |  11.364 |   12.830 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A ^ -> Q v  | AN21X1  | 0.252 | 0.214 |  11.578 |   13.044 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A v -> Q ^  | NO2X2   | 0.286 | 0.225 |  11.803 |   13.269 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A ^ -> Q v  | NO2X4   | 0.130 | 0.123 |  11.926 |   13.391 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A v -> Q ^  | NO2X4   | 0.211 | 0.151 |  12.077 |   13.543 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B ^ -> Q v  | NO2I1X4 | 0.126 | 0.111 |  12.188 |   13.653 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A v -> Q ^  | ON21X1  | 0.500 | 0.347 |  12.534 |   14.000 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A ^ -> Q v  | AN21X1  | 0.282 | 0.295 |  12.829 |   14.295 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B v -> Q ^  | NO2X2   | 0.389 | 0.306 |  13.136 |   14.602 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B ^ -> Q v  | NO2X4   | 0.135 | 0.165 |  13.300 |   14.766 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0799D         | B v -> Q ^  | NO2I1X2 | 0.285 | 0.192 |  13.492 |   14.958 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1103D         | AN ^ -> Q ^ | NA2I1X0 | 0.428 | 0.406 |  13.898 |   15.364 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_RC_119_0    | A ^ -> Q v  | EN2X0   | 0.384 | 0.551 |  14.449 |   15.915 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1606D         | B v -> Q v  | AO222X1 | 0.222 | 0.914 |  15.364 |   16.830 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v         | SDFFQX1 | 0.222 | 0.000 |  15.364 |   16.830 | 
     | [10]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   16.034 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   16.034 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 1.000 | 0.000 |  17.500 |   16.034 | 
     | [10]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[0] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.643
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.757
- Arrival Time                 15.289
= Slack Time                    1.469
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.469 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.469 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.469 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.278 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.560 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.797 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.099 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.346 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    8.875 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.800 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.502 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.120 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.264 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.653 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.617 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.450 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.359 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4646A         | B v -> Q v | AO222X0 | 0.435 | 1.398 |  15.288 |   16.757 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX2 | 0.435 | 0.001 |  15.289 |   16.757 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   16.031 | 
     | top_clock_mem_i__L1_I1                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   16.031 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 1.000 | 0.000 |  17.500 |   16.031 | 
     | [0]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[3] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[3] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.641
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.759
- Arrival Time                 15.281
= Slack Time                    1.478
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.478 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.478 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.478 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.288 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.570 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.807 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.109 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.356 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    8.885 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.810 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.512 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.130 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.274 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.663 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.627 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.460 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.369 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3639A         | B v -> Q v | AO222X0 | 0.427 | 1.390 |  15.280 |   16.759 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX2 | 0.427 | 0.001 |  15.281 |   16.759 | 
     | [3]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   16.022 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   16.022 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 1.000 | 0.000 |  17.500 |   16.022 | 
     | [3]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[5] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[5] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.680
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.720
- Arrival Time                 15.229
= Slack Time                    1.491
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |          | 1.000 |       |   5.000 |    6.491 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20   | 1.000 | 0.000 |   5.000 |    6.491 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20   | 1.000 | 0.000 |   5.000 |    6.491 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4  | 0.181 | 0.809 |   5.809 |    7.301 | 
     | [1]                                                |            |          |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8     | 0.243 | 0.282 |   6.091 |    7.582 | 
     | code_1_                                            |            |          |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6     | 0.129 | 0.237 |   6.328 |    7.819 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4     | 0.355 | 0.302 |   6.630 |    8.121 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2    | 0.197 | 0.248 |   6.878 |    8.369 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2     | 0.578 | 0.529 |   7.407 |    8.898 | 
     | 4                                                  |            |          |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0    | 1.329 | 0.925 |   8.332 |    9.823 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0     | 0.831 | 0.701 |   9.033 |   10.524 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0   | 0.724 | 0.618 |   9.651 |   11.142 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0  | 1.112 | 1.145 |  10.796 |   12.287 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0   | 0.464 | 0.389 |  11.185 |   12.676 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0    | 1.533 | 0.964 |  12.149 |   13.640 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1    | 0.939 | 0.833 |  12.982 |   14.473 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1   | 0.673 | 0.909 |  13.891 |   15.382 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3082A         | B v -> Q v | AO222X0  | 0.372 | 1.338 |  15.229 |   16.720 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFSQX2 | 0.372 | 0.000 |  15.229 |   16.720 | 
     | [5]                                                |            |          |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+----------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |          | 1.000 |       |  17.500 |   16.009 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4    | 1.000 | 0.000 |  17.500 |   16.009 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFSQX2 | 1.000 | 0.000 |  17.500 |   16.009 | 
     | [5]                                                |            |          |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[11] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[11] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[3] /Q  (^) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.567
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.833
- Arrival Time                 15.329
= Slack Time                    1.504
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 1.000 |       |   5.000 |    6.504 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |   5.000 |    6.504 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |   5.000 |    6.504 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q ^  | SDFRQX4 | 0.324 | 0.891 |   5.891 |    7.395 | 
     | [3]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC37_n_692  | A ^ -> Q ^  | BUX12   | 0.279 | 0.278 |   6.169 |    7.673 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0517D65084    | A ^ -> Q v  | INX3    | 0.726 | 0.647 |   6.817 |    8.320 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0761D          | AN v -> Q v | NO2I1X1 | 0.184 | 0.557 |   7.373 |    8.877 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC167_n_218 | A v -> Q ^  | INX2    | 0.247 | 0.200 |   7.574 |    9.077 | 
     | 3                                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC168_n_218 | A ^ -> Q v  | INX8    | 0.176 | 0.160 |   7.734 |    9.238 | 
     | 3                                                  |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1082D          | B v -> Q ^  | NA2X0   | 0.421 | 0.333 |   8.067 |    9.570 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1154D          | C ^ -> Q v  | ON21X1  | 0.331 | 0.287 |   8.353 |    9.857 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1089A          | D v -> Q ^  | AN221X1 | 0.675 | 0.538 |   8.891 |   10.395 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1092A          | C ^ -> Q v  | ON21X1  | 0.375 | 0.383 |   9.274 |   10.778 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1000A          | A v -> Q ^  | NO2X2   | 0.259 | 0.228 |   9.502 |   11.006 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0840A          | C ^ -> Q v  | ON21X1  | 0.287 | 0.246 |   9.748 |   11.252 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0861D          | A v -> Q ^  | NO3X4   | 0.421 | 0.264 |  10.012 |   11.515 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0804D          | A ^ -> Q v  | NA3X4   | 0.382 | 0.309 |  10.321 |   11.824 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0906D         | A v -> Q ^  | NA2X4   | 0.178 | 0.187 |  10.507 |   12.011 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0896D         | A ^ -> Q v  | ON21X1  | 0.265 | 0.211 |  10.718 |   12.222 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0811D         | A v -> Q ^  | NA2X2   | 0.207 | 0.190 |  10.908 |   12.412 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0803D         | A ^ -> Q v  | NA2X4   | 0.150 | 0.121 |  11.029 |   12.533 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0814D2087     | A v -> Q ^  | NA2X4   | 0.166 | 0.134 |  11.163 |   12.667 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0808D         | A ^ -> Q v  | NA2X4   | 0.121 | 0.098 |  11.262 |   12.765 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D2085     | A v -> Q ^  | AN21X1  | 0.460 | 0.336 |  11.597 |   13.101 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0787D         | A ^ -> Q v  | NO2X2   | 0.155 | 0.164 |  11.761 |   13.265 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0812D         | A v -> Q ^  | NO2X4   | 0.235 | 0.176 |  11.937 |   13.441 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0781D         | A ^ -> Q v  | NO2X4   | 0.163 | 0.105 |  12.042 |   13.546 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0810D         | B v -> Q ^  | NO2I1X4 | 0.235 | 0.177 |  12.219 |   13.723 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0669DT        | A ^ -> Q v  | ON21X1  | 0.386 | 0.226 |  12.445 |   13.949 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0825D         | A v -> Q ^  | AN21X1  | 0.455 | 0.393 |  12.838 |   14.342 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0832D         | B ^ -> Q v  | NO2X2   | 0.223 | 0.214 |  13.052 |   14.556 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0785D         | B v -> Q ^  | NO2X4   | 0.266 | 0.224 |  13.276 |   14.780 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0796D         | B ^ -> Q v  | NA2I1X4 | 0.135 | 0.137 |  13.413 |   14.917 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p0684DT        | A v -> Q ^  | AN21X1  | 0.513 | 0.343 |  13.757 |   15.260 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1170D         | A ^ -> Q v  | EO3X0   | 0.442 | 0.661 |  14.418 |   15.922 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p1215D         | B v -> Q v  | AO222X1 | 0.207 | 0.911 |  15.329 |   16.833 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v         | SDFFQX1 | 0.207 | 0.000 |  15.329 |   16.833 | 
     | [11]                                               |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.996 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.996 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 1.000 | 0.000 |  17.500 |   15.996 | 
     | [11]                                               |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[4] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[4] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.671
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.729
- Arrival Time                 15.214
= Slack Time                    1.515
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.515 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.515 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.515 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.325 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.606 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.843 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.145 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.393 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    8.922 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.847 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.549 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.167 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.311 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.700 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.664 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.497 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.406 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3341A         | B v -> Q v | AO222X0 | 0.357 | 1.323 |  15.214 |   16.729 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFSX4 | 0.357 | 0.000 |  15.214 |   16.729 | 
     | [4]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.985 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.985 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFSX4 | 1.000 | 0.000 |  17.500 |   15.985 | 
     | [4]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_
data_reg[6] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[6] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[0] /Q    (^) 
triggered by trailing edge of 'CLK'
Other End Arrival Time          5.000
- Setup                         0.459
+ Phase Shift                  50.000
- Uncertainty                   0.100
= Required Time                54.441
- Arrival Time                 52.911
= Slack Time                    1.530
     Clock Fall Edge                     25.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           30.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y v         |         | 1.000 |       |  30.000 |   31.530 | 
     | top_clock_i__L1_I0                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |  30.000 |   31.530 | 
     | top_clock_i__L2_I8                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |  30.000 |   31.530 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | CN v -> Q ^ | SDFFX4  | 1.211 | 1.365 |  31.365 |   32.895 | 
     | g[0]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0430DT         | B ^ -> Q v  | NO2I1X4 | 0.541 | 0.542 |  31.907 |   33.437 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9410A          | A v -> Q ^  | NA2X0   | 1.244 | 0.892 |  32.799 |   34.329 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9695A          | A ^ -> Q v  | NO2X1   | 0.758 | 0.741 |  33.540 |   35.069 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9647A          | B v -> Q v  | AND2X0  | 0.529 | 0.807 |  34.347 |   35.877 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9822A65470     | C v -> Q v  | AO21X0  | 0.746 | 1.029 |  35.376 |   36.906 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10190A         | C v -> Q v  | AO21X0  | 0.522 | 0.943 |  36.319 |   37.849 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10440A         | D v -> Q v  | AO31X0  | 0.342 | 0.800 |  37.120 |   38.650 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10865A         | C v -> Q ^  | AN21X0  | 1.105 | 0.722 |  37.842 |   39.371 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11192A         | A ^ -> Q ^  | AND2X0  | 1.535 | 1.149 |  38.990 |   40.520 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11246A         | B ^ -> Q v  | NA3X0   | 2.484 | 1.671 |  40.661 |   42.191 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12625A    | A v -> Q ^  | NA2X0   | 1.521 | 1.591 |  42.252 |   43.782 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13045A    | A ^ -> Q v  | NO2X0   | 1.023 | 0.507 |  42.759 |   44.289 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12695A    | B v -> Q ^  | NA2I1X0 | 4.641 | 2.908 |  45.667 |   47.197 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12989A    | A ^ -> Q v  | NO2X0   | 1.748 | 1.223 |  46.891 |   48.421 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13071A    | A v -> Q v  | AO222X0 | 0.304 | 1.541 |  48.432 |   49.962 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13645A    | E v -> Q v  | AO221X0 | 0.600 | 1.072 |  49.503 |   51.033 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13703A    | E v -> Q v  | AO221X0 | 0.526 | 1.090 |  50.594 |   52.124 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14423A    | E v -> Q ^  | AN221X0 | 1.755 | 1.103 |  51.697 |   53.227 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14814A    | A ^ -> Q ^  | AND6X2  | 0.281 | 0.629 |  52.326 |   53.856 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15017A    | A ^ -> Q v  | NA6X1   | 0.131 | 0.584 |  52.910 |   54.440 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data | D v         | SDFRQX2 | 0.131 | 0.000 |  52.911 |   54.441 | 
     | _reg[6]                                            |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.470 | 
     | top_clock_mem_i__L1_I4                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.470 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data | C ^        | SDFRQX2 | 1.000 | 0.000 |   5.000 |    3.470 | 
     | _reg[6]                                            |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[1] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[1] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.628
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.772
- Arrival Time                 15.222
= Slack Time                    1.551
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.551 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.551 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.551 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.360 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.642 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.879 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.181 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.428 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    8.958 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.883 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.584 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.202 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.347 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.736 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.700 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.532 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.441 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4400A         | B v -> Q v | AO222X0 | 0.368 | 1.331 |  15.221 |   16.772 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX2 | 0.368 | 0.000 |  15.222 |   16.772 | 
     | [1]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.949 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.949 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX2 | 1.000 | 0.000 |  17.500 |   15.949 | 
     | [1]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[8] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[8] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.606
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.794
- Arrival Time                 15.236
= Slack Time                    1.557
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.557 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.557 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.557 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.367 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.648 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.885 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.187 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.435 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    8.964 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.889 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.590 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.208 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.353 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.742 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.706 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.539 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.448 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p2741A         | B v -> Q v | AO222X0 | 0.395 | 1.345 |  15.236 |   16.793 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.395 | 0.000 |  15.236 |   16.794 | 
     | [8]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.943 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.943 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 1.000 | 0.000 |  17.500 |   15.943 | 
     | [8]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_
data_reg[5] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[5] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[0] /Q    (^) 
triggered by trailing edge of 'CLK'
Other End Arrival Time          5.000
- Setup                         0.460
+ Phase Shift                  50.000
- Uncertainty                   0.100
= Required Time                54.440
- Arrival Time                 52.853
= Slack Time                    1.588
     Clock Fall Edge                     25.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           30.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y v         |         | 1.000 |       |  30.000 |   31.588 | 
     | top_clock_i__L1_I0                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |  30.000 |   31.588 | 
     | top_clock_i__L2_I8                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |  30.000 |   31.588 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | CN v -> Q ^ | SDFFX4  | 1.211 | 1.365 |  31.365 |   32.953 | 
     | g[0]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0430DT         | B ^ -> Q v  | NO2I1X4 | 0.541 | 0.542 |  31.907 |   33.495 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9410A          | A v -> Q ^  | NA2X0   | 1.244 | 0.892 |  32.799 |   34.387 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9695A          | A ^ -> Q v  | NO2X1   | 0.758 | 0.741 |  33.540 |   35.127 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9647A          | B v -> Q v  | AND2X0  | 0.529 | 0.807 |  34.347 |   35.935 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9822A65470     | C v -> Q v  | AO21X0  | 0.746 | 1.029 |  35.376 |   36.964 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10190A         | C v -> Q v  | AO21X0  | 0.522 | 0.943 |  36.319 |   37.907 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10440A         | D v -> Q v  | AO31X0  | 0.342 | 0.800 |  37.120 |   38.708 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10865A         | C v -> Q ^  | AN21X0  | 1.105 | 0.722 |  37.842 |   39.429 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11192A         | A ^ -> Q ^  | AND2X0  | 1.535 | 1.149 |  38.990 |   40.578 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11246A         | B ^ -> Q v  | NA3X0   | 2.484 | 1.671 |  40.661 |   42.249 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12625A    | A v -> Q ^  | NA2X0   | 1.521 | 1.591 |  42.252 |   43.840 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13045A    | A ^ -> Q v  | NO2X0   | 1.023 | 0.507 |  42.759 |   44.347 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12695A    | B v -> Q ^  | NA2I1X0 | 4.641 | 2.908 |  45.667 |   47.255 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12989A    | A ^ -> Q v  | NO2X0   | 1.748 | 1.223 |  46.891 |   48.479 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13678A    | A v -> Q ^  | AN222X0 | 1.622 | 1.364 |  48.255 |   49.842 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14056A    | A ^ -> Q v  | NA3X2   | 0.584 | 0.525 |  48.779 |   50.367 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13411A    | E v -> Q v  | AO221X0 | 0.744 | 1.271 |  50.050 |   51.638 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14014A    | E v -> Q v  | AO221X0 | 0.719 | 1.296 |  51.346 |   52.934 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14660A    | D v -> Q ^  | AN211X0 | 0.871 | 0.659 |  52.005 |   53.593 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14976A    | A ^ -> Q v  | NA3X1   | 0.513 | 0.409 |  52.413 |   54.001 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15084A    | A v -> Q v  | OR3X4   | 0.132 | 0.438 |  52.851 |   54.439 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data | D v         | SDFRQX2 | 0.132 | 0.001 |  52.853 |   54.440 | 
     | _reg[5]                                            |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.412 | 
     | top_clock_mem_i__L1_I6                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.412 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data | C ^        | SDFRQX2 | 1.000 | 0.000 |   5.000 |    3.412 | 
     | _reg[5]                                            |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[7] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[7] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.617
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.783
- Arrival Time                 15.192
= Slack Time                    1.591
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.591 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.591 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.591 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.400 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.682 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.919 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.221 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.468 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    8.998 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.923 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.624 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.242 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.387 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.776 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.740 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.572 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.481 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p2916A         | B v -> Q v | AO222X0 | 0.342 | 1.302 |  15.192 |   16.783 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX4 | 0.342 | 0.000 |  15.192 |   16.783 | 
     | [7]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.909 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.909 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX4 | 1.000 | 0.000 |  17.500 |   15.909 | 
     | [7]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[6] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[6] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.613
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.787
- Arrival Time                 15.179
= Slack Time                    1.608
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.608 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.608 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.608 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.418 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.699 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.936 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.238 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.486 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    9.015 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.940 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.641 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.260 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.404 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.793 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.757 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.590 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.499 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p3165A         | B v -> Q v | AO222X0 | 0.325 | 1.288 |  15.178 |   16.787 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX4 | 0.325 | 0.000 |  15.179 |   16.787 | 
     | [6]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.892 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.892 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX4 | 1.000 | 0.000 |  17.500 |   15.892 | 
     | [6]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[2] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[2] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.612
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.788
- Arrival Time                 15.176
= Slack Time                    1.612
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.612 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.612 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.612 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.422 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.703 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    7.940 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.242 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.490 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    9.019 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |    9.944 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.645 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.264 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.408 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   12.797 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   13.761 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.594 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.503 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4186A         | B v -> Q v | AO222X0 | 0.320 | 1.285 |  15.176 |   16.788 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX4 | 0.320 | 0.000 |  15.176 |   16.788 | 
     | [2]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.888 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.888 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX4 | 1.000 | 0.000 |  17.500 |   15.888 | 
     | [2]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_
data_reg[3] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data_reg[3] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[0] /Q    (^) 
triggered by trailing edge of 'CLK'
Other End Arrival Time          5.000
- Setup                         0.449
+ Phase Shift                  50.000
- Uncertainty                   0.100
= Required Time                54.451
- Arrival Time                 52.658
= Slack Time                    1.793
     Clock Fall Edge                     25.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           30.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y v         |         | 1.000 |       |  30.000 |   31.793 | 
     | top_clock_i__L1_I0                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |  30.000 |   31.793 | 
     | top_clock_i__L2_I8                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |  30.000 |   31.793 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | CN v -> Q ^ | SDFFX4  | 1.211 | 1.365 |  31.365 |   33.159 | 
     | g[0]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0430DT         | B ^ -> Q v  | NO2I1X4 | 0.541 | 0.542 |  31.907 |   33.701 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9410A          | A v -> Q ^  | NA2X0   | 1.244 | 0.892 |  32.799 |   34.592 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9695A          | A ^ -> Q v  | NO2X1   | 0.758 | 0.741 |  33.540 |   35.333 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9647A          | B v -> Q v  | AND2X0  | 0.529 | 0.807 |  34.347 |   36.140 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p9822A65470     | C v -> Q v  | AO21X0  | 0.746 | 1.029 |  35.376 |   37.169 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10190A         | C v -> Q v  | AO21X0  | 0.522 | 0.943 |  36.319 |   38.113 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10440A         | D v -> Q v  | AO31X0  | 0.342 | 0.800 |  37.120 |   38.913 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p10865A         | C v -> Q ^  | AN21X0  | 1.105 | 0.722 |  37.842 |   39.635 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11192A         | A ^ -> Q ^  | AND2X0  | 1.535 | 1.149 |  38.990 |   40.783 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11246A         | B ^ -> Q v  | NA3X0   | 2.484 | 1.671 |  40.661 |   42.455 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12625A    | A v -> Q ^  | NA2X0   | 1.521 | 1.591 |  42.252 |   44.045 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13045A    | A ^ -> Q v  | NO2X0   | 1.023 | 0.507 |  42.759 |   44.553 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12695A    | B v -> Q ^  | NA2I1X0 | 4.641 | 2.908 |  45.667 |   47.461 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12989A    | A ^ -> Q v  | NO2X0   | 1.748 | 1.223 |  46.891 |   48.684 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14525A    | B v -> Q ^  | NA2X0   | 0.791 | 0.918 |  47.809 |   49.602 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14313A    | C ^ -> Q v  | NA3X1   | 0.723 | 0.475 |  48.284 |   50.078 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13831A    | E v -> Q v  | AO221X0 | 0.314 | 0.928 |  49.212 |   51.005 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14469A    | E v -> Q ^  | AN221X0 | 2.619 | 1.538 |  50.750 |   52.543 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14806A    | A ^ -> Q ^  | AND6X0  | 1.255 | 1.231 |  51.981 |   53.774 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15028A    | A ^ -> Q v  | NA6X4   | 0.083 | 0.677 |  52.657 |   54.451 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data | D v         | SDFRQX2 | 0.083 | 0.000 |  52.658 |   54.451 | 
     | _reg[3]                                            |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.207 | 
     | top_clock_mem_i__L1_I7                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.207 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\read_data | C ^        | SDFRQX2 | 1.000 | 0.000 |   5.000 |    3.207 | 
     | _reg[3]                                            |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_
aux_2_reg[5] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_reg[5] /D (^) 
checked with  leading edge of 'CLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[13] /Q  (^) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.455
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.445
- Arrival Time                 27.564
= Slack Time                    1.881
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   19.381 | 
     | top_clock_mem_i__L1_I3                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   19.381 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q ^ | SDFFQX1 | 0.200 | 0.823 |  18.323 |   20.205 | 
     | [13]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC19_pcau_ | A ^ -> Q ^  | BUX1    | 1.320 | 0.872 |  19.196 |   21.077 | 
     | fsm_pc_13_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p0852D     | D ^ -> Q ^  | OR5X1   | 1.318 | 1.183 |  20.379 |   22.261 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p0904D     | B ^ -> Q v  | NA2X4   | 0.380 | 0.379 |  20.759 |   22.640 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p1392D       | BN v -> Q v | NO3I2X2 | 0.228 | 0.431 |  21.189 |   23.070 | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC262_n_ | A v -> Q ^  | INX3    | 0.262 | 0.212 |  21.402 |   23.283 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/FE_OFC264_n_ | A ^ -> Q v  | INX1    | 0.511 | 0.378 |  21.780 |   23.661 | 
     | 57                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/BUS_CONTROL_INSTANCE/p4096A       | B v -> Q ^  | NO2I1X0 | 2.358 | 1.495 |  23.275 |   25.156 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/mem_ctrl/p4024A1651 | D ^ -> Q ^  | AO22X0  | 3.566 | 2.317 |  25.591 |   27.473 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4488A          | B ^ -> Q v  | AN21X0  | 0.871 | 0.584 |  26.176 |   28.057 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4490A56051     | A v -> Q ^  | ON221X0 | 0.878 | 0.749 |  26.924 |   28.806 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4295A          | E ^ -> Q ^  | AO221X0 | 0.677 | 0.639 |  27.564 |   29.445 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_r | D ^         | SDFRQX2 | 0.677 | 0.001 |  27.564 |   29.445 | 
     | eg[5]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    3.119 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    3.119 | 
     | top_clock_i__L2_I0                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    3.119 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_op_aux_2_r | C ^        | SDFRQX2 | 1.000 | 0.000 |   5.000 |    3.119 | 
     | eg[5]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][1] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][1] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time          5.000
- Setup                         0.628
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.272
- Arrival Time                 27.375
= Slack Time                    1.897
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 1.000 |       |   5.000 |    6.897 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |   5.000 |    6.897 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |   5.000 |    6.897 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.199 | 0.804 |   5.804 |    7.701 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.225 | 0.191 |   5.995 |    7.892 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   6.158 |    8.055 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   6.300 |    8.197 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.233 | 0.174 |   6.474 |    8.371 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   6.730 |    8.628 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   6.903 |    8.800 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.483 | 0.859 |   7.762 |    9.659 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.662 | 0.602 |   8.365 |   10.262 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.315 | 2.575 |  10.939 |   12.836 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.492 | 1.086 |  12.025 |   13.922 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.435 | 1.278 |  13.303 |   15.200 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.465 | 0.999 |  14.303 |   16.200 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.688 | 0.504 |  14.807 |   16.704 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.436 | 1.467 |  16.274 |   18.171 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.660 | 2.181 |  18.455 |   20.352 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.791 | 1.199 |  19.654 |   21.551 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.677 | 0.658 |  20.312 |   22.209 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.448 | 1.074 |  21.387 |   23.284 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.093 | 2.024 |  23.411 |   25.308 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.328 | 1.493 |  24.904 |   26.801 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.710 | 1.345 |  26.249 |   28.146 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.289 | 1.125 |  27.374 |   29.271 | 
     | 40                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.289 | 0.000 |  27.375 |   29.272 | 
     | 7][1]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.103 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.103 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    3.103 | 
     | 7][1]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_
o_reg[9] /CN 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[9] /D (v) 
checked with trailing edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg[1] /Q (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time         17.500
- Setup                         0.612
+ Phase Shift                   0.000
- Uncertainty                   0.100
= Required Time                16.788
- Arrival Time                 14.889
= Slack Time                    1.899
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^        |         | 1.000 |       |   5.000 |    6.899 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v | INCX20  | 1.000 | 0.000 |   5.000 |    6.899 | 
     | top_clock_i__L2_I2                                 | A v -> Q ^ | INCX20  | 1.000 | 0.000 |   5.000 |    6.899 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_opcode_reg | C ^ -> Q v | SDFRQX4 | 0.181 | 0.809 |   5.809 |    7.708 | 
     | [1]                                                |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC43_fsm_op | A v -> Q v | BUX8    | 0.243 | 0.282 |   6.091 |    7.990 | 
     | code_1_                                            |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0574D65343    | A v -> Q ^ | INX6    | 0.129 | 0.237 |   6.328 |    8.227 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC122_n_295 | A ^ -> Q ^ | BUX4    | 0.355 | 0.302 |   6.630 |    8.529 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0678DT         | B ^ -> Q v | NO2X2   | 0.197 | 0.248 |   6.878 |    8.776 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC166_n_215 | A v -> Q v | BUX2    | 0.578 | 0.529 |   7.407 |    9.305 | 
     | 4                                                  |            |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3895A          | A v -> Q ^ | NA2X0   | 1.329 | 0.925 |   8.332 |   10.230 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp4181A64626    | A ^ -> Q v | INX0    | 0.831 | 0.701 |   9.033 |   10.932 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4249A          | C v -> Q ^ | AN22X0  | 0.724 | 0.618 |   9.651 |   11.550 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3884A          | E ^ -> Q ^ | OA321X0 | 1.112 | 1.145 |  10.796 |   12.694 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4381A          | C ^ -> Q v | ON21X0  | 0.464 | 0.389 |  11.185 |   13.083 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p3656A          | A v -> Q ^ | NO3X0   | 1.533 | 0.964 |  12.149 |   14.047 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p4186A          | B ^ -> Q v | NA3X1   | 0.939 | 0.833 |  12.982 |   14.880 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p4385A         | A v -> Q v | AND3X1  | 0.673 | 0.909 |  13.891 |   15.789 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p5210A         | A v -> Q ^ | AN22X0  | 0.694 | 0.624 |  14.515 |   16.413 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/p2919A         | C ^ -> Q v | ON21X0  | 0.422 | 0.374 |  14.889 |   16.788 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | D v        | SDFFQX1 | 0.422 | 0.000 |  14.889 |   16.788 | 
     | [9]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v        |         | 1.000 |       |  17.500 |   15.601 | 
     | top_clock_mem_i__L1_I0                             | A v -> Q v | BUCX4   | 1.000 | 0.000 |  17.500 |   15.601 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v       | SDFFQX1 | 1.000 | 0.000 |  17.500 |   15.601 | 
     | [9]                                                |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[34][7] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[34][7] /D (^) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg[0] /Q   (^) 
triggered by trailing edge of 'MEMCLK'
Other End Arrival Time          5.000
- Setup                         0.409
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.491
- Arrival Time                 27.583
= Slack Time                    1.908
     Clock Fall Edge                     12.500
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time           17.500
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y v         |         | 1.000 |       |  17.500 |   19.408 | 
     | top_clock_mem_i__L1_I1                             | A v -> Q v  | BUCX4   | 1.000 | 0.000 |  17.500 |   19.408 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/\pcau_pc_o_reg | CN v -> Q ^ | SDFFQX2 | 0.205 | 0.839 |  18.339 |   20.247 | 
     | [0]                                                |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC23_SPCAS | A ^ -> Q v  | INX2    | 0.114 | 0.123 |  18.462 |   20.369 | 
     | CAN_N0                                             |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/pcau/FE_OFC24_SPCAS | A v -> Q ^  | INX4    | 0.435 | 0.252 |  18.714 |   20.622 | 
     | CAN_N0                                             |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0053D          | B ^ -> Q v  | NA2X4   | 0.178 | 0.197 |  18.911 |   20.818 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0058D          | B v -> Q ^  | NA2X1   | 0.292 | 0.191 |  19.101 |   21.009 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC241_fsm_alu_o | A ^ -> Q v  | INX1    | 0.207 | 0.199 |  19.300 |   21.208 | 
     | perand1_0_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/FE_OFC242_fsm_alu_o | A v -> Q ^  | INX4    | 0.324 | 0.235 |  19.535 |   21.443 | 
     | perand1_0_                                         |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p1977A          | B ^ -> Q v  | NO2X0   | 0.293 | 0.246 |  19.781 |   21.688 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2350A          | B v -> Q ^  | NO2I1X0 | 0.698 | 0.509 |  20.290 |   22.197 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2354A          | B ^ -> Q v  | NO2I1X1 | 0.278 | 0.315 |  20.604 |   22.512 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2402A          | A v -> Q v  | OA21X4  | 0.123 | 0.483 |  21.087 |   22.995 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2796A          | A v -> Q ^  | ON21X0  | 2.157 | 1.290 |  22.377 |   24.285 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2748A          | A ^ -> Q v  | AN22X4  | 0.093 | 0.857 |  23.234 |   25.142 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2936A2428      | A v -> Q ^  | ON21X0  | 1.200 | 0.748 |  23.983 |   25.891 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p2966A          | A ^ -> Q ^  | AO22X1  | 0.281 | 0.701 |  24.684 |   26.592 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3468A          | A ^ -> Q v  | AN22X0  | 1.151 | 0.602 |  25.286 |   27.194 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p4004A          | A v -> Q ^  | ON21X0  | 1.189 | 1.024 |  26.311 |   28.218 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/alu/p3913A          | B ^ -> Q ^  | AO221X4 | 0.262 | 0.775 |  27.086 |   28.994 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p4572A     | A ^ -> Q ^  | AO22X0  | 0.372 | 0.497 |  27.583 |   29.491 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3 | D ^         | SDFRQX2 | 0.372 | 0.000 |  27.583 |   29.491 | 
     | 4][7]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.092 | 
     | top_clock_mem_i__L1_I8                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.092 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[3 | C ^        | SDFRQX2 | 1.000 | 0.000 |   5.000 |    3.092 | 
     | 4][7]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_
reg[27][2] /C 
Endpoint:   EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[27][2] /D (v) 
checked with  leading edge of 'MEMCLK'
Beginpoint: EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_reg[1] /Q  (v) 
triggered by  leading edge of 'CLK'
Other End Arrival Time          5.000
- Setup                         0.626
+ Phase Shift                  25.000
- Uncertainty                   0.100
= Required Time                29.274
- Arrival Time                 27.366
= Slack Time                    1.908
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |             |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK                          | Y ^         |         | 1.000 |       |   5.000 |    6.908 | 
     | top_clock_i__L1_I0                                 | A ^ -> Q v  | INCX20  | 1.000 | 0.000 |   5.000 |    6.908 | 
     | top_clock_i__L2_I4                                 | A v -> Q ^  | INCX20  | 1.000 | 0.000 |   5.000 |    6.908 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/\fsm_state_o_re | C ^ -> Q v  | SDFRQX2 | 0.199 | 0.804 |   5.804 |    7.712 | 
     | g[1]                                               |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC25_n_19   | A v -> Q ^  | INX2    | 0.225 | 0.191 |   5.995 |    7.903 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/FE_OFC26_n_19   | A ^ -> Q v  | INX8    | 0.198 | 0.163 |   6.158 |    8.066 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/fopt65465       | A v -> Q ^  | INX8    | 0.105 | 0.142 |   6.300 |    8.208 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0314D          | B ^ -> Q v  | NO2X4   | 0.233 | 0.174 |   6.474 |    8.382 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p0422A          | A v -> Q ^  | NA2X4   | 0.328 | 0.256 |   6.730 |    8.638 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp0458A64510    | A ^ -> Q v  | INX4    | 0.164 | 0.173 |   6.903 |    8.811 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p1491A          | B v -> Q ^  | NA2X2   | 1.483 | 0.859 |   7.762 |    9.670 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p6619A          | A ^ -> Q v  | NO2X0   | 0.662 | 0.602 |   8.365 |   10.273 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11091A         | A v -> Q ^  | NA2X0   | 4.315 | 2.575 |  10.939 |   12.847 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/Fp11186A        | A ^ -> Q v  | INX0    | 1.492 | 1.086 |  12.025 |   13.933 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11429A         | E v -> Q v  | AO221X0 | 0.435 | 1.278 |  13.303 |   15.211 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p11855A         | C v -> Q v  | OR3X0   | 0.465 | 0.999 |  14.303 |   16.211 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12203A         | D v -> Q ^  | AN211X0 | 0.688 | 0.504 |  14.807 |   16.715 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/fsm/p12397A         | C ^ -> Q v  | NA3X0   | 2.436 | 1.467 |  16.274 |   18.182 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p12266A    | A v -> Q ^  | NO2X0   | 2.660 | 2.181 |  18.455 |   20.363 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13155A    | AN ^ -> Q ^ | NO2I1X0 | 1.791 | 1.199 |  19.654 |   21.562 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p13862A    | AN ^ -> Q ^ | NO2I1X2 | 0.677 | 0.658 |  20.312 |   22.220 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p14360A    | A ^ -> Q ^  | AND2X0  | 1.448 | 1.074 |  21.387 |   23.295 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15572A    | A ^ -> Q ^  | AND2X0  | 3.093 | 2.024 |  23.411 |   25.319 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15883A    | A ^ -> Q ^  | OR2X0   | 2.328 | 1.493 |  24.904 |   26.812 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p16135A226 | A ^ -> Q v  | NA2X0   | 1.710 | 1.345 |  26.249 |   28.157 | 
     | 98                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/p15775A224 | B v -> Q v  | AO22X0  | 0.280 | 1.116 |  27.366 |   29.274 | 
     | 41                                                 |             |         |       |       |         |          | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | D v         | SDFRQX0 | 0.280 | 0.000 |  27.366 |   29.274 | 
     | 7][2]                                              |             |         |       |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Source Insertion Delay             5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |            |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+---------+-------+-------+---------+----------| 
     | EMC_PADS_INSTANCE/P_CLOCK_MEM                      | Y ^        |         | 1.000 |       |   5.000 |    3.092 | 
     | top_clock_mem_i__L1_I5                             | A ^ -> Q ^ | BUCX4   | 1.000 | 0.000 |   5.000 |    3.092 | 
     | EMC_TOP_INSTANCE/CORE_INSTANCE/reg_ctrl/\sfr_reg[2 | C ^        | SDFRQX0 | 1.000 | 0.000 |   5.000 |    3.092 | 
     | 7][2]                                              |            |         |       |       |         |          | 
     +----------------------------------------------------------------------------------------------------------------+ 

