Prototyping the DySER specialization architecture with OpenSPARC.	Jesse Benson,Ryan Cofell,Chris Frericks,Venkatraman Govindaraju,Chen-Han Ho,Zachary Marzec,Tony Nowatzki,Karu Sankaralingam	10.1109/HOTCHIPS.2012.7476507
Augmented reality.	Ben Blachnitzky	10.1109/HOTCHIPS.2012.7476467
FSM™ femtocell station modem.	Luca Blessent	10.1109/HOTCHIPS.2012.7476497
The model is not enough: Understanding energy consumption in mobile devices.	James Bornholt,Todd Mytkowicz,Kathryn S. McKinley	10.1109/HOTCHIPS.2012.7476509
ADI&apos;s revolutionary BF60x vision focused digital signal processor system on chip: 25 billion operations/sec @ 80 mW and zero bandwidth.	Robert Bushey	10.1109/HOTCHIPS.2012.7476488
Intel® Xeon Phi coprocessor (codename Knights Corner).	George Chrysos	10.1109/HOTCHIPS.2012.7476487
Centip3De: A 64-core, 3D stacked, near-threshold system.	Ronald G. Dreslinski,David Fick,Bharan Giridhar,Gyouho Kim,Sangwon Seo,Matthew Fojtik,Sudhir Satpathy,Yoonmyung Lee,Daeyeon Kim,Nurrachman Liu,Michael Wieckowski,Gregory K. Chen,Trevor N. Mudge,Dennis Sylvester,David T. Blaauw	10.1109/HOTCHIPS.2012.7476490
Swizzle Switch: A self-arbitrating high-radix crossbar for NoC systems.	Ronald G. Dreslinski,Korey Sewell,Thomas Manville,Sudhir Satpathy,Nathaniel Ross Pinckney,Geoffrey Blake,Michael Cieslak,Reetuparna Das,Thomas F. Wenisch,Dennis Sylvester,David T. Blaauw,Trevor N. Mudge	10.1109/HOTCHIPS.2012.7476481
High performance State Retention with Power Gating applied to CPU subsystems - design approaches and silicon evaluation.	David Flynn	10.1109/HOTCHIPS.2012.7476506
Cloud transforms it Big Data transforms business.	Pat Gelsinger	10.1109/HOTCHIPS.2012.7476499
The Intel® Xeon® processor E5 family architecture, power efficiency, and performance.	Jeff Gilbert,Mark Rowland	10.1109/HOTCHIPS.2012.7476501
X-Gene™: 64-bit ARM CPU and SoC.	Paramesh Gopi,Gaurav Singh,Greg Favor	10.1109/HOTCHIPS.2012.7476502
Efficient, precise-restartable program execution on future multicores.	Gagan Gupta,Srinath Sridharan,Gurindar S. Sohi	10.1109/HOTCHIPS.2012.7476510
Low power and high performance 3-D multimedia platform.	Po-Han Huang,Chi-Hung Lin,Hsien-Ching Hsieh,Huang-Lun Lin,Shing-Wu Tung	10.1109/HOTCHIPS.2012.7476508
Power management of the third generation intel core micro architecture formerly codenamed ivy bridge.	Sanjeev Jahagirdar,George Varghese,Inder Sodhi,Ryan Wells	10.1109/HOTCHIPS.2012.7476478
Touch-free technology.	Itay Katz	10.1109/HOTCHIPS.2012.7476466
Xilinx SSI technology concept to silicon development overview.	Shankar Lakka	10.1109/HOTCHIPS.2012.7476474
Hot Chips: Stacking tutorial.	Choon Lee	10.1109/HOTCHIPS.2012.7476472
High performance and efficient single-chip small cell base station SoC.	Kin-Yip Liu	10.1109/HOTCHIPS.2012.7476496
AMD Radeon™ HD 7970 with graphics core next (GCN) architecture.	Mike Mantor	10.1109/HOTCHIPS.2012.7476485
ArcSoft multi-frame technologies.	Sean Mao	10.1109/HOTCHIPS.2012.7476465
SPARC64™ X: Fujitsu&apos;s new generation 16 core processor for the next generation UNIX servers.	Takumi Maruyama	10.1109/HOTCHIPS.2012.7476503
Hot Chips 2012 AMD &quot;Trinity&quot; APU.	Sébastien Nussbaum	10.1109/HOTCHIPS.2012.7476486
The surround computing ERA.	Mark Papermaster	10.1109/HOTCHIPS.2012.7476484
Floating point processing using FPGAs.	Michael Parker	10.1109/HOTCHIPS.2012.7476493
Roadmap for design and EDA infrastructure for 3D products.	Riko Radojcic	10.1109/HOTCHIPS.2012.7476473
FPGA augmented ASICs: The time has come.	David Riddoch,Steve Pope	10.1109/HOTCHIPS.2012.7476482
Reducing transistor variability for high performance low power chips.	Robert Rogenmoser	10.1109/HOTCHIPS.2012.7476495
An IA-32 processor with a wide voltage operating range in 32nm CMOS.	Gregory Ruhl,Saurabh Dighe,Shailendra Jain,Surhud Khare,Satish Yada,V. Ambili,Praveen Salihundam,Shiva Ramani,Sriram Muthukumar,M. Srinivasan,Arun Kumar,Shasi Kumar,Rajaraman Ramanarayanan,Vasantha Erraguntla,Jason Howard,Sriram R. Vangal,Paolo A. Aseron,Howard Wilson,Nitin Borkar	10.1109/HOTCHIPS.2012.7476494
&quot;Jaguar&quot; AMD&apos;s next generation low power x86 core.	Jeff Rupley	10.1109/HOTCHIPS.2012.7476479
IBM zNext - the 3rd generation high frequency microprocessor chip.	Chung-Lung Shum	10.1109/HOTCHIPS.2012.7476505
Sensor fusion mobile platform challenges and future directions.	Jim Steele	10.1109/HOTCHIPS.2012.7476468
ProAptiv: Efficient performance on a fully-synthesizable core.	Ranganathan Sudhakar	10.1109/HOTCHIPS.2012.7476480
SOC programming tutorial.	Neil Trevett	10.1109/HOTCHIPS.2012.7476464
SPARC T5: 16-core CMT processor with glueless 1-hop scaling to 8-sockets.	Sebastian Turullols,Ram Sivaramakrishnan	10.1109/HOTCHIPS.2012.7476504
Visconti2 - a heterogeneous multi-core SoC for image-recognition applications.	Masato Uchiyama,Hideho Arakida,Yasuki Tanabe,Tsukasa Ike,Takanori Tamai,Moriyasu Banno	10.1109/HOTCHIPS.2012.7476489
The future of wireless networking.	Marcus Weldon	10.1109/HOTCHIPS.2012.7476492
Optical backplanes with 3D integrated photonics?	Ephrem Wu	10.1109/HOTCHIPS.2012.7476476
FPGAs with 28Gb/s transceivers built with heterogeneous stacked-silicon interconnects.	Ephrem Wu,Suresh Ramalingam	10.1109/HOTCHIPS.2012.7476491
Medfield smartphone SOC Intel® Atom Z2460 processor.	Rumi Zahir	10.1109/HOTCHIPS.2012.7476498
Welcome to Hot Chips 24.	Rumi Zahir,Christos Kozyrakis	10.1109/HOTCHIPS.2012.7476477
2012 IEEE Hot Chips 24 Symposium (HCS), Cupertino, CA, USA, August 27-29, 2012		
