{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717150577912 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717150577912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 31 04:16:17 2024 " "Processing started: Fri May 31 04:16:17 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717150577912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150577912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto_final -c Proyecto_final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150577912 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717150578320 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717150578320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyectof.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyectof.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProyectoF-Structural " "Found design unit 1: ProyectoF-Structural" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588305 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProyectoF " "Found entity 1: ProyectoF" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-Behavioral " "Found design unit 1: Timer-Behavioral" {  } { { "timer.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/timer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "timer.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latchsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file latchsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LatchSR-Behavioral " "Found design unit 1: LatchSR-Behavioral" {  } { { "latchsr.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/latchsr.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588308 ""} { "Info" "ISGN_ENTITY_NAME" "1 LatchSR " "Found entity 1: LatchSR" {  } { { "latchsr.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/latchsr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file frcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FRCounter-Behavioral " "Found design unit 1: FRCounter-Behavioral" {  } { { "frcounter.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/frcounter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588310 ""} { "Info" "ISGN_ENTITY_NAME" "1 FRCounter " "Found entity 1: FRCounter" {  } { { "frcounter.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/frcounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock-behavorial " "Found design unit 1: clock-behavorial" {  } { { "clock.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/clock.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588311 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150588311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyectof " "Elaborating entity \"Proyectof\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717150588369 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led8 proyectof.vhd(22) " "VHDL Signal Declaration warning at proyectof.vhd(22): used implicit default value for signal \"led8\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "led9 proyectof.vhd(22) " "VHDL Signal Declaration warning at proyectof.vhd(22): used implicit default value for signal \"led9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_s_der_ultra proyectof.vhd(50) " "Verilog HDL or VHDL warning at proyectof.vhd(50): object \"clk_s_der_ultra\" assigned a value but never read" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clk_s_izq_ultra proyectof.vhd(51) " "Verilog HDL or VHDL warning at proyectof.vhd(51): object \"clk_s_izq_ultra\" assigned a value but never read" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_1s proyectof.vhd(91) " "VHDL Process Statement warning at proyectof.vhd(91): signal \"ini_clk_1s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_1s proyectof.vhd(100) " "VHDL Process Statement warning at proyectof.vhd(100): signal \"ini_clk_1s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_100s proyectof.vhd(107) " "VHDL Process Statement warning at proyectof.vhd(107): signal \"ini_clk_100s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ini_clk_100s proyectof.vhd(116) " "VHDL Process Statement warning at proyectof.vhd(116): signal \"ini_clk_100s\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SPEED proyectof.vhd(121) " "VHDL Process Statement warning at proyectof.vhd(121): inferring latch(es) for signal or variable \"SPEED\", which holds its previous value in one or more paths through the process" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MULT proyectof.vhd(173) " "VHDL Process Statement warning at proyectof.vhd(173): signal \"MULT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCIA_CM proyectof.vhd(175) " "VHDL Process Statement warning at proyectof.vhd(175): signal \"DISTANCIA_CM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCIA_CM proyectof.vhd(176) " "VHDL Process Statement warning at proyectof.vhd(176): signal \"DISTANCIA_CM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISTANCIA_CM proyectof.vhd(177) " "VHDL Process Statement warning at proyectof.vhd(177): signal \"DISTANCIA_CM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UNIDADES proyectof.vhd(179) " "VHDL Process Statement warning at proyectof.vhd(179): signal \"UNIDADES\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 179 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DECENAS proyectof.vhd(193) " "VHDL Process Statement warning at proyectof.vhd(193): signal \"DECENAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CENTENAS proyectof.vhd(207) " "VHDL Process Statement warning at proyectof.vhd(207): signal \"CENTENAS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 207 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[0\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[0\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[1\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[1\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[2\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[2\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[3\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[3\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588373 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[4\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[4\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[5\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[5\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[6\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[6\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[7\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[7\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[8\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[8\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[9\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[9\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[10\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[10\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[11\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[11\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[12\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[12\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[13\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[13\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[14\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[14\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[15\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[15\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[16\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[16\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[17\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[17\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[18\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[18\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[19\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[19\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[20\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[20\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[21\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[21\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[22\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[22\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[23\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[23\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[24\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[24\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[25\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[25\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[26\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[26\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[27\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[27\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[28\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[28\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[29\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[29\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[30\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[30\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPEED\[31\] proyectof.vhd(121) " "Inferred latch for \"SPEED\[31\]\" at proyectof.vhd(121)" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150588374 "|Proyectof"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:U1 " "Elaborating entity \"Timer\" for hierarchy \"Timer:U1\"" {  } { { "proyectof.vhd" "U1" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150588375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LatchSR LatchSR:U2 " "Elaborating entity \"LatchSR\" for hierarchy \"LatchSR:U2\"" {  } { { "proyectof.vhd" "U2" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150588376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:U3 " "Elaborating entity \"Timer\" for hierarchy \"Timer:U3\"" {  } { { "proyectof.vhd" "U3" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150588377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:U4 " "Elaborating entity \"Timer\" for hierarchy \"Timer:U4\"" {  } { { "proyectof.vhd" "U4" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150588377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FRCounter FRCounter:U5 " "Elaborating entity \"FRCounter\" for hierarchy \"FRCounter:U5\"" {  } { { "proyectof.vhd" "U5" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150588378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:U6 " "Elaborating entity \"clock\" for hierarchy \"clock:U6\"" {  } { { "proyectof.vhd" "U6" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150588379 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "Mult0" { Text "c:/intelfpga_lite/23.11std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150588912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "proyectof.vhd" "Mod1" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150588912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "proyectof.vhd" "Div1" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150588912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "proyectof.vhd" "Mod0" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150588912 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "proyectof.vhd" "Div0" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150588912 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1717150588912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.11std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150588961 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150588961 ""}  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/intelfpga_lite/23.11std/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 687 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150588961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ers.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ers.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ers " "Found entity 1: mult_ers" {  } { { "db/mult_ers.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/mult_ers.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150589029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589029 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 177 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150589029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2nl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2nl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2nl " "Found entity 1: lpm_divide_2nl" {  } { { "db/lpm_divide_2nl.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/lpm_divide_2nl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1nh " "Found entity 1: sign_div_unsign_1nh" {  } { { "db/sign_div_unsign_1nh.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/sign_div_unsign_1nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_cke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_cke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_cke " "Found entity 1: alt_u_div_cke" {  } { { "db/alt_u_div_cke.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150589209 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589209 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589209 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 176 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150589209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_itl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_itl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_itl " "Found entity 1: lpm_divide_itl" {  } { { "db/lpm_divide_itl.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/lpm_divide_itl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/sign_div_unsign_klh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ihe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ihe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ihe " "Found entity 1: alt_u_div_ihe" {  } { { "db/alt_u_div_ihe.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_ihe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150589284 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589284 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1717150589284 ""}  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1717150589284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717150589353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150589353 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717150589627 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led1 GND " "Pin \"led1\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150589881 "|ProyectoF|led1"} { "Warning" "WMLS_MLS_STUCK_PIN" "led2 GND " "Pin \"led2\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150589881 "|ProyectoF|led2"} { "Warning" "WMLS_MLS_STUCK_PIN" "led3 GND " "Pin \"led3\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150589881 "|ProyectoF|led3"} { "Warning" "WMLS_MLS_STUCK_PIN" "led7 VCC " "Pin \"led7\" is stuck at VCC" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150589881 "|ProyectoF|led7"} { "Warning" "WMLS_MLS_STUCK_PIN" "led8 GND " "Pin \"led8\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150589881 "|ProyectoF|led8"} { "Warning" "WMLS_MLS_STUCK_PIN" "led9 GND " "Pin \"led9\" is stuck at GND" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1717150589881 "|ProyectoF|led9"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1717150589881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1717150589959 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1717150590491 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_9_result_int\[0\]~0\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_9_result_int\[0\]~0" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 72 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150590501 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150590501 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_7_result_int\[0\]~16" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150590501 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_2nl:auto_generated\|sign_div_unsign_1nh:divider\|alt_u_div_cke:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_cke.tdf" "add_sub_8_result_int\[0\]~18" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/db/alt_u_div_cke.tdf" 67 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150590501 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1717150590501 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1717150590752 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717150590752 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "START " "No output dependent on input pin \"START\"" {  } { { "proyectof.vhd" "" { Text "C:/My_Designs/Cuartitos/PPE/Proyecto Final/P2/pfinal 2.0/proyectof.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1717150590850 "|ProyectoF|START"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1717150590850 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1020 " "Implemented 1020 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717150590851 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717150590851 ""} { "Info" "ICUT_CUT_TM_LCELLS" "977 " "Implemented 977 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717150590851 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1717150590851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717150590851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717150590900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 31 04:16:30 2024 " "Processing ended: Fri May 31 04:16:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717150590900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717150590900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717150590900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717150590900 ""}
