
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                       Premise(F3)
	S6= ALUOut_DMMU2.Out=>ALUOut_WB.In                          Premise(F4)
	S7= FU.OutID1=>A_EX.In                                      Premise(F5)
	S8= FU.OutID2=>B_EX.In                                      Premise(F6)
	S9= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit               Premise(F7)
	S10= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F8)
	S11= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F9)
	S12= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F10)
	S13= FU.Bub_ID=>CU_ID.Bub                                   Premise(F11)
	S14= FU.Halt_ID=>CU_ID.Halt                                 Premise(F12)
	S15= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S16= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F14)
	S17= FU.Bub_IF=>CU_IF.Bub                                   Premise(F15)
	S18= FU.Halt_IF=>CU_IF.Halt                                 Premise(F16)
	S19= ICache.Hit=>CU_IF.ICacheHit                            Premise(F17)
	S20= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F18)
	S21= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F19)
	S22= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F20)
	S23= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F21)
	S24= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F23)
	S26= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F24)
	S27= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F25)
	S28= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F26)
	S29= ICache.Hit=>FU.ICacheHit                               Premise(F27)
	S30= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F28)
	S31= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F29)
	S32= IR_ID.Out=>FU.IR_ID                                    Premise(F30)
	S33= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F31)
	S34= IR_WB.Out=>FU.IR_WB                                    Premise(F32)
	S35= ALUOut_DMMU1.Out=>FU.InDMMU1                           Premise(F33)
	S36= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                     Premise(F34)
	S37= ALUOut_DMMU2.Out=>FU.InDMMU2                           Premise(F35)
	S38= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                     Premise(F36)
	S39= GPR.Rdata1=>FU.InID1                                   Premise(F37)
	S40= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F38)
	S41= GPR.Rdata2=>FU.InID2                                   Premise(F39)
	S42= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F40)
	S43= ALUOut_WB.Out=>FU.InWB                                 Premise(F41)
	S44= IR_WB.Out15_11=>FU.InWB_WReg                           Premise(F42)
	S45= IR_ID.Out25_21=>GPR.RReg1                              Premise(F43)
	S46= IR_ID.Out20_16=>GPR.RReg2                              Premise(F44)
	S47= ALUOut_WB.Out=>GPR.WData                               Premise(F45)
	S48= IR_WB.Out15_11=>GPR.WReg                               Premise(F46)
	S49= IMMU.Addr=>IAddrReg.In                                 Premise(F47)
	S50= PC.Out=>ICache.IEA                                     Premise(F48)
	S51= ICache.IEA=addr                                        Path(S4,S50)
	S52= ICache.Hit=ICacheHit(addr)                             ICache-Search(S51)
	S53= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S52,S19)
	S54= FU.ICacheHit=ICacheHit(addr)                           Path(S52,S29)
	S55= PC.Out=>ICache.IEA                                     Premise(F49)
	S56= IMem.MEM8WordOut=>ICache.WData                         Premise(F50)
	S57= ICache.Out=>ICacheReg.In                               Premise(F51)
	S58= PC.Out=>IMMU.IEA                                       Premise(F52)
	S59= IMMU.IEA=addr                                          Path(S4,S58)
	S60= CP0.ASID=>IMMU.PID                                     Premise(F53)
	S61= IMMU.PID=pid                                           Path(S3,S60)
	S62= IMMU.Addr={pid,addr}                                   IMMU-Search(S61,S59)
	S63= IAddrReg.In={pid,addr}                                 Path(S62,S49)
	S64= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S61,S59)
	S65= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S64,S20)
	S66= IAddrReg.Out=>IMem.RAddr                               Premise(F54)
	S67= ICacheReg.Out=>IRMux.CacheData                         Premise(F55)
	S68= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F56)
	S69= IMem.Out=>IRMux.MemData                                Premise(F57)
	S70= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F58)
	S71= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F59)
	S72= IR_ID.Out=>IR_EX.In                                    Premise(F60)
	S73= ICache.Out=>IR_ID.In                                   Premise(F61)
	S74= IRMux.Out=>IR_ID.In                                    Premise(F62)
	S75= ICache.Out=>IR_IMMU.In                                 Premise(F63)
	S76= IR_DMMU2.Out=>IR_WB.In                                 Premise(F64)
	S77= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F65)
	S78= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F66)
	S79= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F67)
	S80= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F68)
	S81= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F69)
	S82= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                    Premise(F70)
	S83= IR_DMMU2.Out31_26=>CU_DMMU2.Op                         Premise(F71)
	S84= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                       Premise(F72)
	S85= IR_EX.Out20_16=>CU_EX.IRFunc1                          Premise(F73)
	S86= IR_EX.Out25_21=>CU_EX.IRFunc2                          Premise(F74)
	S87= IR_EX.Out31_26=>CU_EX.Op                               Premise(F75)
	S88= IR_EX.Out5_0=>CU_EX.IRFunc                             Premise(F76)
	S89= IR_ID.Out20_16=>CU_ID.IRFunc1                          Premise(F77)
	S90= IR_ID.Out25_21=>CU_ID.IRFunc2                          Premise(F78)
	S91= IR_ID.Out31_26=>CU_ID.Op                               Premise(F79)
	S92= IR_ID.Out5_0=>CU_ID.IRFunc                             Premise(F80)
	S93= IR_MEM.Out20_16=>CU_MEM.IRFunc1                        Premise(F81)
	S94= IR_MEM.Out25_21=>CU_MEM.IRFunc2                        Premise(F82)
	S95= IR_MEM.Out31_26=>CU_MEM.Op                             Premise(F83)
	S96= IR_MEM.Out5_0=>CU_MEM.IRFunc                           Premise(F84)
	S97= IR_WB.Out20_16=>CU_WB.IRFunc1                          Premise(F85)
	S98= IR_WB.Out25_21=>CU_WB.IRFunc2                          Premise(F86)
	S99= IR_WB.Out31_26=>CU_WB.Op                               Premise(F87)
	S100= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F88)
	S101= CtrlA_EX=0                                            Premise(F89)
	S102= CtrlB_EX=0                                            Premise(F90)
	S103= CtrlALUOut_MEM=0                                      Premise(F91)
	S104= CtrlALUOut_DMMU1=0                                    Premise(F92)
	S105= CtrlALUOut_DMMU2=0                                    Premise(F93)
	S106= CtrlALUOut_WB=0                                       Premise(F94)
	S107= CtrlA_MEM=0                                           Premise(F95)
	S108= CtrlA_WB=0                                            Premise(F96)
	S109= CtrlB_MEM=0                                           Premise(F97)
	S110= CtrlB_WB=0                                            Premise(F98)
	S111= CtrlICache=0                                          Premise(F99)
	S112= CtrlIMMU=0                                            Premise(F100)
	S113= CtrlIR_DMMU1=0                                        Premise(F101)
	S114= CtrlIR_DMMU2=0                                        Premise(F102)
	S115= CtrlIR_EX=0                                           Premise(F103)
	S116= CtrlIR_ID=0                                           Premise(F104)
	S117= CtrlIR_IMMU=1                                         Premise(F105)
	S118= CtrlIR_MEM=0                                          Premise(F106)
	S119= CtrlIR_WB=0                                           Premise(F107)
	S120= CtrlGPR=0                                             Premise(F108)
	S121= CtrlIAddrReg=1                                        Premise(F109)
	S122= [IAddrReg]={pid,addr}                                 IAddrReg-Write(S63,S121)
	S123= CtrlPC=0                                              Premise(F110)
	S124= CtrlPCInc=0                                           Premise(F111)
	S125= PC[Out]=addr                                          PC-Hold(S1,S123,S124)
	S126= CtrlIMem=0                                            Premise(F112)
	S127= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S2,S126)
	S128= CtrlICacheReg=1                                       Premise(F113)
	S129= CtrlASIDIn=0                                          Premise(F114)
	S130= CtrlCP0=0                                             Premise(F115)
	S131= CP0[ASID]=pid                                         CP0-Hold(S0,S130)
	S132= CtrlEPCIn=0                                           Premise(F116)
	S133= CtrlExCodeIn=0                                        Premise(F117)
	S134= CtrlIRMux=0                                           Premise(F118)
	S135= GPR[rS]=a                                             Premise(F119)
	S136= GPR[rT]=b                                             Premise(F120)

IMMU	S137= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S122)
	S138= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S122)
	S139= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S122)
	S140= PC.Out=addr                                           PC-Out(S125)
	S141= CP0.ASID=pid                                          CP0-Read-ASID(S131)
	S142= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F121)
	S143= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F122)
	S144= FU.OutID1=>A_EX.In                                    Premise(F123)
	S145= FU.OutID2=>B_EX.In                                    Premise(F124)
	S146= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F125)
	S147= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F126)
	S148= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F127)
	S149= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F128)
	S150= FU.Bub_ID=>CU_ID.Bub                                  Premise(F129)
	S151= FU.Halt_ID=>CU_ID.Halt                                Premise(F130)
	S152= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F131)
	S153= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F132)
	S154= FU.Bub_IF=>CU_IF.Bub                                  Premise(F133)
	S155= FU.Halt_IF=>CU_IF.Halt                                Premise(F134)
	S156= ICache.Hit=>CU_IF.ICacheHit                           Premise(F135)
	S157= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F136)
	S158= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F137)
	S159= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F138)
	S160= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F139)
	S161= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F140)
	S162= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F141)
	S163= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F142)
	S164= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F143)
	S165= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F144)
	S166= ICache.Hit=>FU.ICacheHit                              Premise(F145)
	S167= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F146)
	S168= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F147)
	S169= IR_ID.Out=>FU.IR_ID                                   Premise(F148)
	S170= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F149)
	S171= IR_WB.Out=>FU.IR_WB                                   Premise(F150)
	S172= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F151)
	S173= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F152)
	S174= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F153)
	S175= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F154)
	S176= GPR.Rdata1=>FU.InID1                                  Premise(F155)
	S177= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F156)
	S178= GPR.Rdata2=>FU.InID2                                  Premise(F157)
	S179= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F158)
	S180= ALUOut_WB.Out=>FU.InWB                                Premise(F159)
	S181= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F160)
	S182= IR_ID.Out25_21=>GPR.RReg1                             Premise(F161)
	S183= IR_ID.Out20_16=>GPR.RReg2                             Premise(F162)
	S184= ALUOut_WB.Out=>GPR.WData                              Premise(F163)
	S185= IR_WB.Out15_11=>GPR.WReg                              Premise(F164)
	S186= IMMU.Addr=>IAddrReg.In                                Premise(F165)
	S187= PC.Out=>ICache.IEA                                    Premise(F166)
	S188= ICache.IEA=addr                                       Path(S140,S187)
	S189= ICache.Hit=ICacheHit(addr)                            ICache-Search(S188)
	S190= CU_IF.ICacheHit=ICacheHit(addr)                       Path(S189,S156)
	S191= FU.ICacheHit=ICacheHit(addr)                          Path(S189,S166)
	S192= PC.Out=>ICache.IEA                                    Premise(F167)
	S193= IMem.MEM8WordOut=>ICache.WData                        Premise(F168)
	S194= ICache.Out=>ICacheReg.In                              Premise(F169)
	S195= PC.Out=>IMMU.IEA                                      Premise(F170)
	S196= IMMU.IEA=addr                                         Path(S140,S195)
	S197= CP0.ASID=>IMMU.PID                                    Premise(F171)
	S198= IMMU.PID=pid                                          Path(S141,S197)
	S199= IMMU.Addr={pid,addr}                                  IMMU-Search(S198,S196)
	S200= IAddrReg.In={pid,addr}                                Path(S199,S186)
	S201= IMMU.Hit=IMMUHit(pid,addr)                            IMMU-Search(S198,S196)
	S202= CU_IF.IMMUHit=IMMUHit(pid,addr)                       Path(S201,S157)
	S203= IAddrReg.Out=>IMem.RAddr                              Premise(F172)
	S204= IMem.RAddr={pid,addr}                                 Path(S137,S203)
	S205= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S204,S127)
	S206= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S204,S127)
	S207= ICache.WData=IMemGet8Word({pid,addr})                 Path(S206,S193)
	S208= ICacheReg.Out=>IRMux.CacheData                        Premise(F173)
	S209= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F174)
	S210= IMem.Out=>IRMux.MemData                               Premise(F175)
	S211= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S205,S210)
	S212= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S211)
	S213= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F176)
	S214= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F177)
	S215= IR_ID.Out=>IR_EX.In                                   Premise(F178)
	S216= ICache.Out=>IR_ID.In                                  Premise(F179)
	S217= IRMux.Out=>IR_ID.In                                   Premise(F180)
	S218= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S212,S217)
	S219= ICache.Out=>IR_IMMU.In                                Premise(F181)
	S220= IR_DMMU2.Out=>IR_WB.In                                Premise(F182)
	S221= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F183)
	S222= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F184)
	S223= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F185)
	S224= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F186)
	S225= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F187)
	S226= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F188)
	S227= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F189)
	S228= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F190)
	S229= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F191)
	S230= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F192)
	S231= IR_EX.Out31_26=>CU_EX.Op                              Premise(F193)
	S232= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F194)
	S233= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F195)
	S234= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F196)
	S235= IR_ID.Out31_26=>CU_ID.Op                              Premise(F197)
	S236= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F198)
	S237= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F199)
	S238= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F200)
	S239= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F201)
	S240= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F202)
	S241= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F203)
	S242= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F204)
	S243= IR_WB.Out31_26=>CU_WB.Op                              Premise(F205)
	S244= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F206)
	S245= CtrlA_EX=0                                            Premise(F207)
	S246= CtrlB_EX=0                                            Premise(F208)
	S247= CtrlALUOut_MEM=0                                      Premise(F209)
	S248= CtrlALUOut_DMMU1=0                                    Premise(F210)
	S249= CtrlALUOut_DMMU2=0                                    Premise(F211)
	S250= CtrlALUOut_WB=0                                       Premise(F212)
	S251= CtrlA_MEM=0                                           Premise(F213)
	S252= CtrlA_WB=0                                            Premise(F214)
	S253= CtrlB_MEM=0                                           Premise(F215)
	S254= CtrlB_WB=0                                            Premise(F216)
	S255= CtrlICache=1                                          Premise(F217)
	S256= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S188,S207,S255)
	S257= CtrlIMMU=0                                            Premise(F218)
	S258= CtrlIR_DMMU1=0                                        Premise(F219)
	S259= CtrlIR_DMMU2=0                                        Premise(F220)
	S260= CtrlIR_EX=0                                           Premise(F221)
	S261= CtrlIR_ID=1                                           Premise(F222)
	S262= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Write(S218,S261)
	S263= CtrlIR_IMMU=0                                         Premise(F223)
	S264= CtrlIR_MEM=0                                          Premise(F224)
	S265= CtrlIR_WB=0                                           Premise(F225)
	S266= CtrlGPR=0                                             Premise(F226)
	S267= GPR[rS]=a                                             GPR-Hold(S135,S266)
	S268= GPR[rT]=b                                             GPR-Hold(S136,S266)
	S269= CtrlIAddrReg=0                                        Premise(F227)
	S270= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S122,S269)
	S271= CtrlPC=0                                              Premise(F228)
	S272= CtrlPCInc=1                                           Premise(F229)
	S273= PC[Out]=addr+4                                        PC-Inc(S125,S271,S272)
	S274= PC[CIA]=addr                                          PC-Inc(S125,S271,S272)
	S275= CtrlIMem=0                                            Premise(F230)
	S276= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S127,S275)
	S277= CtrlICacheReg=0                                       Premise(F231)
	S278= CtrlASIDIn=0                                          Premise(F232)
	S279= CtrlCP0=0                                             Premise(F233)
	S280= CP0[ASID]=pid                                         CP0-Hold(S131,S279)
	S281= CtrlEPCIn=0                                           Premise(F234)
	S282= CtrlExCodeIn=0                                        Premise(F235)
	S283= CtrlIRMux=0                                           Premise(F236)

ID	S284= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S262)
	S285= IR_ID.Out31_26=0                                      IR-Out(S262)
	S286= IR_ID.Out25_21=rS                                     IR-Out(S262)
	S287= IR_ID.Out20_16=rT                                     IR-Out(S262)
	S288= IR_ID.Out15_11=rD                                     IR-Out(S262)
	S289= IR_ID.Out10_6=0                                       IR-Out(S262)
	S290= IR_ID.Out5_0=37                                       IR-Out(S262)
	S291= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S270)
	S292= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S270)
	S293= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S270)
	S294= PC.Out=addr+4                                         PC-Out(S273)
	S295= PC.CIA=addr                                           PC-Out(S274)
	S296= PC.CIA31_28=addr[31:28]                               PC-Out(S274)
	S297= CP0.ASID=pid                                          CP0-Read-ASID(S280)
	S298= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F237)
	S299= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F238)
	S300= FU.OutID1=>A_EX.In                                    Premise(F239)
	S301= FU.OutID2=>B_EX.In                                    Premise(F240)
	S302= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F241)
	S303= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F242)
	S304= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F243)
	S305= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F244)
	S306= FU.Bub_ID=>CU_ID.Bub                                  Premise(F245)
	S307= FU.Halt_ID=>CU_ID.Halt                                Premise(F246)
	S308= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F247)
	S309= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F248)
	S310= FU.Bub_IF=>CU_IF.Bub                                  Premise(F249)
	S311= FU.Halt_IF=>CU_IF.Halt                                Premise(F250)
	S312= ICache.Hit=>CU_IF.ICacheHit                           Premise(F251)
	S313= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F252)
	S314= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F253)
	S315= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F254)
	S316= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F255)
	S317= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F256)
	S318= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F257)
	S319= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F258)
	S320= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F259)
	S321= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F260)
	S322= ICache.Hit=>FU.ICacheHit                              Premise(F261)
	S323= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F262)
	S324= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F263)
	S325= IR_ID.Out=>FU.IR_ID                                   Premise(F264)
	S326= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S284,S325)
	S327= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F265)
	S328= IR_WB.Out=>FU.IR_WB                                   Premise(F266)
	S329= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F267)
	S330= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F268)
	S331= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F269)
	S332= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F270)
	S333= GPR.Rdata1=>FU.InID1                                  Premise(F271)
	S334= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F272)
	S335= FU.InID1_RReg=rS                                      Path(S286,S334)
	S336= GPR.Rdata2=>FU.InID2                                  Premise(F273)
	S337= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F274)
	S338= FU.InID2_RReg=rT                                      Path(S287,S337)
	S339= ALUOut_WB.Out=>FU.InWB                                Premise(F275)
	S340= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F276)
	S341= IR_ID.Out25_21=>GPR.RReg1                             Premise(F277)
	S342= GPR.RReg1=rS                                          Path(S286,S341)
	S343= GPR.Rdata1=a                                          GPR-Read(S342,S267)
	S344= FU.InID1=a                                            Path(S343,S333)
	S345= FU.OutID1=FU(a)                                       FU-Forward(S344)
	S346= A_EX.In=FU(a)                                         Path(S345,S300)
	S347= IR_ID.Out20_16=>GPR.RReg2                             Premise(F278)
	S348= GPR.RReg2=rT                                          Path(S287,S347)
	S349= GPR.Rdata2=b                                          GPR-Read(S348,S268)
	S350= FU.InID2=b                                            Path(S349,S336)
	S351= FU.OutID2=FU(b)                                       FU-Forward(S350)
	S352= B_EX.In=FU(b)                                         Path(S351,S301)
	S353= ALUOut_WB.Out=>GPR.WData                              Premise(F279)
	S354= IR_WB.Out15_11=>GPR.WReg                              Premise(F280)
	S355= IMMU.Addr=>IAddrReg.In                                Premise(F281)
	S356= PC.Out=>ICache.IEA                                    Premise(F282)
	S357= ICache.IEA=addr+4                                     Path(S294,S356)
	S358= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S357)
	S359= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S358,S312)
	S360= FU.ICacheHit=ICacheHit(addr+4)                        Path(S358,S322)
	S361= PC.Out=>ICache.IEA                                    Premise(F283)
	S362= IMem.MEM8WordOut=>ICache.WData                        Premise(F284)
	S363= ICache.Out=>ICacheReg.In                              Premise(F285)
	S364= PC.Out=>IMMU.IEA                                      Premise(F286)
	S365= IMMU.IEA=addr+4                                       Path(S294,S364)
	S366= CP0.ASID=>IMMU.PID                                    Premise(F287)
	S367= IMMU.PID=pid                                          Path(S297,S366)
	S368= IMMU.Addr={pid,addr+4}                                IMMU-Search(S367,S365)
	S369= IAddrReg.In={pid,addr+4}                              Path(S368,S355)
	S370= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S367,S365)
	S371= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S370,S313)
	S372= IAddrReg.Out=>IMem.RAddr                              Premise(F288)
	S373= IMem.RAddr={pid,addr}                                 Path(S291,S372)
	S374= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S373,S276)
	S375= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S373,S276)
	S376= ICache.WData=IMemGet8Word({pid,addr})                 Path(S375,S362)
	S377= ICacheReg.Out=>IRMux.CacheData                        Premise(F289)
	S378= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F290)
	S379= IMem.Out=>IRMux.MemData                               Premise(F291)
	S380= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S374,S379)
	S381= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S380)
	S382= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F292)
	S383= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F293)
	S384= IR_ID.Out=>IR_EX.In                                   Premise(F294)
	S385= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S284,S384)
	S386= ICache.Out=>IR_ID.In                                  Premise(F295)
	S387= IRMux.Out=>IR_ID.In                                   Premise(F296)
	S388= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S381,S387)
	S389= ICache.Out=>IR_IMMU.In                                Premise(F297)
	S390= IR_DMMU2.Out=>IR_WB.In                                Premise(F298)
	S391= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F299)
	S392= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F300)
	S393= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F301)
	S394= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F302)
	S395= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F303)
	S396= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F304)
	S397= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F305)
	S398= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F306)
	S399= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F307)
	S400= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F308)
	S401= IR_EX.Out31_26=>CU_EX.Op                              Premise(F309)
	S402= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F310)
	S403= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F311)
	S404= CU_ID.IRFunc1=rT                                      Path(S287,S403)
	S405= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F312)
	S406= CU_ID.IRFunc2=rS                                      Path(S286,S405)
	S407= IR_ID.Out31_26=>CU_ID.Op                              Premise(F313)
	S408= CU_ID.Op=0                                            Path(S285,S407)
	S409= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F314)
	S410= CU_ID.IRFunc=37                                       Path(S290,S409)
	S411= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F315)
	S412= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F316)
	S413= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F317)
	S414= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F318)
	S415= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F319)
	S416= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F320)
	S417= IR_WB.Out31_26=>CU_WB.Op                              Premise(F321)
	S418= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F322)
	S419= CtrlA_EX=1                                            Premise(F323)
	S420= [A_EX]=FU(a)                                          A_EX-Write(S346,S419)
	S421= CtrlB_EX=1                                            Premise(F324)
	S422= [B_EX]=FU(b)                                          B_EX-Write(S352,S421)
	S423= CtrlALUOut_MEM=0                                      Premise(F325)
	S424= CtrlALUOut_DMMU1=0                                    Premise(F326)
	S425= CtrlALUOut_DMMU2=0                                    Premise(F327)
	S426= CtrlALUOut_WB=0                                       Premise(F328)
	S427= CtrlA_MEM=0                                           Premise(F329)
	S428= CtrlA_WB=0                                            Premise(F330)
	S429= CtrlB_MEM=0                                           Premise(F331)
	S430= CtrlB_WB=0                                            Premise(F332)
	S431= CtrlICache=0                                          Premise(F333)
	S432= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S256,S431)
	S433= CtrlIMMU=0                                            Premise(F334)
	S434= CtrlIR_DMMU1=0                                        Premise(F335)
	S435= CtrlIR_DMMU2=0                                        Premise(F336)
	S436= CtrlIR_EX=1                                           Premise(F337)
	S437= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Write(S385,S436)
	S438= CtrlIR_ID=0                                           Premise(F338)
	S439= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S262,S438)
	S440= CtrlIR_IMMU=0                                         Premise(F339)
	S441= CtrlIR_MEM=0                                          Premise(F340)
	S442= CtrlIR_WB=0                                           Premise(F341)
	S443= CtrlGPR=0                                             Premise(F342)
	S444= GPR[rS]=a                                             GPR-Hold(S267,S443)
	S445= GPR[rT]=b                                             GPR-Hold(S268,S443)
	S446= CtrlIAddrReg=0                                        Premise(F343)
	S447= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S270,S446)
	S448= CtrlPC=0                                              Premise(F344)
	S449= CtrlPCInc=0                                           Premise(F345)
	S450= PC[CIA]=addr                                          PC-Hold(S274,S449)
	S451= PC[Out]=addr+4                                        PC-Hold(S273,S448,S449)
	S452= CtrlIMem=0                                            Premise(F346)
	S453= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S276,S452)
	S454= CtrlICacheReg=0                                       Premise(F347)
	S455= CtrlASIDIn=0                                          Premise(F348)
	S456= CtrlCP0=0                                             Premise(F349)
	S457= CP0[ASID]=pid                                         CP0-Hold(S280,S456)
	S458= CtrlEPCIn=0                                           Premise(F350)
	S459= CtrlExCodeIn=0                                        Premise(F351)
	S460= CtrlIRMux=0                                           Premise(F352)

EX	S461= A_EX.Out=FU(a)                                        A_EX-Out(S420)
	S462= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S420)
	S463= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S420)
	S464= B_EX.Out=FU(b)                                        B_EX-Out(S422)
	S465= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S422)
	S466= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S422)
	S467= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S437)
	S468= IR_EX.Out31_26=0                                      IR_EX-Out(S437)
	S469= IR_EX.Out25_21=rS                                     IR_EX-Out(S437)
	S470= IR_EX.Out20_16=rT                                     IR_EX-Out(S437)
	S471= IR_EX.Out15_11=rD                                     IR_EX-Out(S437)
	S472= IR_EX.Out10_6=0                                       IR_EX-Out(S437)
	S473= IR_EX.Out5_0=37                                       IR_EX-Out(S437)
	S474= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S439)
	S475= IR_ID.Out31_26=0                                      IR-Out(S439)
	S476= IR_ID.Out25_21=rS                                     IR-Out(S439)
	S477= IR_ID.Out20_16=rT                                     IR-Out(S439)
	S478= IR_ID.Out15_11=rD                                     IR-Out(S439)
	S479= IR_ID.Out10_6=0                                       IR-Out(S439)
	S480= IR_ID.Out5_0=37                                       IR-Out(S439)
	S481= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S447)
	S482= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S447)
	S483= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S447)
	S484= PC.CIA=addr                                           PC-Out(S450)
	S485= PC.CIA31_28=addr[31:28]                               PC-Out(S450)
	S486= PC.Out=addr+4                                         PC-Out(S451)
	S487= CP0.ASID=pid                                          CP0-Read-ASID(S457)
	S488= ALU.Func=6'b000001                                    Premise(F353)
	S489= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F354)
	S490= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F355)
	S491= FU.OutID1=>A_EX.In                                    Premise(F356)
	S492= FU.OutID2=>B_EX.In                                    Premise(F357)
	S493= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F358)
	S494= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F359)
	S495= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F360)
	S496= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F361)
	S497= FU.Bub_ID=>CU_ID.Bub                                  Premise(F362)
	S498= FU.Halt_ID=>CU_ID.Halt                                Premise(F363)
	S499= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F364)
	S500= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F365)
	S501= FU.Bub_IF=>CU_IF.Bub                                  Premise(F366)
	S502= FU.Halt_IF=>CU_IF.Halt                                Premise(F367)
	S503= ICache.Hit=>CU_IF.ICacheHit                           Premise(F368)
	S504= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F369)
	S505= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F370)
	S506= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F371)
	S507= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F372)
	S508= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F373)
	S509= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F374)
	S510= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F375)
	S511= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F376)
	S512= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F377)
	S513= ICache.Hit=>FU.ICacheHit                              Premise(F378)
	S514= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F379)
	S515= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F380)
	S516= IR_ID.Out=>FU.IR_ID                                   Premise(F381)
	S517= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S474,S516)
	S518= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F382)
	S519= IR_WB.Out=>FU.IR_WB                                   Premise(F383)
	S520= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F384)
	S521= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F385)
	S522= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F386)
	S523= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F387)
	S524= GPR.Rdata1=>FU.InID1                                  Premise(F388)
	S525= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F389)
	S526= FU.InID1_RReg=rS                                      Path(S476,S525)
	S527= GPR.Rdata2=>FU.InID2                                  Premise(F390)
	S528= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F391)
	S529= FU.InID2_RReg=rT                                      Path(S477,S528)
	S530= ALUOut_WB.Out=>FU.InWB                                Premise(F392)
	S531= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F393)
	S532= IR_ID.Out25_21=>GPR.RReg1                             Premise(F394)
	S533= GPR.RReg1=rS                                          Path(S476,S532)
	S534= GPR.Rdata1=a                                          GPR-Read(S533,S444)
	S535= FU.InID1=a                                            Path(S534,S524)
	S536= FU.OutID1=FU(a)                                       FU-Forward(S535)
	S537= A_EX.In=FU(a)                                         Path(S536,S491)
	S538= IR_ID.Out20_16=>GPR.RReg2                             Premise(F395)
	S539= GPR.RReg2=rT                                          Path(S477,S538)
	S540= GPR.Rdata2=b                                          GPR-Read(S539,S445)
	S541= FU.InID2=b                                            Path(S540,S527)
	S542= FU.OutID2=FU(b)                                       FU-Forward(S541)
	S543= B_EX.In=FU(b)                                         Path(S542,S492)
	S544= ALUOut_WB.Out=>GPR.WData                              Premise(F396)
	S545= IR_WB.Out15_11=>GPR.WReg                              Premise(F397)
	S546= IMMU.Addr=>IAddrReg.In                                Premise(F398)
	S547= PC.Out=>ICache.IEA                                    Premise(F399)
	S548= ICache.IEA=addr+4                                     Path(S486,S547)
	S549= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S548)
	S550= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S549,S503)
	S551= FU.ICacheHit=ICacheHit(addr+4)                        Path(S549,S513)
	S552= PC.Out=>ICache.IEA                                    Premise(F400)
	S553= IMem.MEM8WordOut=>ICache.WData                        Premise(F401)
	S554= ICache.Out=>ICacheReg.In                              Premise(F402)
	S555= PC.Out=>IMMU.IEA                                      Premise(F403)
	S556= IMMU.IEA=addr+4                                       Path(S486,S555)
	S557= CP0.ASID=>IMMU.PID                                    Premise(F404)
	S558= IMMU.PID=pid                                          Path(S487,S557)
	S559= IMMU.Addr={pid,addr+4}                                IMMU-Search(S558,S556)
	S560= IAddrReg.In={pid,addr+4}                              Path(S559,S546)
	S561= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S558,S556)
	S562= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S561,S504)
	S563= IAddrReg.Out=>IMem.RAddr                              Premise(F405)
	S564= IMem.RAddr={pid,addr}                                 Path(S481,S563)
	S565= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S564,S453)
	S566= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S564,S453)
	S567= ICache.WData=IMemGet8Word({pid,addr})                 Path(S566,S553)
	S568= ICacheReg.Out=>IRMux.CacheData                        Premise(F406)
	S569= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F407)
	S570= IMem.Out=>IRMux.MemData                               Premise(F408)
	S571= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S565,S570)
	S572= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S571)
	S573= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F409)
	S574= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F410)
	S575= IR_ID.Out=>IR_EX.In                                   Premise(F411)
	S576= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S474,S575)
	S577= ICache.Out=>IR_ID.In                                  Premise(F412)
	S578= IRMux.Out=>IR_ID.In                                   Premise(F413)
	S579= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S572,S578)
	S580= ICache.Out=>IR_IMMU.In                                Premise(F414)
	S581= IR_DMMU2.Out=>IR_WB.In                                Premise(F415)
	S582= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F416)
	S583= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F417)
	S584= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F418)
	S585= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F419)
	S586= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F420)
	S587= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F421)
	S588= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F422)
	S589= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F423)
	S590= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F424)
	S591= CU_EX.IRFunc1=rT                                      Path(S470,S590)
	S592= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F425)
	S593= CU_EX.IRFunc2=rS                                      Path(S469,S592)
	S594= IR_EX.Out31_26=>CU_EX.Op                              Premise(F426)
	S595= CU_EX.Op=0                                            Path(S468,S594)
	S596= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F427)
	S597= CU_EX.IRFunc=37                                       Path(S473,S596)
	S598= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F428)
	S599= CU_ID.IRFunc1=rT                                      Path(S477,S598)
	S600= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F429)
	S601= CU_ID.IRFunc2=rS                                      Path(S476,S600)
	S602= IR_ID.Out31_26=>CU_ID.Op                              Premise(F430)
	S603= CU_ID.Op=0                                            Path(S475,S602)
	S604= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F431)
	S605= CU_ID.IRFunc=37                                       Path(S480,S604)
	S606= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F432)
	S607= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F433)
	S608= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F434)
	S609= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F435)
	S610= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F436)
	S611= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F437)
	S612= IR_WB.Out31_26=>CU_WB.Op                              Premise(F438)
	S613= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F439)
	S614= CtrlA_EX=0                                            Premise(F440)
	S615= [A_EX]=FU(a)                                          A_EX-Hold(S420,S614)
	S616= CtrlB_EX=0                                            Premise(F441)
	S617= [B_EX]=FU(b)                                          B_EX-Hold(S422,S616)
	S618= CtrlALUOut_MEM=1                                      Premise(F442)
	S619= CtrlALUOut_DMMU1=0                                    Premise(F443)
	S620= CtrlALUOut_DMMU2=0                                    Premise(F444)
	S621= CtrlALUOut_WB=0                                       Premise(F445)
	S622= CtrlA_MEM=0                                           Premise(F446)
	S623= CtrlA_WB=0                                            Premise(F447)
	S624= CtrlB_MEM=0                                           Premise(F448)
	S625= CtrlB_WB=0                                            Premise(F449)
	S626= CtrlICache=0                                          Premise(F450)
	S627= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S432,S626)
	S628= CtrlIMMU=0                                            Premise(F451)
	S629= CtrlIR_DMMU1=0                                        Premise(F452)
	S630= CtrlIR_DMMU2=0                                        Premise(F453)
	S631= CtrlIR_EX=0                                           Premise(F454)
	S632= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S437,S631)
	S633= CtrlIR_ID=0                                           Premise(F455)
	S634= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S439,S633)
	S635= CtrlIR_IMMU=0                                         Premise(F456)
	S636= CtrlIR_MEM=1                                          Premise(F457)
	S637= CtrlIR_WB=0                                           Premise(F458)
	S638= CtrlGPR=0                                             Premise(F459)
	S639= GPR[rS]=a                                             GPR-Hold(S444,S638)
	S640= GPR[rT]=b                                             GPR-Hold(S445,S638)
	S641= CtrlIAddrReg=0                                        Premise(F460)
	S642= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S447,S641)
	S643= CtrlPC=0                                              Premise(F461)
	S644= CtrlPCInc=0                                           Premise(F462)
	S645= PC[CIA]=addr                                          PC-Hold(S450,S644)
	S646= PC[Out]=addr+4                                        PC-Hold(S451,S643,S644)
	S647= CtrlIMem=0                                            Premise(F463)
	S648= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S453,S647)
	S649= CtrlICacheReg=0                                       Premise(F464)
	S650= CtrlASIDIn=0                                          Premise(F465)
	S651= CtrlCP0=0                                             Premise(F466)
	S652= CP0[ASID]=pid                                         CP0-Hold(S457,S651)
	S653= CtrlEPCIn=0                                           Premise(F467)
	S654= CtrlExCodeIn=0                                        Premise(F468)
	S655= CtrlIRMux=0                                           Premise(F469)

MEM	S656= A_EX.Out=FU(a)                                        A_EX-Out(S615)
	S657= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S615)
	S658= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S615)
	S659= B_EX.Out=FU(b)                                        B_EX-Out(S617)
	S660= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S617)
	S661= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S617)
	S662= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S632)
	S663= IR_EX.Out31_26=0                                      IR_EX-Out(S632)
	S664= IR_EX.Out25_21=rS                                     IR_EX-Out(S632)
	S665= IR_EX.Out20_16=rT                                     IR_EX-Out(S632)
	S666= IR_EX.Out15_11=rD                                     IR_EX-Out(S632)
	S667= IR_EX.Out10_6=0                                       IR_EX-Out(S632)
	S668= IR_EX.Out5_0=37                                       IR_EX-Out(S632)
	S669= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S634)
	S670= IR_ID.Out31_26=0                                      IR-Out(S634)
	S671= IR_ID.Out25_21=rS                                     IR-Out(S634)
	S672= IR_ID.Out20_16=rT                                     IR-Out(S634)
	S673= IR_ID.Out15_11=rD                                     IR-Out(S634)
	S674= IR_ID.Out10_6=0                                       IR-Out(S634)
	S675= IR_ID.Out5_0=37                                       IR-Out(S634)
	S676= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S642)
	S677= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S642)
	S678= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S642)
	S679= PC.CIA=addr                                           PC-Out(S645)
	S680= PC.CIA31_28=addr[31:28]                               PC-Out(S645)
	S681= PC.Out=addr+4                                         PC-Out(S646)
	S682= CP0.ASID=pid                                          CP0-Read-ASID(S652)
	S683= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F470)
	S684= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F471)
	S685= FU.OutID1=>A_EX.In                                    Premise(F472)
	S686= FU.OutID2=>B_EX.In                                    Premise(F473)
	S687= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F474)
	S688= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F475)
	S689= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F476)
	S690= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F477)
	S691= FU.Bub_ID=>CU_ID.Bub                                  Premise(F478)
	S692= FU.Halt_ID=>CU_ID.Halt                                Premise(F479)
	S693= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F480)
	S694= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F481)
	S695= FU.Bub_IF=>CU_IF.Bub                                  Premise(F482)
	S696= FU.Halt_IF=>CU_IF.Halt                                Premise(F483)
	S697= ICache.Hit=>CU_IF.ICacheHit                           Premise(F484)
	S698= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F485)
	S699= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F486)
	S700= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F487)
	S701= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F488)
	S702= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F489)
	S703= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F490)
	S704= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F491)
	S705= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F492)
	S706= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F493)
	S707= ICache.Hit=>FU.ICacheHit                              Premise(F494)
	S708= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F495)
	S709= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F496)
	S710= IR_ID.Out=>FU.IR_ID                                   Premise(F497)
	S711= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S669,S710)
	S712= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F498)
	S713= IR_WB.Out=>FU.IR_WB                                   Premise(F499)
	S714= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F500)
	S715= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F501)
	S716= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F502)
	S717= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F503)
	S718= GPR.Rdata1=>FU.InID1                                  Premise(F504)
	S719= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F505)
	S720= FU.InID1_RReg=rS                                      Path(S671,S719)
	S721= GPR.Rdata2=>FU.InID2                                  Premise(F506)
	S722= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F507)
	S723= FU.InID2_RReg=rT                                      Path(S672,S722)
	S724= ALUOut_WB.Out=>FU.InWB                                Premise(F508)
	S725= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F509)
	S726= IR_ID.Out25_21=>GPR.RReg1                             Premise(F510)
	S727= GPR.RReg1=rS                                          Path(S671,S726)
	S728= GPR.Rdata1=a                                          GPR-Read(S727,S639)
	S729= FU.InID1=a                                            Path(S728,S718)
	S730= FU.OutID1=FU(a)                                       FU-Forward(S729)
	S731= A_EX.In=FU(a)                                         Path(S730,S685)
	S732= IR_ID.Out20_16=>GPR.RReg2                             Premise(F511)
	S733= GPR.RReg2=rT                                          Path(S672,S732)
	S734= GPR.Rdata2=b                                          GPR-Read(S733,S640)
	S735= FU.InID2=b                                            Path(S734,S721)
	S736= FU.OutID2=FU(b)                                       FU-Forward(S735)
	S737= B_EX.In=FU(b)                                         Path(S736,S686)
	S738= ALUOut_WB.Out=>GPR.WData                              Premise(F512)
	S739= IR_WB.Out15_11=>GPR.WReg                              Premise(F513)
	S740= IMMU.Addr=>IAddrReg.In                                Premise(F514)
	S741= PC.Out=>ICache.IEA                                    Premise(F515)
	S742= ICache.IEA=addr+4                                     Path(S681,S741)
	S743= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S742)
	S744= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S743,S697)
	S745= FU.ICacheHit=ICacheHit(addr+4)                        Path(S743,S707)
	S746= PC.Out=>ICache.IEA                                    Premise(F516)
	S747= IMem.MEM8WordOut=>ICache.WData                        Premise(F517)
	S748= ICache.Out=>ICacheReg.In                              Premise(F518)
	S749= PC.Out=>IMMU.IEA                                      Premise(F519)
	S750= IMMU.IEA=addr+4                                       Path(S681,S749)
	S751= CP0.ASID=>IMMU.PID                                    Premise(F520)
	S752= IMMU.PID=pid                                          Path(S682,S751)
	S753= IMMU.Addr={pid,addr+4}                                IMMU-Search(S752,S750)
	S754= IAddrReg.In={pid,addr+4}                              Path(S753,S740)
	S755= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S752,S750)
	S756= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S755,S698)
	S757= IAddrReg.Out=>IMem.RAddr                              Premise(F521)
	S758= IMem.RAddr={pid,addr}                                 Path(S676,S757)
	S759= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S758,S648)
	S760= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S758,S648)
	S761= ICache.WData=IMemGet8Word({pid,addr})                 Path(S760,S747)
	S762= ICacheReg.Out=>IRMux.CacheData                        Premise(F522)
	S763= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F523)
	S764= IMem.Out=>IRMux.MemData                               Premise(F524)
	S765= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S759,S764)
	S766= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S765)
	S767= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F525)
	S768= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F526)
	S769= IR_ID.Out=>IR_EX.In                                   Premise(F527)
	S770= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S669,S769)
	S771= ICache.Out=>IR_ID.In                                  Premise(F528)
	S772= IRMux.Out=>IR_ID.In                                   Premise(F529)
	S773= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S766,S772)
	S774= ICache.Out=>IR_IMMU.In                                Premise(F530)
	S775= IR_DMMU2.Out=>IR_WB.In                                Premise(F531)
	S776= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F532)
	S777= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F533)
	S778= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F534)
	S779= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F535)
	S780= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F536)
	S781= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F537)
	S782= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F538)
	S783= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F539)
	S784= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F540)
	S785= CU_EX.IRFunc1=rT                                      Path(S665,S784)
	S786= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F541)
	S787= CU_EX.IRFunc2=rS                                      Path(S664,S786)
	S788= IR_EX.Out31_26=>CU_EX.Op                              Premise(F542)
	S789= CU_EX.Op=0                                            Path(S663,S788)
	S790= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F543)
	S791= CU_EX.IRFunc=37                                       Path(S668,S790)
	S792= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F544)
	S793= CU_ID.IRFunc1=rT                                      Path(S672,S792)
	S794= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F545)
	S795= CU_ID.IRFunc2=rS                                      Path(S671,S794)
	S796= IR_ID.Out31_26=>CU_ID.Op                              Premise(F546)
	S797= CU_ID.Op=0                                            Path(S670,S796)
	S798= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F547)
	S799= CU_ID.IRFunc=37                                       Path(S675,S798)
	S800= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F548)
	S801= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F549)
	S802= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F550)
	S803= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F551)
	S804= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F552)
	S805= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F553)
	S806= IR_WB.Out31_26=>CU_WB.Op                              Premise(F554)
	S807= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F555)
	S808= CtrlA_EX=0                                            Premise(F556)
	S809= [A_EX]=FU(a)                                          A_EX-Hold(S615,S808)
	S810= CtrlB_EX=0                                            Premise(F557)
	S811= [B_EX]=FU(b)                                          B_EX-Hold(S617,S810)
	S812= CtrlALUOut_MEM=0                                      Premise(F558)
	S813= CtrlALUOut_DMMU1=1                                    Premise(F559)
	S814= CtrlALUOut_DMMU2=0                                    Premise(F560)
	S815= CtrlALUOut_WB=1                                       Premise(F561)
	S816= CtrlA_MEM=0                                           Premise(F562)
	S817= CtrlA_WB=1                                            Premise(F563)
	S818= CtrlB_MEM=0                                           Premise(F564)
	S819= CtrlB_WB=1                                            Premise(F565)
	S820= CtrlICache=0                                          Premise(F566)
	S821= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S627,S820)
	S822= CtrlIMMU=0                                            Premise(F567)
	S823= CtrlIR_DMMU1=1                                        Premise(F568)
	S824= CtrlIR_DMMU2=0                                        Premise(F569)
	S825= CtrlIR_EX=0                                           Premise(F570)
	S826= [IR_EX]={0,rS,rT,rD,0,37}                             IR_EX-Hold(S632,S825)
	S827= CtrlIR_ID=0                                           Premise(F571)
	S828= [IR_ID]={0,rS,rT,rD,0,37}                             IR_ID-Hold(S634,S827)
	S829= CtrlIR_IMMU=0                                         Premise(F572)
	S830= CtrlIR_MEM=0                                          Premise(F573)
	S831= CtrlIR_WB=1                                           Premise(F574)
	S832= CtrlGPR=0                                             Premise(F575)
	S833= GPR[rS]=a                                             GPR-Hold(S639,S832)
	S834= GPR[rT]=b                                             GPR-Hold(S640,S832)
	S835= CtrlIAddrReg=0                                        Premise(F576)
	S836= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S642,S835)
	S837= CtrlPC=0                                              Premise(F577)
	S838= CtrlPCInc=0                                           Premise(F578)
	S839= PC[CIA]=addr                                          PC-Hold(S645,S838)
	S840= PC[Out]=addr+4                                        PC-Hold(S646,S837,S838)
	S841= CtrlIMem=0                                            Premise(F579)
	S842= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                    IMem-Hold(S648,S841)
	S843= CtrlICacheReg=0                                       Premise(F580)
	S844= CtrlASIDIn=0                                          Premise(F581)
	S845= CtrlCP0=0                                             Premise(F582)
	S846= CP0[ASID]=pid                                         CP0-Hold(S652,S845)
	S847= CtrlEPCIn=0                                           Premise(F583)
	S848= CtrlExCodeIn=0                                        Premise(F584)
	S849= CtrlIRMux=0                                           Premise(F585)

WB	S850= A_EX.Out=FU(a)                                        A_EX-Out(S809)
	S851= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S809)
	S852= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S809)
	S853= B_EX.Out=FU(b)                                        B_EX-Out(S811)
	S854= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S811)
	S855= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S811)
	S856= IR_EX.Out={0,rS,rT,rD,0,37}                           IR_EX-Out(S826)
	S857= IR_EX.Out31_26=0                                      IR_EX-Out(S826)
	S858= IR_EX.Out25_21=rS                                     IR_EX-Out(S826)
	S859= IR_EX.Out20_16=rT                                     IR_EX-Out(S826)
	S860= IR_EX.Out15_11=rD                                     IR_EX-Out(S826)
	S861= IR_EX.Out10_6=0                                       IR_EX-Out(S826)
	S862= IR_EX.Out5_0=37                                       IR_EX-Out(S826)
	S863= IR_ID.Out={0,rS,rT,rD,0,37}                           IR-Out(S828)
	S864= IR_ID.Out31_26=0                                      IR-Out(S828)
	S865= IR_ID.Out25_21=rS                                     IR-Out(S828)
	S866= IR_ID.Out20_16=rT                                     IR-Out(S828)
	S867= IR_ID.Out15_11=rD                                     IR-Out(S828)
	S868= IR_ID.Out10_6=0                                       IR-Out(S828)
	S869= IR_ID.Out5_0=37                                       IR-Out(S828)
	S870= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S836)
	S871= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S836)
	S872= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S836)
	S873= PC.CIA=addr                                           PC-Out(S839)
	S874= PC.CIA31_28=addr[31:28]                               PC-Out(S839)
	S875= PC.Out=addr+4                                         PC-Out(S840)
	S876= CP0.ASID=pid                                          CP0-Read-ASID(S846)
	S877= ALUOut_DMMU1.Out=>ALUOut_DMMU2.In                     Premise(F818)
	S878= ALUOut_DMMU2.Out=>ALUOut_WB.In                        Premise(F819)
	S879= FU.OutID1=>A_EX.In                                    Premise(F820)
	S880= FU.OutID2=>B_EX.In                                    Premise(F821)
	S881= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F822)
	S882= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F823)
	S883= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F824)
	S884= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F825)
	S885= FU.Bub_ID=>CU_ID.Bub                                  Premise(F826)
	S886= FU.Halt_ID=>CU_ID.Halt                                Premise(F827)
	S887= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F828)
	S888= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F829)
	S889= FU.Bub_IF=>CU_IF.Bub                                  Premise(F830)
	S890= FU.Halt_IF=>CU_IF.Halt                                Premise(F831)
	S891= ICache.Hit=>CU_IF.ICacheHit                           Premise(F832)
	S892= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F833)
	S893= FU.Bub_IMMU=>CU_IMMU.Bub                              Premise(F834)
	S894= FU.Halt_IMMU=>CU_IMMU.Halt                            Premise(F835)
	S895= CU_ID.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F836)
	S896= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F837)
	S897= CU_ID.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F838)
	S898= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F839)
	S899= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F840)
	S900= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F841)
	S901= ICache.Hit=>FU.ICacheHit                              Premise(F842)
	S902= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F843)
	S903= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F844)
	S904= IR_ID.Out=>FU.IR_ID                                   Premise(F845)
	S905= FU.IR_ID={0,rS,rT,rD,0,37}                            Path(S863,S904)
	S906= IR_IMMU.Out=>FU.IR_IMMU                               Premise(F846)
	S907= IR_WB.Out=>FU.IR_WB                                   Premise(F847)
	S908= ALUOut_DMMU1.Out=>FU.InDMMU1                          Premise(F848)
	S909= IR_DMMU1.Out15_11=>FU.InDMMU1_WReg                    Premise(F849)
	S910= ALUOut_DMMU2.Out=>FU.InDMMU2                          Premise(F850)
	S911= IR_DMMU2.Out15_11=>FU.InDMMU2_WReg                    Premise(F851)
	S912= GPR.Rdata1=>FU.InID1                                  Premise(F852)
	S913= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F853)
	S914= FU.InID1_RReg=rS                                      Path(S865,S913)
	S915= GPR.Rdata2=>FU.InID2                                  Premise(F854)
	S916= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F855)
	S917= FU.InID2_RReg=rT                                      Path(S866,S916)
	S918= ALUOut_WB.Out=>FU.InWB                                Premise(F856)
	S919= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F857)
	S920= IR_ID.Out25_21=>GPR.RReg1                             Premise(F858)
	S921= GPR.RReg1=rS                                          Path(S865,S920)
	S922= GPR.Rdata1=a                                          GPR-Read(S921,S833)
	S923= FU.InID1=a                                            Path(S922,S912)
	S924= FU.OutID1=FU(a)                                       FU-Forward(S923)
	S925= A_EX.In=FU(a)                                         Path(S924,S879)
	S926= IR_ID.Out20_16=>GPR.RReg2                             Premise(F859)
	S927= GPR.RReg2=rT                                          Path(S866,S926)
	S928= GPR.Rdata2=b                                          GPR-Read(S927,S834)
	S929= FU.InID2=b                                            Path(S928,S915)
	S930= FU.OutID2=FU(b)                                       FU-Forward(S929)
	S931= B_EX.In=FU(b)                                         Path(S930,S880)
	S932= ALUOut_WB.Out=>GPR.WData                              Premise(F860)
	S933= IR_WB.Out15_11=>GPR.WReg                              Premise(F861)
	S934= IMMU.Addr=>IAddrReg.In                                Premise(F862)
	S935= PC.Out=>ICache.IEA                                    Premise(F863)
	S936= ICache.IEA=addr+4                                     Path(S875,S935)
	S937= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S936)
	S938= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S937,S891)
	S939= FU.ICacheHit=ICacheHit(addr+4)                        Path(S937,S901)
	S940= PC.Out=>ICache.IEA                                    Premise(F864)
	S941= IMem.MEM8WordOut=>ICache.WData                        Premise(F865)
	S942= ICache.Out=>ICacheReg.In                              Premise(F866)
	S943= PC.Out=>IMMU.IEA                                      Premise(F867)
	S944= IMMU.IEA=addr+4                                       Path(S875,S943)
	S945= CP0.ASID=>IMMU.PID                                    Premise(F868)
	S946= IMMU.PID=pid                                          Path(S876,S945)
	S947= IMMU.Addr={pid,addr+4}                                IMMU-Search(S946,S944)
	S948= IAddrReg.In={pid,addr+4}                              Path(S947,S934)
	S949= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S946,S944)
	S950= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S949,S892)
	S951= IAddrReg.Out=>IMem.RAddr                              Premise(F869)
	S952= IMem.RAddr={pid,addr}                                 Path(S870,S951)
	S953= IMem.Out={0,rS,rT,rD,0,37}                            IMem-Read(S952,S842)
	S954= IMem.MEM8WordOut=IMemGet8Word({pid,addr})             IMem-Read(S952,S842)
	S955= ICache.WData=IMemGet8Word({pid,addr})                 Path(S954,S941)
	S956= ICacheReg.Out=>IRMux.CacheData                        Premise(F870)
	S957= CU_IMMU.ICacheHit=>IRMux.CacheSel                     Premise(F871)
	S958= IMem.Out=>IRMux.MemData                               Premise(F872)
	S959= IRMux.MemData={0,rS,rT,rD,0,37}                       Path(S953,S958)
	S960= IRMux.Out={0,rS,rT,rD,0,37}                           IRMux-Select2(S959)
	S961= CU_IMMU.IMMUHit=>IRMux.MemSel                         Premise(F873)
	S962= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F874)
	S963= IR_ID.Out=>IR_EX.In                                   Premise(F875)
	S964= IR_EX.In={0,rS,rT,rD,0,37}                            Path(S863,S963)
	S965= ICache.Out=>IR_ID.In                                  Premise(F876)
	S966= IRMux.Out=>IR_ID.In                                   Premise(F877)
	S967= IR_ID.In={0,rS,rT,rD,0,37}                            Path(S960,S966)
	S968= ICache.Out=>IR_IMMU.In                                Premise(F878)
	S969= IR_DMMU2.Out=>IR_WB.In                                Premise(F879)
	S970= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F880)
	S971= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F881)
	S972= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F882)
	S973= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F883)
	S974= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F884)
	S975= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F885)
	S976= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F886)
	S977= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F887)
	S978= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F888)
	S979= CU_EX.IRFunc1=rT                                      Path(S859,S978)
	S980= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F889)
	S981= CU_EX.IRFunc2=rS                                      Path(S858,S980)
	S982= IR_EX.Out31_26=>CU_EX.Op                              Premise(F890)
	S983= CU_EX.Op=0                                            Path(S857,S982)
	S984= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F891)
	S985= CU_EX.IRFunc=37                                       Path(S862,S984)
	S986= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F892)
	S987= CU_ID.IRFunc1=rT                                      Path(S866,S986)
	S988= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F893)
	S989= CU_ID.IRFunc2=rS                                      Path(S865,S988)
	S990= IR_ID.Out31_26=>CU_ID.Op                              Premise(F894)
	S991= CU_ID.Op=0                                            Path(S864,S990)
	S992= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F895)
	S993= CU_ID.IRFunc=37                                       Path(S869,S992)
	S994= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F896)
	S995= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F897)
	S996= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F898)
	S997= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F899)
	S998= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F900)
	S999= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F901)
	S1000= IR_WB.Out31_26=>CU_WB.Op                             Premise(F902)
	S1001= IR_WB.Out5_0=>CU_WB.IRFunc                           Premise(F903)
	S1002= CtrlA_EX=0                                           Premise(F904)
	S1003= [A_EX]=FU(a)                                         A_EX-Hold(S809,S1002)
	S1004= CtrlB_EX=0                                           Premise(F905)
	S1005= [B_EX]=FU(b)                                         B_EX-Hold(S811,S1004)
	S1006= CtrlALUOut_MEM=0                                     Premise(F906)
	S1007= CtrlALUOut_DMMU1=0                                   Premise(F907)
	S1008= CtrlALUOut_DMMU2=0                                   Premise(F908)
	S1009= CtrlALUOut_WB=0                                      Premise(F909)
	S1010= CtrlA_MEM=0                                          Premise(F910)
	S1011= CtrlA_WB=0                                           Premise(F911)
	S1012= CtrlB_MEM=0                                          Premise(F912)
	S1013= CtrlB_WB=0                                           Premise(F913)
	S1014= CtrlICache=0                                         Premise(F914)
	S1015= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S821,S1014)
	S1016= CtrlIMMU=0                                           Premise(F915)
	S1017= CtrlIR_DMMU1=0                                       Premise(F916)
	S1018= CtrlIR_DMMU2=0                                       Premise(F917)
	S1019= CtrlIR_EX=0                                          Premise(F918)
	S1020= [IR_EX]={0,rS,rT,rD,0,37}                            IR_EX-Hold(S826,S1019)
	S1021= CtrlIR_ID=0                                          Premise(F919)
	S1022= [IR_ID]={0,rS,rT,rD,0,37}                            IR_ID-Hold(S828,S1021)
	S1023= CtrlIR_IMMU=0                                        Premise(F920)
	S1024= CtrlIR_MEM=0                                         Premise(F921)
	S1025= CtrlIR_WB=0                                          Premise(F922)
	S1026= CtrlGPR=1                                            Premise(F923)
	S1027= CtrlIAddrReg=0                                       Premise(F924)
	S1028= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S836,S1027)
	S1029= CtrlPC=0                                             Premise(F925)
	S1030= CtrlPCInc=0                                          Premise(F926)
	S1031= PC[CIA]=addr                                         PC-Hold(S839,S1030)
	S1032= PC[Out]=addr+4                                       PC-Hold(S840,S1029,S1030)
	S1033= CtrlIMem=0                                           Premise(F927)
	S1034= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                   IMem-Hold(S842,S1033)
	S1035= CtrlICacheReg=0                                      Premise(F928)
	S1036= CtrlASIDIn=0                                         Premise(F929)
	S1037= CtrlCP0=0                                            Premise(F930)
	S1038= CP0[ASID]=pid                                        CP0-Hold(S846,S1037)
	S1039= CtrlEPCIn=0                                          Premise(F931)
	S1040= CtrlExCodeIn=0                                       Premise(F932)
	S1041= CtrlIRMux=0                                          Premise(F933)

POST	S1003= [A_EX]=FU(a)                                         A_EX-Hold(S809,S1002)
	S1005= [B_EX]=FU(b)                                         B_EX-Hold(S811,S1004)
	S1015= ICache[line_addr]=IMemGet8Word({pid,addr})           ICache-Hold(S821,S1014)
	S1020= [IR_EX]={0,rS,rT,rD,0,37}                            IR_EX-Hold(S826,S1019)
	S1022= [IR_ID]={0,rS,rT,rD,0,37}                            IR_ID-Hold(S828,S1021)
	S1028= [IAddrReg]={pid,addr}                                IAddrReg-Hold(S836,S1027)
	S1031= PC[CIA]=addr                                         PC-Hold(S839,S1030)
	S1032= PC[Out]=addr+4                                       PC-Hold(S840,S1029,S1030)
	S1034= IMem[{pid,addr}]={0,rS,rT,rD,0,37}                   IMem-Hold(S842,S1033)
	S1038= CP0[ASID]=pid                                        CP0-Hold(S846,S1037)

