EESchema-LIBRARY Version 2.3  09/12/2011-13:10:13
# Converted with eagle2kicad.ulp Version 1.1
# Device count = 313
#
# DEVSET Name: C-US
# Dev Prefix: C
# Gate count = 1
#
DEF C_C-US C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: C-US
F0 "C" 40 25 50 H V L B
F1 "C-US" 40 -165 50 H V L B
F2 "adafruit-C025-024X044" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 0 100 0 N
P 2 1 0 0 0 -40 0 -100 N
A 0 -198 159 -3077 -2701 1 1 0 N 98 -73 0 -39
A 0 -200 159 -2699 -2327 1 1 0 N 0 -40 -97 -72
X 1 1 0 100 100 D 40 40 1 1 P 
X 2 2 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: CPOL-US
# Dev Prefix: C
# Gate count = 1
#
DEF C_CPOL-US C 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: CPOL-US
F0 "C" 40 25 50 H V L B
F1 "CPOL-US" 40 -165 50 H V L B
F2 "adafruit-085CS_1AR" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 0 100 0 N
P 2 1 0 0 0 -40 0 -100 N
A 0 -198 159 -3077 -2701 1 1 0 N 98 -73 0 -39
A 0 -199 159 -2699 -2327 1 1 0 N 0 -40 -97 -72
S -88 26 -53 31 1 1 0 F
S -73 11 -68 46 1 1 0 F
X + + 0 100 100 D 40 40 1 1 P 
X - - 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: FIDUCIAL
# Dev Prefix: 
# Gate count = 1
#
DEF adafruit_FIDUCIAL adafruit 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: DOT
DRAW
C 0 0 100 1 1 0 N
ENDDRAW
ENDDEF
#
# DEVSET Name: LED
# Dev Prefix: LED
# Gate count = 1
#
DEF LED_LED LED 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: LED
F0 "LED" 105 -180 50 V V L B
F1 "LED" 190 -180 50 V V L B
F2 "adafruit-SMARTLED-TTW" 0 150 50 H I C C
DRAW
P 6 1 1 0     -135 -85 -120 -50 -120 -50 -100 -70 -100 -70 -135 -85 F
P 6 1 1 0     -130 -130 -115 -95 -115 -95 -95 -115 -95 -115 -130 -130 F
P 2 1 0 0 50 0 0 -100 N
P 2 1 0 0 0 -100 -50 0 N
P 2 1 0 0 50 -100 0 -100 N
P 2 1 0 0 0 -100 -50 -100 N
P 2 1 0 0 50 0 0 0 N
P 2 1 0 0 0 0 -50 0 N
P 2 1 0 0 0 0 0 -100 N
P 2 1 0 0 -80 -30 -135 -85 N
P 2 1 0 0 -75 -75 -130 -130 N
X A A@1 0 100 100 D 40 40 1 1 P 
X C C@1 0 -200 100 U 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: PINHD-1X15
# Dev Prefix: JP
# Gate count = 1
#
DEF JP_PINHD-1X15 JP 0 1 N Y 1 L N
# Gate Name: A
# Symbol Name: PINHD15
F0 "JP" -250 825 50 H V L B
F1 "PINHD-1X15" -250 -900 50 H V L B
F2 "adafruit-1X15" 0 150 50 H I C C
DRAW
P 2 1 0 0 -250 -800 50 -800 N
P 2 1 0 0 50 -800 50 800 N
P 2 1 0 0 50 800 -250 800 N
P 2 1 0 0 -250 800 -250 -800 N
X 1 1 -100 700 100 R 40 40 1 1 P I
X 2 2 -100 600 100 R 40 40 1 1 P I
X 3 3 -100 500 100 R 40 40 1 1 P I
X 4 4 -100 400 100 R 40 40 1 1 P I
X 5 5 -100 300 100 R 40 40 1 1 P I
X 6 6 -100 200 100 R 40 40 1 1 P I
X 7 7 -100 100 100 R 40 40 1 1 P I
X 8 8 -100 0 100 R 40 40 1 1 P I
X 9 9 -100 -100 100 R 40 40 1 1 P I
X 10 10 -100 -200 100 R 40 40 1 1 P I
X 11 11 -100 -300 100 R 40 40 1 1 P I
X 12 12 -100 -400 100 R 40 40 1 1 P I
X 13 13 -100 -500 100 R 40 40 1 1 P I
X 14 14 -100 -600 100 R 40 40 1 1 P I
X 15 15 -100 -700 100 R 40 40 1 1 P I
ENDDRAW
ENDDEF
#
# DEVSET Name: PTCFUSE
# Dev Prefix: F
# Gate count = 1
#
DEF F_PTCFUSE F 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: FUSE
F0 "F" -150 200 50 H V L B
F1 "PTCFUSE" -150 -50 50 H V L B
F2 "adafruit-R1206" 0 150 50 H I C C
DRAW
A -50 75 55 -3333 -2066 1 1 0 N 0 100 -100 100
A 50 100 50 -1799 -1 1 1 0 N 0 100 100 100
X 1 1 -200 100 100 R 40 40 1 1 P 
X 2 2 200 100 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: R-US_
# Dev Prefix: R
# Gate count = 1
#
DEF R_R-US_ R 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: R-US
F0 "R" -150 59 50 H V L B
F1 "R-US_" -150 -130 50 H V L B
F2 "adafruit-0204V" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 0 -85 40 N
P 2 1 0 0 -85 40 -60 -40 N
P 2 1 0 0 -60 -40 -35 40 N
P 2 1 0 0 -35 40 -10 -40 N
P 2 1 0 0 -10 -40 15 40 N
P 2 1 0 0 15 40 40 -40 N
P 2 1 0 0 40 -40 65 40 N
P 2 1 0 0 65 40 90 -40 N
P 2 1 0 0 90 -40 100 0 N
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: USB
# Dev Prefix: CN
# Gate count = 1
#
DEF CN_USB CN 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: USB
F0 "CN" -400 340 50 H V L B
F1 "USB" -400 -400 50 H V L B
F2 "adafruit-USB-MINIB" 0 150 50 H I C C
DRAW
P 2 1 0 0 -401 300 -400 300 N
P 2 1 0 0 -400 300 300 300 N
P 2 1 0 0 300 300 300 -300 N
P 2 1 0 0 -51 62 -136 62 N
P 2 1 0 0 -136 62 -166 62 N
P 2 1 0 0 -217 125 -177 125 N
P 2 1 0 0 -246 5 -199 5 N
P 2 1 0 0 -199 5 -166 62 N
P 2 1 0 0 -177 125 -136 62 N
P 2 1 0 0 -166 62 -311 62 N
P 2 1 0 0 -311 62 -311 31 N
P 2 1 0 0 -311 31 -319 31 N
P 2 1 0 0 -319 31 -351 62 N
P 2 1 0 0 -351 62 -319 94 N
P 2 1 0 0 -319 39 -319 94 N
P 2 1 0 0 -319 94 -311 94 N
P 2 1 0 0 -311 94 -311 62 N
P 2 1 0 0 -335 62 -335 55 N
P 2 1 0 0 -335 55 -327 47 N
P 2 1 0 0 -327 47 -327 78 N
P 2 1 0 0 -327 78 -343 62 N
P 2 1 0 0 -400 300 -400 -300 N
P 2 1 0 0 -400 -300 300 -300 N
S -280 -17 -233 29 1 1 0 F
C -51 62 19 1 1 0 N
C -233 125 7 1 1 0 F
X D+ D+ 400 100 100 L 40 40 1 1 B 
X D- D- 400 0 100 L 40 40 1 1 B 
X GND GND 400 -200 100 L 40 40 1 1 W 
X ID ID 400 -100 100 L 40 40 1 1 B 
X VBUS VBUS 400 200 100 L 40 40 1 1 W 
ENDDRAW
ENDDEF
# Device count = 7
#
# DEVSET Name: ATMEGA32U4
# Dev Prefix: 
# Gate count = 1
#
DEF adaprog_ATMEGA32U4 adaprog 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: ATMEGA32U4
DRAW
P 2 1 0 0 -700 1800 800 1800 N
P 2 1 0 0 800 1800 800 -1300 N
P 2 1 0 0 800 -1300 -700 -1300 N
P 2 1 0 0 -700 -1300 -700 1800 N
X /RESET 13 -900 1700 200 R 40 40 1 1 B I
X AREF 42 -900 100 200 R 40 40 1 1 B 
X AVCC 24 -900 900 200 R 40 40 1 1 B 
X AVCC1 44 -900 800 200 R 40 40 1 1 B 
X D+ 4 -900 500 200 R 40 40 1 1 B 
X D- 3 -900 600 200 R 40 40 1 1 B 
X GND 15 -900 -900 200 R 40 40 1 1 B 
X GND1 23 -900 -1000 200 R 40 40 1 1 B 
X GND2 35 -900 -1100 200 R 40 40 1 1 B 
X GND3 43 -900 -1200 200 R 40 40 1 1 B 
X PB0(SS) 8 1000 -300 200 L 40 40 1 1 B 
X PB1(SCK) 9 1000 -200 200 L 40 40 1 1 B 
X PB2(PDI/MISO) 10 1000 -100 200 L 40 40 1 1 B 
X PB3(PDO/MISO) 11 1000 0 200 L 40 40 1 1 B 
X PB4(ADC11) 28 1000 100 200 L 40 40 1 1 B 
X PB5(OC1A/OC4B/ADC12) 29 1000 200 200 L 40 40 1 1 B 
X PB6(OC1B/OC4B/ADC13) 30 1000 300 200 L 40 40 1 1 B 
X PB7(OC0A/OC1C/RTS) 12 1000 400 200 L 40 40 1 1 B 
X PC6(OC1A) 31 1000 700 200 L 40 40 1 1 B 
X PC7(ICP3/CLK0/OC4A) 32 1000 600 200 L 40 40 1 1 B 
X PD0(INT0/OC0B) 18 1000 -1200 200 L 40 40 1 1 B 
X PD1(INT1/SDA) 19 1000 -1100 200 L 40 40 1 1 B 
X PD2(INT2/RXD1) 20 1000 -1000 200 L 40 40 1 1 B 
X PD3(INT3/TXD1) 21 1000 -900 200 L 40 40 1 1 B 
X PD4(ICP1/ADC8) 25 1000 -800 200 L 40 40 1 1 B 
X PD5(XCK/CTS) 22 1000 -700 200 L 40 40 1 1 B 
X PD6(T1/OC4D/ADC9) 26 1000 -600 200 L 40 40 1 1 B 
X PD7(OC4D/ADC10/T0) 27 1000 -500 200 L 40 40 1 1 B 
X PE2(HWB) 33 1000 1000 200 L 40 40 1 1 B 
X PE6 1 1000 900 200 L 40 40 1 1 B 
X PF0(ADC0) 41 1000 1700 200 L 40 40 1 1 B 
X PF1(ADC1) 40 1000 1600 200 L 40 40 1 1 B 
X PF4(ADC4/TCK) 39 1000 1500 200 L 40 40 1 1 B 
X PF5(ADC5/TMS) 38 1000 1400 200 L 40 40 1 1 B 
X PF6(ADC6/TDO) 37 1000 1300 200 L 40 40 1 1 B 
X PF7(ADC7(TDI) 36 1000 1200 200 L 40 40 1 1 B 
X UCAP 6 -900 300 200 R 40 40 1 1 B 
X UGND 5 -900 -700 200 R 40 40 1 1 B 
X UVCC 2 -900 1000 200 R 40 40 1 1 B 
X VBUS 7 -900 1500 200 R 40 40 1 1 B 
X VCC 14 -900 1200 200 R 40 40 1 1 B 
X VCC1 34 -900 1100 200 R 40 40 1 1 B 
X XTAL1 17 -900 -100 200 R 40 40 1 1 B 
X XTAL2 16 -900 -400 200 R 40 40 1 1 B 
ENDDRAW
ENDDEF
#
# DEVSET Name: EVQQ2
# Dev Prefix: 
# Gate count = 1
#
DEF adaprog_EVQQ2 adaprog 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: TS2
DRAW
P 2 1 0 0 0 75 0 100 N
P 2 1 0 0 -175 75 -125 75 N
P 2 1 0 0 -175 -75 -125 -75 N
P 2 1 0 0 -175 75 -175 0 N
P 2 1 0 0 -175 0 -175 -75 N
P 2 1 0 0 -100 0 -75 0 N
P 2 1 0 0 -50 0 -25 0 N
P 2 1 0 0 -175 0 -125 0 N
P 2 1 0 0 100 100 0 100 N
P 2 1 0 0 100 -100 0 -100 N
P 2 1 0 0 0 -100 -50 75 N
C 0 -100 5 1 1 0 F
C 0 100 5 1 1 0 F
X P A 0 -200 100 U 40 40 1 1 P 
X P1 A' 100 -200 100 U 40 40 1 1 P 
X S B 0 200 100 D 40 40 1 1 P 
X S1 B' 100 200 100 D 40 40 1 1 P 
ENDDRAW
ENDDEF
#
# DEVSET Name: PINHD-2X3
# Dev Prefix: 
# Gate count = 1
#
DEF adaprog_PINHD-2X3 adaprog 0 1 N Y 1 L N
# Gate Name: G$1
# Symbol Name: PINH2X3
DRAW
P 2 1 0 0 -250 -200 350 -200 N
P 2 1 0 0 350 -200 350 200 N
P 2 1 0 0 350 200 -250 200 N
P 2 1 0 0 -250 200 -250 -200 N
X 1 1 -100 100 100 R 40 40 1 1 P I
X 2 2 200 100 100 L 40 40 1 1 P I
X 3 3 -100 0 100 R 40 40 1 1 P I
X 4 4 200 0 100 L 40 40 1 1 P I
X 5 5 -100 -100 100 R 40 40 1 1 P I
X 6 6 200 -100 100 L 40 40 1 1 P I
ENDDRAW
ENDDEF
#
# DEVSET Name: XTAL
# Dev Prefix: X
# Gate count = 1
#
DEF X_XTAL X 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: XTAL
F0 "X" -100 150 50 H V L B
F1 "XTAL" -150 -200 50 H V L B
F2 "adaprog-NX5032" 0 150 50 H I C C
DRAW
P 2 1 0 0 -100 100 -100 -100 N
P 2 1 0 0 100 100 100 -100 N
P 2 1 0 0 -50 100 -50 -100 N
P 2 1 0 0 -50 -100 50 -100 N
P 2 1 0 0 50 -100 50 100 N
P 2 1 0 0 50 100 -50 100 N
X P$1 P$1 -200 0 100 R 40 40 1 1 B 
X P$2 P$2 200 0 100 L 40 40 1 1 B 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: FRAME_A_L
# Dev Prefix: FRAME
# Gate count = 2
#
DEF FRAME_FRAME_A_L FRAME 0 1 N N 2 L N
# Gate Name: G$1
# Symbol Name: FRAME_A_L
F0 "FRAME" 0 0 50 H V C C
F1 "FRAME_A_L" 0 0 50 H V C C
DRAW
# Gate Name: G$2
# Symbol Name: DOCFIELD
P 2 2 0 0 0 0 2800 0 N
P 2 2 0 0 4000 600 3450 600 N
P 2 2 0 0 0 0 0 200 N
P 2 2 0 0 0 200 2800 200 N
P 2 2 0 0 0 200 0 600 N
P 2 2 0 0 4000 600 4000 200 N
P 2 2 0 0 2800 200 2800 0 N
P 2 2 0 0 2800 200 3450 200 N
P 2 2 0 0 2800 0 4000 0 N
P 2 2 0 0 3450 600 3450 200 N
P 2 2 0 0 3450 600 0 600 N
P 2 2 0 0 3450 200 4000 200 N
P 2 2 0 0 4000 200 4000 0 N
P 2 2 0 0 0 600 0 900 N
P 2 2 0 0 4000 1400 0 1400 N
P 2 2 0 0 4000 1400 4000 900 N
P 2 2 0 0 0 900 4000 900 N
P 2 2 0 0 0 900 0 1400 N
P 2 2 0 0 4000 900 4000 600 N
T 0 50 50 100 0 2 0 Date: N 0 L B
T 0 500 50 100 0 2 0 02/12/2011~15:04 N 0 L B
T 0 2850 50 100 0 2 0 Sheet: N 0 L B
T 0 3400 50 100 0 2 0 1/1 N 0 L B
T 0 3500 450 100 0 2 0 REV: N 0 L B
T 0 50 750 100 0 2 0 TITLE: N 0 L B
T 0 50 450 100 0 2 0 Document~Number: N 0 L B
T 0 700 750 100 0 2 0 atmega32u4bb N 0 L B
ENDDRAW
ENDDEF
# Device count = 2
#
# DEVSET Name: SJ
# Dev Prefix: SJ
# Gate count = 1
#
DEF SJ_SJ SJ 0 1 N Y 1 L N
# Gate Name: 1
# Symbol Name: SJ
F0 "SJ" -100 100 50 H V L B
F1 "SJ" -100 -150 50 H V L B
F2 "jumper-SJ" 0 150 50 H I C C
DRAW
A 15 0 25 -899 899 1 1 0 N 15 -25 15 25
A -15 0 25 -2699 -901 1 1 0 N -15 25 -15 -25
P 2 1 0 0 100 0 65 0 N
P 2 1 0 0 -100 0 -65 0 N
X 1 1 -200 0 100 R 40 40 1 1 P 
X 2 2 200 0 100 L 40 40 1 1 P 
ENDDRAW
ENDDEF
# Device count = 3
#
# DEVSET Name: +3V3
# Dev Prefix: +3V3
# Gate count = 1
#
DEF +3V3_+3V3 +3V3 0 1 N N 1 L N
# Gate Name: G$1
# Symbol Name: +3V3
F0 "+3V3" 0 0 50 V V L B
F1 "+3V3" -135 -200 50 V V L B
DRAW
P 2 1 0 0 50 -75 0 0 N
P 2 1 0 0 0 0 -50 -75 N
X +3V3 ~ 0 -100 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: GND
# Dev Prefix: GND
# Gate count = 1
#
DEF GND_GND GND 0 1 N N 1 L N
# Gate Name: 1
# Symbol Name: GND
F0 "GND" 0 0 50 H V L B
F1 "GND" -100 -100 50 H V L B
DRAW
P 2 1 0 0 -75 0 75 0 N
X GND ~ 0 100 100 D 40 40 1 1 w 
ENDDRAW
ENDDEF
#
# DEVSET Name: VCC
# Dev Prefix: P+
# Gate count = 1
#
DEF P+_VCC P+ 0 1 N N 1 L N
# Gate Name: VCC
# Symbol Name: VCC
F0 "P+" 0 0 50 V V L B
F1 "VCC" -135 -100 50 V V L B
DRAW
P 2 1 0 0 50 -75 0 0 N
P 2 1 0 0 0 0 -50 -75 N
X VCC ~ 0 -100 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
# Device count = 1
#
# DEVSET Name: +5V
# Dev Prefix: V
# Gate count = 1
#
DEF V_+5V V 0 1 N N 1 L N
# Gate Name: +5V
# Symbol Name: +05V
F0 "V" 0 0 50 H V L B
F1 "+5V" -75 125 50 H V L B
DRAW
P 2 1 0 0 -25 50 25 50 N
P 2 1 0 0 0 25 0 75 N
C 0 50 50 1 1 0 N
X +5V ~ 0 -100 100 U 40 40 1 1 w 
ENDDRAW
ENDDEF
#End Library
