{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1462430821411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1462430821411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 05 14:47:01 2016 " "Processing started: Thu May 05 14:47:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1462430821411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1462430821411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ad9226_test -c ad9226_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1462430821412 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1462430821505 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ad9226_test EP4CE30F23C8 " "Selected device EP4CE30F23C8 for design \"ad9226_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1462430821533 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1462430821595 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1462430821595 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1462430821770 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C8 " "Device EP4CE15F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462430822040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462430822040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462430822040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462430822040 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1462430822040 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1462430822040 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4050 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462430822045 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4052 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462430822045 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4054 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462430822045 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4056 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462430822045 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4058 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1462430822045 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1462430822045 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1462430822046 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1462430822053 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "TimeQuest Timing Analyzer is analyzing 36 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1462430823370 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1462430823372 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1462430823372 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1462430823372 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1462430823372 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ad9226_test.sdc " "Synopsys Design Constraints File file not found: 'ad9226_test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1462430823403 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|clkdiv:u0\|clkout " "Node: uart:u3\|clkdiv:u0\|clkout was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1462430823409 "|ad9226_test|uart:u3|clkdiv:u0|clkout"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk50m " "Node: clk50m was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1462430823409 "|ad9226_test|clk50m"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "uart:u3\|uart_stat.000 " "Node: uart:u3\|uart_stat.000 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1 1462430823409 "|ad9226_test|uart:u3|uart_stat.000"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1462430823421 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1 1462430823421 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1 1462430823421 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1 1462430823422 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1462430823422 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1462430823422 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1462430823422 ""}  } {  } 0 332111 "%1!s!" 0 0 "" 0 -1 1462430823422 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50m~input (placed in PIN T21 (CLK6, DIFFCLK_3p)) " "Automatically promoted node clk50m~input (placed in PIN T21 (CLK6, DIFFCLK_3p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1462430823497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad1_clk~output " "Destination node ad1_clk~output" {  } { { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 13 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4011 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ad2_clk~output " "Destination node ad2_clk~output" {  } { { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 18 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_clk~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4012 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1462430823497 ""}  } { { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 6 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50m~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 4013 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1462430823497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1462430823497 ""}  } { { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 1648 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1462430823497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|clkdiv:u0\|clkout  " "Automatically promoted node uart:u3\|clkdiv:u0\|clkout " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1462430823497 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|clkdiv:u0\|clkout~0 " "Destination node uart:u3\|clkdiv:u0\|clkout~0" {  } { { "rtl/clkdiv.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/clkdiv.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|clkdiv:u0|clkout~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 851 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823497 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1462430823497 ""}  } { { "rtl/clkdiv.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/clkdiv.v" 7 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|clkdiv:u0|clkout } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 174 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1462430823497 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uart:u3\|uart_stat.000  " "Automatically promoted node uart:u3\|uart_stat.000 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1462430823498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uart_stat~10 " "Destination node uart:u3\|uart_stat~10" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/uart.v" 58 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 907 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|Time_wait\[0\]~18 " "Destination node uart:u3\|Time_wait\[0\]~18" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/uart.v" 67 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|Time_wait[0]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 957 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uart:u3\|uart_stat~11 " "Destination node uart:u3\|uart_stat~11" {  } { { "rtl/uart.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/uart.v" 58 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 988 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1462430823498 ""}  } { { "rtl/uart.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/uart.v" 58 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { uart:u3|uart_stat.000 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1462430823498 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1462430823498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 3166 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823498 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 2183 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1462430823498 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1462430823498 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/12.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 821 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 2678 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1462430823498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1462430823931 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1462430823933 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1462430823934 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1462430823936 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1462430823941 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1462430823944 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1462430823944 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1462430823946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1462430823993 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1462430823996 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1462430823996 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462430824046 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1462430825184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462430825610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1462430825621 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1462430826264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462430826264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1462430826911 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X34_Y22 X44_Y32 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} { { 11 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y22 to location X44_Y32"} 34 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1462430828315 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1462430828315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462430828602 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1462430828604 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1462430828604 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1462430828604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1462430828713 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1462430828999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1462430829051 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1462430829394 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1462430829898 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "27 Cyclone IV E " "27 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL G7 " "Pin rx uses I/O standard 3.3-V LVTTL at G7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { rx } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 9 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50m 3.3-V LVTTL T21 " "Pin clk50m uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { clk50m } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50m" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 6 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk50m } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset_n 3.3-V LVTTL B19 " "Pin reset_n uses I/O standard 3.3-V LVTTL at B19" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { reset_n } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset_n" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 7 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[0\] 3.3-V LVTTL M5 " "Pin ad2_in\[0\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[0\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[0\] 3.3-V LVTTL U1 " "Pin ad1_in\[0\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[0\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[7\] 3.3-V LVTTL R2 " "Pin ad2_in\[7\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[7\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[8\] 3.3-V LVTTL R1 " "Pin ad2_in\[8\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[8\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[9\] 3.3-V LVTTL P5 " "Pin ad2_in\[9\] uses I/O standard 3.3-V LVTTL at P5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[9\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[10\] 3.3-V LVTTL P4 " "Pin ad2_in\[10\] uses I/O standard 3.3-V LVTTL at P4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[10\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[11\] 3.3-V LVTTL T3 " "Pin ad2_in\[11\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[11\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[5\] 3.3-V LVTTL P3 " "Pin ad2_in\[5\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[5\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[6\] 3.3-V LVTTL P2 " "Pin ad2_in\[6\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[6\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[4\] 3.3-V LVTTL T7 " "Pin ad2_in\[4\] uses I/O standard 3.3-V LVTTL at T7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[4\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[3\] 3.3-V LVTTL P1 " "Pin ad2_in\[3\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[3\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[1\] 3.3-V LVTTL P6 " "Pin ad2_in\[1\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[1\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad2_in\[2\] 3.3-V LVTTL N5 " "Pin ad2_in\[2\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad2_in[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad2_in\[2\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 15 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad2_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[1\] 3.3-V LVTTL V1 " "Pin ad1_in\[1\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[1\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[2\] 3.3-V LVTTL T4 " "Pin ad1_in\[2\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[2\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[3\] 3.3-V LVTTL V2 " "Pin ad1_in\[3\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[3\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[4\] 3.3-V LVTTL T5 " "Pin ad1_in\[4\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[4\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[5\] 3.3-V LVTTL R6 " "Pin ad1_in\[5\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[5\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[6\] 3.3-V LVTTL W1 " "Pin ad1_in\[6\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[6\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[7\] 3.3-V LVTTL Y1 " "Pin ad1_in\[7\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[7\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[8\] 3.3-V LVTTL W2 " "Pin ad1_in\[8\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[8\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[9\] 3.3-V LVTTL V4 " "Pin ad1_in\[9\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[9\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[10\] 3.3-V LVTTL V3 " "Pin ad1_in\[10\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[10\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ad1_in\[11\] 3.3-V LVTTL Y2 " "Pin ad1_in\[11\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ad1_in[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ad1_in\[11\]" } } } } { "rtl/ad9226_test.v" "" { Text "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/rtl/ad9226_test.v" 12 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ad1_in[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1 1462430830823 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "" 0 -1 1462430830823 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/output_files/ad9226_test.fit.smsg " "Generated suppressed messages file E:/Project/AX530/CD/AX530.160502/09_VERILOG/29_ad9226_test/output_files/ad9226_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1462430831032 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "773 " "Peak virtual memory: 773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1462430831725 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 05 14:47:11 2016 " "Processing ended: Thu May 05 14:47:11 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1462430831725 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1462430831725 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1462430831725 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1462430831725 ""}
