// Seed: 2880727724
module module_0;
  assign module_2.id_2 = 0;
  assign id_1 = id_1 && 1;
  assign id_1 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_4(
      .id_0(1), .id_1(1'b0), .id_2(id_1), .id_3(id_2 ? 1 | 1 : ~id_1), .id_4(id_3 == 1)
  );
  module_0 modCall_1 ();
  wire id_5;
  wire id_6, id_7;
endmodule
module module_2 (
    input  supply1 id_0
    , id_6,
    output supply1 id_1,
    input  logic   id_2,
    output logic   id_3,
    output supply1 id_4
);
  initial $display({id_0, 1, 1, id_0, 1, 1, 1} || 1'b0);
  if (id_2) always id_3 <= id_6;
  else for (id_7 = id_2; 1; id_7 = id_6) always #1 id_1 = id_0;
  always if (1) $display(id_2);
  module_0 modCall_1 ();
  wire id_8, id_9, id_10;
endmodule
