{"Source Block": ["hdl/projects/fmcomms5/zc702/system_top.v@244:254@HdlIdDef", "  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n  wire    [ 63:0] ad9361_1_adc_ddata;\n  wire    [ 63:0] ad9361_1_dac_ddata;\n\n  // multi-chip synchronization\n\n"], "Clone Blocks": [["hdl/projects/fmcomms5/zc702/system_top.v@245:255", "  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n  wire    [ 63:0] ad9361_1_adc_ddata;\n  wire    [ 63:0] ad9361_1_dac_ddata;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@246:256", "  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n  wire    [ 63:0] ad9361_1_adc_ddata;\n  wire    [ 63:0] ad9361_1_dac_ddata;\n\n  // multi-chip synchronization\n\n  always @(posedge ref_clk or negedge sys_100m_resetn) begin\n    if (sys_100m_resetn == 1'b0) begin\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@240:250", "  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n  wire    [ 63:0] ad9361_1_adc_ddata;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@239:249", "  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@238:248", "\n  wire            sys_100m_resetn;\n  wire            sys_100m_clk;\n  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@241:251", "  wire            ref_clk_s;\n  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n  wire    [ 63:0] ad9361_1_adc_ddata;\n  wire    [ 63:0] ad9361_1_dac_ddata;\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@242:252", "  wire            ref_clk;\n  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n  wire    [ 63:0] ad9361_1_adc_ddata;\n  wire    [ 63:0] ad9361_1_dac_ddata;\n\n"], ["hdl/projects/fmcomms5/zc702/system_top.v@243:253", "  wire    [ 63:0] gpio_i;\n  wire    [ 63:0] gpio_o;\n  wire    [ 63:0] gpio_t;\n  wire            gpio_open_45_45;\n  wire            gpio_open_44_44;\n  wire    [ 63:0] ad9361_0_adc_ddata;\n  wire    [ 63:0] ad9361_0_dac_ddata;\n  wire    [ 63:0] ad9361_1_adc_ddata;\n  wire    [ 63:0] ad9361_1_dac_ddata;\n\n  // multi-chip synchronization\n"]], "Diff Content": {"Delete": [[249, "  wire    [ 63:0] ad9361_0_dac_ddata;\n"]], "Add": []}}