--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Demux5_20.twx Demux5_20.ncd -o Demux5_20.twr Demux5_20.pcf
-ucf Demux5_20.ucf

Design file:              Demux5_20.ncd
Physical constraint file: Demux5_20.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock OSC_0
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
Bit<0>      |    2.153(R)|      SLOW  |   -0.716(R)|      SLOW  |OSC_0_BUFGP       |   0.000|
Bit<1>      |    1.857(R)|      SLOW  |   -0.432(R)|      SLOW  |OSC_0_BUFGP       |   0.000|
Bit<2>      |    2.189(R)|      SLOW  |   -0.747(R)|      SLOW  |OSC_0_BUFGP       |   0.000|
Bit<3>      |    2.255(R)|      SLOW  |   -0.805(R)|      SLOW  |OSC_0_BUFGP       |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock OSC_0 to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
MN4_P88     |         6.289(R)|      SLOW  |         2.893(R)|      FAST  |OSC_0_BUFGP       |   0.000|
MN5_P87     |         6.289(R)|      SLOW  |         2.893(R)|      FAST  |OSC_0_BUFGP       |   0.000|
MN6_P85     |         6.288(R)|      SLOW  |         2.892(R)|      FAST  |OSC_0_BUFGP       |   0.000|
MN7_P84     |         6.288(R)|      SLOW  |         2.892(R)|      FAST  |OSC_0_BUFGP       |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+


Analysis completed Fri Dec 11 19:53:14 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4547 MB



