{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79914,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7997,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000861248,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000953167,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000401617,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000953167,
	"finish__design__instance__count__class:antenna_cell": 8,
	"finish__design__instance__count__class:clock_buffer": 192,
	"finish__design__instance__count__class:timing_repair_buffer": 1849,
	"finish__design__instance__count__class:inverter": 113,
	"finish__design__instance__count__class:clock_inverter": 57,
	"finish__design__instance__count__class:sequential_cell": 1274,
	"finish__design__instance__count__class:multi_input_combinational_cell": 5034,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 4.53683,
	"finish__clock__skew__setup": 0.5142,
	"finish__clock__skew__hold": 0.810034,
	"finish__timing__drv__max_slew_limit": 0.100512,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.0862265,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 4,
	"finish__power__internal__total": 0.0109209,
	"finish__power__switching__total": 0.00718822,
	"finish__power__leakage__total": 3.5229e-08,
	"finish__power__total": 0.0181092,
	"finish__design__io": 12,
	"finish__design__die__area": 202500,
	"finish__design__core__area": 174587,
	"finish__design__instance__count": 10852,
	"finish__design__instance__area": 87218.6,
	"finish__design__instance__count__stdcell": 10852,
	"finish__design__instance__area__stdcell": 87218.6,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.49957,
	"finish__design__instance__utilization__stdcell": 0.49957,
	"finish__design__rows": 153,
	"finish__design__rows:unithd": 153,
	"finish__design__sites": 139536,
	"finish__design__sites:unithd": 139536,
	"finish__flow__warnings__count": 0,
	"finish__flow__errors__count": 0
}