# An inverter + a buffer before an output, superfluous?

Tool: Gate Resizer

Subcategory: Design optimization

## Conversation

### oharboe
I thought inverters were good at amplifying signals? So is an inverter + buffer on output superfluous?

I'm not suggesting a change, I'm just trying to learn what is possible/common vs. what OpenROAD is doing.


![image](https://github.com/The-OpenROAD-Project/OpenROAD/assets/2798822/65b87224-0bb8-497a-bf34-b89ca348d8c7)

The buffer is added in resizing.

1. untar [resize.tar.gz](https://github.com/The-OpenROAD-Project/OpenROAD/files/14265925/resize.tar.gz)
2. `./run-me-mock-array_Element-asap7-base.sh`
3. Enter `report_checks -to io_lsbOuts_7`

```
$ ./run-me-mock-array_Element-asap7-base.sh 
OpenROAD v2.0-12176-g735d54b79 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 105 u^2 6% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
902

==========================================================================
pin_count
--------------------------------------------------------------------------
1299

Perform port buffering...
[INFO RSZ-0027] Inserted 257 input buffers.
[INFO RSZ-0028] Inserted 264 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0039] Resized 526 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 159 u^2 9% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
1423

==========================================================================
pin_count
--------------------------------------------------------------------------
2341

openroad> report_checks -to io_lsbOuts_7
Startpoint: _755_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_lsbOuts_7 (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _755_/CLK (DFFHQNx2_ASAP7_75t_R)
  40.03   40.03 v _755_/QN (DFFHQNx2_ASAP7_75t_R)
  11.28   51.31 ^ _435_/Y (INVx3_ASAP7_75t_R)
  22.51   73.82 ^ output265/Y (BUFx4f_ASAP7_75t_R)
   0.27   74.09 ^ io_lsbOuts_7 (out)
          74.09   data arrival time

 300.00  300.00   clock clock_vir (rise edge)
   0.00  300.00   clock network delay (ideal)
 -20.00  280.00   clock uncertainty
   0.00  280.00   clock reconvergence pessimism
 -60.00  220.00   output external delay
         220.00   data required time
---------------------------------------------------------
         220.00   data required time
         -74.09   data arrival time
---------------------------------------------------------
         145.91   slack (MET)


openroad> 
```


Checking that this buffer isn't there before resizing:

```
$ . vars-mock-array_Element-asap7-base.sh 
$ ODB_FILE=results/asap7/mock-array_Element/base/3_3_place_gp.odb openroad -no_init -gui scripts/gui.tcl
OpenROAD v2.0-12176-g735d54b79 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Estimating parasitics
>>> report_checks -to io_lsbOuts_7
Startpoint: _755_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_lsbOuts_7 (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _755_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.60   36.60 v _755_/QN (DFFHQNx1_ASAP7_75t_R)
  17.65   54.25 ^ _435_/Y (INVx3_ASAP7_75t_R)
   7.12   61.38 ^ io_lsbOuts_7 (out)
          61.38   data arrival time

 300.00  300.00   clock clock_vir (rise edge)
   0.00  300.00   clock network delay (ideal)
 -20.00  280.00   clock uncertainty
   0.00  280.00   clock reconvergence pessimism
 -60.00  220.00   output external delay
         220.00   data required time
---------------------------------------------------------
         220.00   data required time
         -61.38   data arrival time
---------------------------------------------------------
         158.62   slack (MET)
```


### oharboe
There is an option not to buffer ports, but I don't see it used anywhere, nor documented. `buffer_ports` is documented.

```
$ DONT_BUFFER_PORTS=1 ./run-me-mock-array_Element-asap7-base.sh 
OpenROAD v2.0-12176-g735d54b79 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 105 u^2 6% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
902

==========================================================================
pin_count
--------------------------------------------------------------------------
1299

Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 162um.
[INFO RSZ-0039] Resized 521 instances.
Repair tie lo fanout...
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------
Warning: There are 7 input ports missing set_input_delay.
Warning: There are 6 output ports missing set_output_delay.
Warning: There is 1 unconstrained endpoint.

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 155 u^2 9% utilization.

==========================================================================
instance_count
--------------------------------------------------------------------------
902

==========================================================================
pin_count
--------------------------------------------------------------------------
1299

openroad> report_checks -to io_lsbOuts_7
Startpoint: _755_ (rising edge-triggered flip-flop clocked by clock)
Endpoint: io_lsbOuts_7 (output port clocked by clock_vir)
Path Group: clock_vir
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _755_/CLK (DFFHQNx2_ASAP7_75t_R)
  48.38   48.38 v _755_/QN (DFFHQNx2_ASAP7_75t_R)
  12.54   60.92 ^ _435_/Y (CKINVDCx8_ASAP7_75t_R)
   6.63   67.55 ^ io_lsbOuts_7 (out)
          67.55   data arrival time

 300.00  300.00   clock clock_vir (rise edge)
   0.00  300.00   clock network delay (ideal)
 -20.00  280.00   clock uncertainty
   0.00  280.00   clock reconvergence pessimism
 -60.00  220.00   output external delay
         220.00   data required time
---------------------------------------------------------
         220.00   data required time
         -67.55   data arrival time
---------------------------------------------------------
         152.45   slack (MET)


openroad> 
```


### maliberty
That option comes from https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts/pull/1431 and I don't really remember why we needed it at all.  Tom said "I think that the need for this variable should go away when we improve the automatic code." but I don't know what improvement was needed and there is no issue referenced.  I don't think it is a good option to have.  Do you remember more?

