// Seed: 4095122650
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  parameter id_5 = 1;
  logic id_6;
  ;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  or primCall (id_7, id_13, id_12, id_4, id_2, id_8, id_5, id_6, id_10);
  output wire id_11;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_6,
      id_7
  );
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  parameter id_15 = -1;
endmodule
