#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Oct 19 00:01:03 2025
# Process ID: 39444
# Current directory: C:/Users/xiang/ee2026_Project/project_shit
# Command line: vivado.exe -mode batch -source build_all.tcl
# Log file: C:/Users/xiang/ee2026_Project/project_shit/vivado.log
# Journal file: C:/Users/xiang/ee2026_Project/project_shit\vivado.jou
#-----------------------------------------------------------
source build_all.tcl
# puts "=========================================="
==========================================
# puts "Starting Full Build Process"
Starting Full Build Process
# puts "=========================================="
==========================================
# open_project C:/Users/xiang/ee2026_Project/project_shit/project_shit.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
# puts "\n=========================================="

==========================================
# puts "Step 1: Running Synthesis"
Step 1: Running Synthesis
# puts "=========================================="
==========================================
# reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1

# launch_runs synth_1 -jobs 4
[Sun Oct 19 00:01:08 2025] Launched synth_1...
Run output will be captured here: C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/runme.log
# wait_on_run synth_1
[Sun Oct 19 00:01:08 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 35872 
WARNING: [Synth 8-2539] port shared_buffer must not be declared to be an array [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:15]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:128]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:129]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:130]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:131]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:134]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:135]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:136]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:137]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:140]
ERROR: [Synth 8-1031] vga_x is not declared [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:140]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:141]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:142]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:143]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:144]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:151]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:158]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:159]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:160]
ERROR: [Synth 8-983] module instantiations in compilation scope are not allowed [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:167]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:167]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:171]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:173]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:176]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:177]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:178]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:179]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:180]
ERROR: [Synth 8-2715] syntax error near always [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:182]
Failed to read verilog 'C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 26 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:44:14 2025...

*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 42588 
WARNING: [Synth 8-2539] port shared_buffer must not be declared to be an array [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:15]
WARNING: [Synth 8-2539] port shared_buffer must not be declared to be an array [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:15]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:114]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:115]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:116]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:117]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:119]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:120]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:123]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:124]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:125]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:126]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:129]
ERROR: [Synth 8-1031] vga_x is not declared [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:129]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:130]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:131]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:132]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:133]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:139]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:144]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:145]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:146]
ERROR: [Synth 8-983] module instantiations in compilation scope are not allowed [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:153]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:153]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:156]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:157]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:158]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:159]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:160]
ERROR: [Synth 8-2715] syntax error near always [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:162]
Failed to read verilog 'C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v'
INFO: [Common 17-83] Releasing license: Synthesis
2 Infos, 27 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:48:08 2025...

*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41628 
WARNING: [Synth 8-2611] redeclaration of ansi port current_main_mode is not allowed [C:/Users/xiang/ee2026_Project/project_vivado/main.v:300]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 398.730 ; gain = 111.918
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
	Parameter MODE_OFF bound to: 2'b00 
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter MODE_CALCULATOR bound to: 2'b10 
	Parameter MODE_GRAPHER bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'display_handler' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'flexible_timer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
	Parameter BASYS_CLOCK bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flexible_timer' (1#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
WARNING: [Synth 8-350] instance 'oled_display_inst' of module 'Oled_Display' requires 14 connections, but only 10 given [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:27]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_handler' (4#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer_array' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
	Parameter DEBOUNCE_COUNT bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (5#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer_array' (6#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'off_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'off_module' (7#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_oled' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_oled' (8#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_vga' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter H_RES bound to: 640 - type: integer 
	Parameter V_RES bound to: 480 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter CHAR_COUNT_ROW_1 bound to: 6 - type: integer 
	Parameter X_START_ROW_1 bound to: 296 - type: integer 
	Parameter Y_START_ROW_1 bound to: 208 - type: integer 
	Parameter CHAR_COUNT_ROW_2 bound to: 10 - type: integer 
	Parameter X_START_ROW_2 bound to: 280 - type: integer 
	Parameter Y_START_ROW_2 bound to: 224 - type: integer 
	Parameter CHAR_COUNT_ROW_3 bound to: 10 - type: integer 
	Parameter X_START_ROW_3 bound to: 280 - type: integer 
	Parameter Y_START_ROW_3 bound to: 272 - type: integer 
	Parameter CHAR_COUNT_ROW_4 bound to: 7 - type: integer 
	Parameter X_START_ROW_4 bound to: 292 - type: integer 
	Parameter Y_START_ROW_4 bound to: 308 - type: integer 
	Parameter SELECTION_COLOR bound to: 12'b000000000000 
	Parameter SELECTION_BG_COLOR bound to: 12'b111111111111 
	Parameter TEXT_COLOR bound to: 12'b111111111111 
	Parameter BG_COLOR bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_font' [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-33152-Plup1/realtime/blk_mem_gen_font_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_font' (9#1) [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-33152-Plup1/realtime/blk_mem_gen_font_stub.v:6]
WARNING: [Synth 8-350] instance 'font_rom_inst' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:110]
WARNING: [Synth 8-6014] Unused sequential element char_index_reg_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:174]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_vga' (10#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_mode_module' (11#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
WARNING: [Synth 8-350] instance 'welcome_mode_module_inst' of module 'welcome_mode_module' requires 12 connections, but only 11 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:152]
INFO: [Synth 8-6157] synthesizing module 'oled_keypad' [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
	Parameter OLED_WIDTH bound to: 96 - type: integer 
	Parameter OLED_HEIGHT bound to: 64 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter INPUT_Y_START bound to: 0 - type: integer 
	Parameter INPUT_Y_END bound to: 7 - type: integer 
	Parameter KEYPAD_Y_START bound to: 12 - type: integer 
	Parameter PAGE_NUMBERS bound to: 1'b0 
	Parameter PAGE_FUNCTIONS bound to: 1'b1 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter PAGE1_ROWS bound to: 4 - type: integer 
	Parameter PAGE1_COLS bound to: 5 - type: integer 
	Parameter PAGE1_CELL_WIDTH bound to: 19 - type: integer 
	Parameter PAGE1_CELL_HEIGHT bound to: 13 - type: integer 
	Parameter PAGE1_TOTAL_WIDTH bound to: 95 - type: integer 
	Parameter PAGE1_X_START bound to: 0 - type: integer 
	Parameter PAGE2_ROWS bound to: 3 - type: integer 
	Parameter PAGE2_COLS bound to: 3 - type: integer 
	Parameter PAGE2_CELL_WIDTH bound to: 32 - type: integer 
	Parameter PAGE2_CELL_HEIGHT bound to: 17 - type: integer 
	Parameter PAGE2_X_START bound to: 0 - type: integer 
	Parameter CHAR_SQRT bound to: 8'b11111011 
	Parameter CHAR_PI bound to: 8'b11100011 
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:339]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:689]
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:859]
INFO: [Synth 8-6155] done synthesizing module 'oled_keypad' (12#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
WARNING: [Synth 8-350] instance 'oled_keypad_inst' of module 'oled_keypad' requires 12 connections, but only 8 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:191]
INFO: [Synth 8-6157] synthesizing module 'key_to_ascii_converter' [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-6155] done synthesizing module 'key_to_ascii_converter' (13#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
	Parameter TEXT_BOX_Y_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_Y_END bound to: 50 - type: integer 
	Parameter TEXT_BOX_X_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_X_END bound to: 630 - type: integer 
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter TEXT_START_X bound to: 15 - type: integer 
	Parameter TEXT_START_Y bound to: 15 - type: integer 
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:71]
INFO: [Synth 8-6155] done synthesizing module 'calc_mode_module' (14#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
INFO: [Synth 8-6157] synthesizing module 'graph_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:10]
	Parameter TEXT_BOX_Y_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_Y_END bound to: 50 - type: integer 
	Parameter TEXT_BOX_X_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_X_END bound to: 630 - type: integer 
	Parameter GRAPH_Y_START bound to: 60 - type: integer 
	Parameter GRAPH_Y_END bound to: 470 - type: integer 
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter TEXT_START_X bound to: 15 - type: integer 
	Parameter TEXT_START_Y bound to: 15 - type: integer 
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:74]
INFO: [Synth 8-6155] done synthesizing module 'graph_mode_module' (15#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (16#1) [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port seg[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port reset
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port shared_complete
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design welcome_drawer_vga has unconnected port btn[3]
WARNING: [Synth 8-3331] design welcome_drawer_vga has unconnected port btn[2]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[15]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[14]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[13]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[12]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[11]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[10]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[9]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[8]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[7]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[6]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[5]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[4]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[3]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[2]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[1]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[0]
WARNING: [Synth 8-3331] design display_handler has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port PS2Clk
WARNING: [Synth 8-3331] design Top_Student has unconnected port PS2Data
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[5]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[4]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[1]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 491.281 ; gain = 204.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin oled_display_inst:reset to constant 0 [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:27]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 491.281 ; gain = 204.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 491.281 ; gain = 204.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'oled_keypad_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'oled_keypad_inst/font_rom'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'calc_mode_module_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'calc_mode_module_inst/font_rom'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'graph_mode_module_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'graph_mode_module_inst/font_rom'
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_Student_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 832.387 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'calc_mode_module_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'graph_mode_module_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'oled_keypad_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 833.953 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 833.953 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for oled_keypad_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for calc_mode_module_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for graph_mode_module_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 833.953 ; gain = 547.141
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vga_x_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_1_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_2_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_3_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_4_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_x_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_1_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_2_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_3_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_4_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_code_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_code_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_target0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_target0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "expression_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "current_page" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "expression_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "expression_buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_page" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_col" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_col" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_col_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_row_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page2_char_lengths" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page2_char_lengths" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_col_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_row_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/xiang/ee2026_Project/project_vivado/main.v:230]
INFO: [Synth 8-5546] ROM "shared_equation_complete" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 833.953 ; gain = 547.141
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 17    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   6 Input     12 Bit        Muxes := 2     
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 45    
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 174   
	   3 Input      7 Bit        Muxes := 45    
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	  32 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 257   
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 40    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module flexible_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module display_handler 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module welcome_drawer_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module oled_keypad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 12    
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 38    
	  14 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 174   
	   3 Input      7 Bit        Muxes := 45    
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 239   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 40    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 1     
Module key_to_ascii_converter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module calc_mode_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module graph_mode_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   6 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cursor_pos_reg[4:0]' into 'cursor_pos_reg[4:0]' [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:203]
WARNING: [Synth 8-6014] Unused sequential element cursor_pos_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:203]
INFO: [Synth 8-4471] merging register 'shared_equation_length_reg[4:0]' into 'shared_equation_length_reg[4:0]' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:227]
WARNING: [Synth 8-6014] Unused sequential element shared_equation_length_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/main.v:227]
INFO: [Synth 8-5546] ROM "shared_equation_complete" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port seg[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port reset
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port shared_complete
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[1]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[2]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[3]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[4]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[5]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[6]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[7]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[8]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[9]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[10]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[11]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (welcome_mode_module_inst/\welcome_drawer_vga_inst/char_code_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[12]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[13]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[14]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[0]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[1]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[2]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[3]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[4]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[5]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[6]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[7]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[8]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[9]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[10]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[0]' (FDCE) to 'display_handler_inst/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[1]' (FDCE) to 'display_handler_inst/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[2]' (FDCE) to 'display_handler_inst/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[3]' (FDCE) to 'display_handler_inst/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[4]' (FDCE) to 'display_handler_inst/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[8]' (FDCE) to 'display_handler_inst/rgb_reg_reg[9]'
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_x_d_reg[1]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_x_d_reg[0]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_y_d_reg[1]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_y_d_reg[0]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/char_code_reg_reg[7]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[255]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[254]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[253]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[252]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[251]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[250]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[249]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[248]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[247]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[246]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[245]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[244]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[243]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[242]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[241]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[240]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[239]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[238]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[237]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[236]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[235]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[234]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[233]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[232]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[231]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[230]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[229]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[228]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[227]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[226]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[225]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[224]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[223]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[222]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[221]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[220]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[219]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[218]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[217]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[216]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[215]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[214]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[213]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[212]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[211]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[210]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[209]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[208]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[207]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[206]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[205]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[204]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[203]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[202]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[201]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[200]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[199]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[198]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[197]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[196]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[195]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[194]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[193]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[192]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[191]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[190]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[189]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[188]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[187]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[186]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[185]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[184]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[183]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[182]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[181]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[180]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[179]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[178]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[177]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[176]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[175]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[174]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[173]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[172]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[171]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[170]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[169]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[168]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[167]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[166]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[165]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[164]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[163]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[162]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[161]) is unused and will be removed from module oled_keypad.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[0]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\s1_char_col_calc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 833.953 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+---------------------------------+---------------+----------------+
|Module Name            | RTL Object                      | Depth x Width | Implemented As | 
+-----------------------+---------------------------------+---------------+----------------+
|key_to_ascii_converter | ascii_char                      | 32x8          | LUT            | 
|Top_Student            | ascii_converter_inst/ascii_char | 32x8          | LUT            | 
+-----------------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 833.953 ; gain = 547.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:40 . Memory (MB): peak = 859.066 ; gain = 572.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[255] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |blk_mem_gen_font |         4|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_font    |     1|
|2     |blk_mem_gen_font__1 |     1|
|3     |blk_mem_gen_font__2 |     1|
|4     |blk_mem_gen_font__3 |     1|
|5     |BUFG                |     2|
|6     |CARRY4              |    90|
|7     |LUT1                |    24|
|8     |LUT2                |   142|
|9     |LUT3                |   171|
|10    |LUT4                |   190|
|11    |LUT5                |   358|
|12    |LUT6                |   938|
|13    |MUXF7               |    41|
|14    |MUXF8               |     2|
|15    |FDCE                |    34|
|16    |FDE_1               |    32|
|17    |FDRE                |   941|
|18    |FDSE                |    11|
|19    |IBUF                |     7|
|20    |OBUF                |    49|
|21    |OBUFT               |     1|
+------+--------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |  3065|
|2     |  ascii_converter_inst        |key_to_ascii_converter |   189|
|3     |  button_debouncer_array_inst |button_debouncer_array |   224|
|4     |    debouncer_inst_0          |debouncer              |    45|
|5     |    debouncer_inst_1          |debouncer_0            |    46|
|6     |    debouncer_inst_2          |debouncer_1            |    44|
|7     |    debouncer_inst_3          |debouncer_2            |    45|
|8     |    debouncer_inst_4          |debouncer_3            |    44|
|9     |  calc_mode_module_inst       |calc_mode_module       |    56|
|10    |  display_handler_inst        |display_handler        |   943|
|11    |    clk_6p25m                 |flexible_timer         |    58|
|12    |    oled_display_inst         |Oled_Display           |   467|
|13    |    vga_sync_unit             |vga_sync               |   411|
|14    |  graph_mode_module_inst      |graph_mode_module      |    10|
|15    |  oled_keypad_inst            |oled_keypad            |  1237|
|16    |  welcome_mode_module_inst    |welcome_mode_module    |    83|
|17    |    welcome_drawer_vga_inst   |welcome_drawer_vga     |    83|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 913.734 ; gain = 284.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 913.734 ; gain = 626.922
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 172 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
321 Infos, 252 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:45 . Memory (MB): peak = 913.734 ; gain = 638.441
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 913.734 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:52:42 2025...

*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16520 
WARNING: [Synth 8-2611] redeclaration of ansi port current_main_mode is not allowed [C:/Users/xiang/ee2026_Project/project_vivado/main.v:300]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 398.824 ; gain = 112.152
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
	Parameter MODE_OFF bound to: 2'b00 
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter MODE_CALCULATOR bound to: 2'b10 
	Parameter MODE_GRAPHER bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'display_handler' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'flexible_timer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
	Parameter BASYS_CLOCK bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flexible_timer' (1#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
WARNING: [Synth 8-350] instance 'oled_display_inst' of module 'Oled_Display' requires 14 connections, but only 10 given [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:27]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_handler' (4#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer_array' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
	Parameter DEBOUNCE_COUNT bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (5#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer_array' (6#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'off_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'off_module' (7#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_oled' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_oled' (8#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_vga' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter H_RES bound to: 640 - type: integer 
	Parameter V_RES bound to: 480 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter CHAR_COUNT_ROW_1 bound to: 6 - type: integer 
	Parameter X_START_ROW_1 bound to: 296 - type: integer 
	Parameter Y_START_ROW_1 bound to: 208 - type: integer 
	Parameter CHAR_COUNT_ROW_2 bound to: 10 - type: integer 
	Parameter X_START_ROW_2 bound to: 280 - type: integer 
	Parameter Y_START_ROW_2 bound to: 224 - type: integer 
	Parameter CHAR_COUNT_ROW_3 bound to: 10 - type: integer 
	Parameter X_START_ROW_3 bound to: 280 - type: integer 
	Parameter Y_START_ROW_3 bound to: 272 - type: integer 
	Parameter CHAR_COUNT_ROW_4 bound to: 7 - type: integer 
	Parameter X_START_ROW_4 bound to: 292 - type: integer 
	Parameter Y_START_ROW_4 bound to: 308 - type: integer 
	Parameter SELECTION_COLOR bound to: 12'b000000000000 
	Parameter SELECTION_BG_COLOR bound to: 12'b111111111111 
	Parameter TEXT_COLOR bound to: 12'b111111111111 
	Parameter BG_COLOR bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_font' [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-34412-Plup1/realtime/blk_mem_gen_font_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_font' (9#1) [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-34412-Plup1/realtime/blk_mem_gen_font_stub.v:6]
WARNING: [Synth 8-350] instance 'font_rom_inst' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:110]
WARNING: [Synth 8-6014] Unused sequential element char_index_reg_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:174]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_vga' (10#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_mode_module' (11#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
WARNING: [Synth 8-350] instance 'welcome_mode_module_inst' of module 'welcome_mode_module' requires 12 connections, but only 11 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:152]
INFO: [Synth 8-6157] synthesizing module 'oled_keypad' [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
	Parameter OLED_WIDTH bound to: 96 - type: integer 
	Parameter OLED_HEIGHT bound to: 64 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter INPUT_Y_START bound to: 0 - type: integer 
	Parameter INPUT_Y_END bound to: 7 - type: integer 
	Parameter KEYPAD_Y_START bound to: 12 - type: integer 
	Parameter PAGE_NUMBERS bound to: 1'b0 
	Parameter PAGE_FUNCTIONS bound to: 1'b1 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter PAGE1_ROWS bound to: 4 - type: integer 
	Parameter PAGE1_COLS bound to: 5 - type: integer 
	Parameter PAGE1_CELL_WIDTH bound to: 19 - type: integer 
	Parameter PAGE1_CELL_HEIGHT bound to: 13 - type: integer 
	Parameter PAGE1_TOTAL_WIDTH bound to: 95 - type: integer 
	Parameter PAGE1_X_START bound to: 0 - type: integer 
	Parameter PAGE2_ROWS bound to: 3 - type: integer 
	Parameter PAGE2_COLS bound to: 3 - type: integer 
	Parameter PAGE2_CELL_WIDTH bound to: 32 - type: integer 
	Parameter PAGE2_CELL_HEIGHT bound to: 17 - type: integer 
	Parameter PAGE2_X_START bound to: 0 - type: integer 
	Parameter CHAR_SQRT bound to: 8'b11111011 
	Parameter CHAR_PI bound to: 8'b11100011 
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:339]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:689]
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:859]
INFO: [Synth 8-6155] done synthesizing module 'oled_keypad' (12#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
WARNING: [Synth 8-350] instance 'oled_keypad_inst' of module 'oled_keypad' requires 12 connections, but only 8 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:191]
INFO: [Synth 8-6157] synthesizing module 'key_to_ascii_converter' [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-6155] done synthesizing module 'key_to_ascii_converter' (13#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
	Parameter TEXT_BOX_Y_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_Y_END bound to: 50 - type: integer 
	Parameter TEXT_BOX_X_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_X_END bound to: 630 - type: integer 
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter TEXT_START_X bound to: 15 - type: integer 
	Parameter TEXT_START_Y bound to: 15 - type: integer 
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:72]
INFO: [Synth 8-6155] done synthesizing module 'calc_mode_module' (14#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
INFO: [Synth 8-6157] synthesizing module 'graph_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:10]
	Parameter TEXT_BOX_Y_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_Y_END bound to: 50 - type: integer 
	Parameter TEXT_BOX_X_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_X_END bound to: 630 - type: integer 
	Parameter GRAPH_Y_START bound to: 60 - type: integer 
	Parameter GRAPH_Y_END bound to: 470 - type: integer 
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter TEXT_START_X bound to: 15 - type: integer 
	Parameter TEXT_START_Y bound to: 15 - type: integer 
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:75]
INFO: [Synth 8-6155] done synthesizing module 'graph_mode_module' (15#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (16#1) [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port seg[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port reset
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port shared_complete
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design welcome_drawer_vga has unconnected port btn[3]
WARNING: [Synth 8-3331] design welcome_drawer_vga has unconnected port btn[2]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[15]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[14]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[13]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[12]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[11]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[10]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[9]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[8]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[7]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[6]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[5]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[4]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[3]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[2]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[1]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[0]
WARNING: [Synth 8-3331] design display_handler has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port PS2Clk
WARNING: [Synth 8-3331] design Top_Student has unconnected port PS2Data
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[5]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[4]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[1]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 491.055 ; gain = 204.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin oled_display_inst:reset to constant 0 [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:27]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.055 ; gain = 204.383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.055 ; gain = 204.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'oled_keypad_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'oled_keypad_inst/font_rom'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'calc_mode_module_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'calc_mode_module_inst/font_rom'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'graph_mode_module_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'graph_mode_module_inst/font_rom'
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_Student_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 832.301 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'calc_mode_module_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'graph_mode_module_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'oled_keypad_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 833.844 ; gain = 547.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 833.844 ; gain = 547.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for oled_keypad_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for calc_mode_module_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for graph_mode_module_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 833.844 ; gain = 547.172
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vga_x_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_1_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_2_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_3_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_4_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_x_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_1_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_2_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_3_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_4_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_code_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_code_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_target0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_target0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "expression_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "current_page" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "expression_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "expression_buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_page" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_col" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_col" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_col_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_row_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page2_char_lengths" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page2_char_lengths" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_col_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_row_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/xiang/ee2026_Project/project_vivado/main.v:230]
INFO: [Synth 8-5546] ROM "shared_equation_complete" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 833.844 ; gain = 547.172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 17    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 45    
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 174   
	   3 Input      7 Bit        Muxes := 45    
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	  32 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 257   
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 40    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module flexible_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module display_handler 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module welcome_drawer_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module oled_keypad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 12    
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 38    
	  14 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 174   
	   3 Input      7 Bit        Muxes := 45    
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 239   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 40    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 1     
Module key_to_ascii_converter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module calc_mode_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module graph_mode_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cursor_pos_reg[4:0]' into 'cursor_pos_reg[4:0]' [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:203]
WARNING: [Synth 8-6014] Unused sequential element cursor_pos_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:203]
INFO: [Synth 8-4471] merging register 'shared_equation_length_reg[4:0]' into 'shared_equation_length_reg[4:0]' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:227]
WARNING: [Synth 8-6014] Unused sequential element shared_equation_length_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/main.v:227]
INFO: [Synth 8-5546] ROM "shared_equation_complete" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port seg[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port reset
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port shared_complete
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[1]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[2]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[3]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[4]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[5]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[6]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[7]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[8]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[9]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[10]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[11]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (welcome_mode_module_inst/\welcome_drawer_vga_inst/char_code_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[12]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[13]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[14]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[0]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[1]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[2]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[3]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[4]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[5]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[6]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[7]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[8]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[9]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[10]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[0]' (FDCE) to 'display_handler_inst/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[1]' (FDCE) to 'display_handler_inst/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[2]' (FDCE) to 'display_handler_inst/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[3]' (FDCE) to 'display_handler_inst/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[4]' (FDCE) to 'display_handler_inst/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[8]' (FDCE) to 'display_handler_inst/rgb_reg_reg[9]'
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_x_d_reg[1]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_x_d_reg[0]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_y_d_reg[1]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_y_d_reg[0]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/char_code_reg_reg[7]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[255]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[254]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[253]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[252]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[251]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[250]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[249]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[248]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[247]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[246]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[245]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[244]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[243]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[242]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[241]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[240]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[239]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[238]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[237]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[236]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[235]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[234]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[233]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[232]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[231]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[230]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[229]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[228]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[227]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[226]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[225]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[224]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[223]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[222]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[221]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[220]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[219]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[218]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[217]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[216]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[215]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[214]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[213]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[212]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[211]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[210]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[209]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[208]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[207]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[206]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[205]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[204]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[203]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[202]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[201]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[200]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[199]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[198]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[197]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[196]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[195]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[194]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[193]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[192]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[191]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[190]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[189]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[188]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[187]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[186]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[185]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[184]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[183]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[182]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[181]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[180]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[179]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[178]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[177]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[176]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[175]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[174]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[173]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[172]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[171]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[170]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[169]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[168]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[167]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[166]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[165]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[164]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[163]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[162]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[161]) is unused and will be removed from module oled_keypad.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[0]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\s1_char_col_calc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 833.844 ; gain = 547.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+---------------------------------+---------------+----------------+
|Module Name            | RTL Object                      | Depth x Width | Implemented As | 
+-----------------------+---------------------------------+---------------+----------------+
|key_to_ascii_converter | ascii_char                      | 32x8          | LUT            | 
|Top_Student            | ascii_converter_inst/ascii_char | 32x8          | LUT            | 
+-----------------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 833.844 ; gain = 547.172
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:38 . Memory (MB): peak = 848.840 ; gain = 562.168
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[255] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |blk_mem_gen_font |         4|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_font    |     1|
|2     |blk_mem_gen_font__1 |     1|
|3     |blk_mem_gen_font__2 |     1|
|4     |blk_mem_gen_font__3 |     1|
|5     |BUFG                |     2|
|6     |CARRY4              |    94|
|7     |LUT1                |    24|
|8     |LUT2                |   149|
|9     |LUT3                |   169|
|10    |LUT4                |   180|
|11    |LUT5                |   357|
|12    |LUT6                |   935|
|13    |MUXF7               |    80|
|14    |MUXF8               |    10|
|15    |FDCE                |    34|
|16    |FDE_1               |    32|
|17    |FDRE                |   941|
|18    |FDSE                |    11|
|19    |IBUF                |     7|
|20    |OBUF                |    49|
|21    |OBUFT               |     1|
+------+--------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |  3107|
|2     |  ascii_converter_inst        |key_to_ascii_converter |   189|
|3     |  button_debouncer_array_inst |button_debouncer_array |   224|
|4     |    debouncer_inst_0          |debouncer              |    45|
|5     |    debouncer_inst_1          |debouncer_0            |    46|
|6     |    debouncer_inst_2          |debouncer_1            |    44|
|7     |    debouncer_inst_3          |debouncer_2            |    45|
|8     |    debouncer_inst_4          |debouncer_3            |    44|
|9     |  calc_mode_module_inst       |calc_mode_module       |    52|
|10    |  display_handler_inst        |display_handler        |   989|
|11    |    clk_6p25m                 |flexible_timer         |    58|
|12    |    oled_display_inst         |Oled_Display           |   467|
|13    |    vga_sync_unit             |vga_sync               |   457|
|14    |  graph_mode_module_inst      |graph_mode_module      |    10|
|15    |  oled_keypad_inst            |oled_keypad            |  1237|
|16    |  welcome_mode_module_inst    |welcome_mode_module    |    83|
|17    |    welcome_drawer_vga_inst   |welcome_drawer_vga     |    83|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 903.445 ; gain = 273.984
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 903.445 ; gain = 616.773
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
321 Infos, 252 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:43 . Memory (MB): peak = 903.445 ; gain = 628.281
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 903.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:58:34 2025...

*** Running vivado
    with args -log Top_Student.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 41860 
WARNING: [Synth 8-2611] redeclaration of ansi port current_main_mode is not allowed [C:/Users/xiang/ee2026_Project/project_vivado/main.v:309]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 398.820 ; gain = 111.738
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
	Parameter MODE_OFF bound to: 2'b00 
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter MODE_CALCULATOR bound to: 2'b10 
	Parameter MODE_GRAPHER bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'display_handler' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'flexible_timer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
	Parameter BASYS_CLOCK bound to: 100000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'flexible_timer' (1#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/flexible_timer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Oled_Display' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:346]
INFO: [Synth 8-6155] done synthesizing module 'Oled_Display' (2#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/Oled_Display.v:36]
WARNING: [Synth 8-350] instance 'oled_display_inst' of module 'Oled_Display' requires 14 connections, but only 10 given [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:27]
INFO: [Synth 8-6157] synthesizing module 'vga_sync' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
	Parameter H_DISPLAY bound to: 640 - type: integer 
	Parameter H_L_BORDER bound to: 48 - type: integer 
	Parameter H_R_BORDER bound to: 16 - type: integer 
	Parameter H_RETRACE bound to: 96 - type: integer 
	Parameter H_MAX bound to: 799 - type: integer 
	Parameter START_H_RETRACE bound to: 656 - type: integer 
	Parameter END_H_RETRACE bound to: 751 - type: integer 
	Parameter V_DISPLAY bound to: 480 - type: integer 
	Parameter V_T_BORDER bound to: 10 - type: integer 
	Parameter V_B_BORDER bound to: 33 - type: integer 
	Parameter V_RETRACE bound to: 2 - type: integer 
	Parameter V_MAX bound to: 524 - type: integer 
	Parameter START_V_RETRACE bound to: 513 - type: integer 
	Parameter END_V_RETRACE bound to: 514 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_sync' (3#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/vga_sync.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_handler' (4#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:3]
INFO: [Synth 8-6157] synthesizing module 'button_debouncer_array' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
	Parameter DEBOUNCE_COUNT bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (5#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button_debouncer_array' (6#1) [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/debouncer.v:50]
INFO: [Synth 8-6157] synthesizing module 'off_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6155] done synthesizing module 'off_module' (7#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/off_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_oled' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_oled' (8#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_oled.v:3]
INFO: [Synth 8-6157] synthesizing module 'welcome_drawer_vga' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
	Parameter MODE_WELCOME bound to: 2'b01 
	Parameter H_RES bound to: 640 - type: integer 
	Parameter V_RES bound to: 480 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter CHAR_COUNT_ROW_1 bound to: 6 - type: integer 
	Parameter X_START_ROW_1 bound to: 296 - type: integer 
	Parameter Y_START_ROW_1 bound to: 208 - type: integer 
	Parameter CHAR_COUNT_ROW_2 bound to: 10 - type: integer 
	Parameter X_START_ROW_2 bound to: 280 - type: integer 
	Parameter Y_START_ROW_2 bound to: 224 - type: integer 
	Parameter CHAR_COUNT_ROW_3 bound to: 10 - type: integer 
	Parameter X_START_ROW_3 bound to: 280 - type: integer 
	Parameter Y_START_ROW_3 bound to: 272 - type: integer 
	Parameter CHAR_COUNT_ROW_4 bound to: 7 - type: integer 
	Parameter X_START_ROW_4 bound to: 292 - type: integer 
	Parameter Y_START_ROW_4 bound to: 308 - type: integer 
	Parameter SELECTION_COLOR bound to: 12'b000000000000 
	Parameter SELECTION_BG_COLOR bound to: 12'b111111111111 
	Parameter TEXT_COLOR bound to: 12'b111111111111 
	Parameter BG_COLOR bound to: 12'b000000000000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_font' [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-42380-Plup1/realtime/blk_mem_gen_font_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_font' (9#1) [C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/.Xil/Vivado-42380-Plup1/realtime/blk_mem_gen_font_stub.v:6]
WARNING: [Synth 8-350] instance 'font_rom_inst' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:110]
WARNING: [Synth 8-6014] Unused sequential element char_index_reg_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:174]
INFO: [Synth 8-6155] done synthesizing module 'welcome_drawer_vga' (10#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_drawer_vga.v:3]
INFO: [Synth 8-6155] done synthesizing module 'welcome_mode_module' (11#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/welcome_mode/welcome_mode_module.v:3]
WARNING: [Synth 8-350] instance 'welcome_mode_module_inst' of module 'welcome_mode_module' requires 12 connections, but only 11 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:156]
INFO: [Synth 8-6157] synthesizing module 'oled_keypad' [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
	Parameter OLED_WIDTH bound to: 96 - type: integer 
	Parameter OLED_HEIGHT bound to: 64 - type: integer 
	Parameter FONT_WIDTH bound to: 8 - type: integer 
	Parameter FONT_HEIGHT bound to: 8 - type: integer 
	Parameter INPUT_Y_START bound to: 0 - type: integer 
	Parameter INPUT_Y_END bound to: 7 - type: integer 
	Parameter KEYPAD_Y_START bound to: 12 - type: integer 
	Parameter PAGE_NUMBERS bound to: 1'b0 
	Parameter PAGE_FUNCTIONS bound to: 1'b1 
	Parameter WHITE bound to: 16'b1111111111111111 
	Parameter BLACK bound to: 16'b0000000000000000 
	Parameter PAGE1_ROWS bound to: 4 - type: integer 
	Parameter PAGE1_COLS bound to: 5 - type: integer 
	Parameter PAGE1_CELL_WIDTH bound to: 19 - type: integer 
	Parameter PAGE1_CELL_HEIGHT bound to: 13 - type: integer 
	Parameter PAGE1_TOTAL_WIDTH bound to: 95 - type: integer 
	Parameter PAGE1_X_START bound to: 0 - type: integer 
	Parameter PAGE2_ROWS bound to: 3 - type: integer 
	Parameter PAGE2_COLS bound to: 3 - type: integer 
	Parameter PAGE2_CELL_WIDTH bound to: 32 - type: integer 
	Parameter PAGE2_CELL_HEIGHT bound to: 17 - type: integer 
	Parameter PAGE2_X_START bound to: 0 - type: integer 
	Parameter CHAR_SQRT bound to: 8'b11111011 
	Parameter CHAR_PI bound to: 8'b11100011 
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:292]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:339]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:360]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:689]
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:859]
INFO: [Synth 8-6155] done synthesizing module 'oled_keypad' (12#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:8]
WARNING: [Synth 8-350] instance 'oled_keypad_inst' of module 'oled_keypad' requires 12 connections, but only 8 given [C:/Users/xiang/ee2026_Project/project_vivado/main.v:195]
INFO: [Synth 8-6157] synthesizing module 'key_to_ascii_converter' [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
	Parameter KEY_0 bound to: 5'b00000 
	Parameter KEY_1 bound to: 5'b00001 
	Parameter KEY_2 bound to: 5'b00010 
	Parameter KEY_3 bound to: 5'b00011 
	Parameter KEY_4 bound to: 5'b00100 
	Parameter KEY_5 bound to: 5'b00101 
	Parameter KEY_6 bound to: 5'b00110 
	Parameter KEY_7 bound to: 5'b00111 
	Parameter KEY_8 bound to: 5'b01000 
	Parameter KEY_9 bound to: 5'b01001 
	Parameter KEY_ADD bound to: 5'b01010 
	Parameter KEY_SUB bound to: 5'b01011 
	Parameter KEY_MUL bound to: 5'b01100 
	Parameter KEY_DIV bound to: 5'b01101 
	Parameter KEY_POW bound to: 5'b01110 
	Parameter KEY_SIN bound to: 5'b01111 
	Parameter KEY_COS bound to: 5'b10000 
	Parameter KEY_TAN bound to: 5'b10001 
	Parameter KEY_LN bound to: 5'b10010 
	Parameter KEY_EXP bound to: 5'b10011 
	Parameter KEY_SQRT bound to: 5'b10100 
	Parameter KEY_NEG bound to: 5'b10101 
	Parameter KEY_PI bound to: 5'b10110 
	Parameter KEY_E bound to: 5'b10111 
	Parameter KEY_DOT bound to: 5'b11000 
	Parameter KEY_EQUAL bound to: 5'b11001 
	Parameter KEY_CLEAR bound to: 5'b11010 
	Parameter KEY_LPAREN bound to: 5'b11011 
	Parameter KEY_RPAREN bound to: 5'b11100 
	Parameter KEY_DELETE bound to: 5'b11101 
INFO: [Synth 8-6155] done synthesizing module 'key_to_ascii_converter' (13#1) [C:/Users/xiang/ee2026_Project/project_vivado/features/parser/key_to_ascii_converter.v:10]
INFO: [Synth 8-6157] synthesizing module 'calc_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
	Parameter TEXT_BOX_Y_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_Y_END bound to: 50 - type: integer 
	Parameter TEXT_BOX_X_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_X_END bound to: 630 - type: integer 
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter TEXT_START_X bound to: 15 - type: integer 
	Parameter TEXT_START_Y bound to: 15 - type: integer 
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:72]
INFO: [Synth 8-6155] done synthesizing module 'calc_mode_module' (14#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/calc_mode_module.v:10]
INFO: [Synth 8-6157] synthesizing module 'graph_mode_module' [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:10]
	Parameter TEXT_BOX_Y_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_Y_END bound to: 50 - type: integer 
	Parameter TEXT_BOX_X_START bound to: 10 - type: integer 
	Parameter TEXT_BOX_X_END bound to: 630 - type: integer 
	Parameter GRAPH_Y_START bound to: 60 - type: integer 
	Parameter GRAPH_Y_END bound to: 470 - type: integer 
	Parameter CHAR_WIDTH bound to: 8 - type: integer 
	Parameter CHAR_HEIGHT bound to: 8 - type: integer 
	Parameter TEXT_START_X bound to: 15 - type: integer 
	Parameter TEXT_START_Y bound to: 15 - type: integer 
WARNING: [Synth 8-350] instance 'font_rom' of module 'blk_mem_gen_font' requires 6 connections, but only 4 given [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:75]
INFO: [Synth 8-6155] done synthesizing module 'graph_mode_module' (15#1) [C:/Users/xiang/ee2026_Project/project_vivado/Submodules/graph_mode_module.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Top_Student' (16#1) [C:/Users/xiang/ee2026_Project/project_vivado/main.v:13]
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port seg[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port reset
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port shared_complete
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design welcome_drawer_vga has unconnected port btn[3]
WARNING: [Synth 8-3331] design welcome_drawer_vga has unconnected port btn[2]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design welcome_drawer_oled has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[15]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[14]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[13]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[12]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[11]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[10]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[9]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[8]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[7]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[6]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[5]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[4]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[3]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[2]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[1]
WARNING: [Synth 8-3331] design welcome_mode_module has unconnected port sw[0]
WARNING: [Synth 8-3331] design display_handler has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port PS2Clk
WARNING: [Synth 8-3331] design Top_Student has unconnected port PS2Data
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[14]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[13]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[12]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[11]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[10]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[9]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[8]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[7]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[6]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[5]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[4]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[3]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[1]
WARNING: [Synth 8-3331] design Top_Student has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 491.520 ; gain = 204.438
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin oled_display_inst:reset to constant 0 [C:/Users/xiang/ee2026_Project/project_vivado/Accessories/display_handler.v:27]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.520 ; gain = 204.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.520 ; gain = 204.438
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'oled_keypad_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'oled_keypad_inst/font_rom'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'calc_mode_module_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'calc_mode_module_inst/font_rom'
Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'graph_mode_module_inst/font_rom'
Finished Parsing XDC File [c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font/blk_mem_gen_font_in_context.xdc] for cell 'graph_mode_module_inst/font_rom'
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Top_Student_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 832.996 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'calc_mode_module_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'graph_mode_module_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'oled_keypad_inst/font_rom' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 834.469 ; gain = 547.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 834.469 ; gain = 547.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for oled_keypad_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for calc_mode_module_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for graph_mode_module_inst/font_rom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 834.469 ; gain = 547.387
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "vga_x_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_1_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_2_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_3_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_4_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "vga_x_d" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_1_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_2_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_3_rom" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "row_4_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_code_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "char_code_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_target0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_target0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "expression_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[28]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[29]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[30]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[31]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "current_page" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "expression_buffer" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "expression_buffer_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "expression_buffer_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "expression_buffer_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "expression_buffer_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "current_page" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_char" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_col" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "selected_col" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "key_code" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_col_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_row_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page2_char_lengths" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page2_char_lengths" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_col_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cell_row_lut" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "page1_chars" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/xiang/ee2026_Project/project_vivado/main.v:234]
INFO: [Synth 8-5546] ROM "shared_equation_complete" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 834.469 ; gain = 547.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 9     
	   2 Input      3 Bit       Adders := 17    
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 37    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 4     
	  32 Input     32 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 6     
	   5 Input     12 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 45    
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 3     
	   7 Input      8 Bit        Muxes := 1     
	  14 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 174   
	   3 Input      7 Bit        Muxes := 45    
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   5 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 9     
	  32 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 4     
	   5 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 22    
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 17    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 257   
	   4 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 40    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              256 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 4     
	   4 Input    256 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   5 Input     12 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 1     
Module flexible_timer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module vga_sync 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module display_handler 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module welcome_drawer_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 5     
	   6 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	  11 Input      8 Bit        Muxes := 2     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module oled_keypad 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   3 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 12    
+---Registers : 
	              256 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 13    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 38    
	  14 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 3     
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 6     
	   2 Input      7 Bit        Muxes := 174   
	   3 Input      7 Bit        Muxes := 45    
	   4 Input      6 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      5 Bit        Muxes := 1     
	  18 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  12 Input      5 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 22    
	   2 Input      2 Bit        Muxes := 14    
	   3 Input      2 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 3     
	  10 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 239   
	   4 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 40    
	  11 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 32    
	   7 Input      1 Bit        Muxes := 1     
Module key_to_ascii_converter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module calc_mode_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module graph_mode_module 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'cursor_pos_reg[4:0]' into 'cursor_pos_reg[4:0]' [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:203]
WARNING: [Synth 8-6014] Unused sequential element cursor_pos_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/features/keypad/oled_keypad.v:203]
INFO: [Synth 8-4471] merging register 'shared_equation_length_reg[4:0]' into 'shared_equation_length_reg[4:0]' [C:/Users/xiang/ee2026_Project/project_vivado/main.v:231]
WARNING: [Synth 8-6014] Unused sequential element shared_equation_length_reg was removed.  [C:/Users/xiang/ee2026_Project/project_vivado/main.v:231]
INFO: [Synth 8-5546] ROM "shared_equation_complete" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student has port seg[7] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[6] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[5] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[4] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port seg[0] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Top_Student has port an[0] driven by constant 1
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port reset
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port shared_complete
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[5]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[4]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[3]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[2]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[1]
WARNING: [Synth 8-3331] design graph_mode_module has unconnected port pixel_index[0]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[12]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[11]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[10]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[9]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[8]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[7]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[6]
WARNING: [Synth 8-3331] design calc_mode_module has unconnected port pixel_index[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[1]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[2]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[3]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[4]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[5]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[6]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[7]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[8]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[9]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[10]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (welcome_mode_module_inst/\welcome_drawer_vga_inst/char_code_reg_reg[7] )
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[11]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[12]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[13]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[0]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[1]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[2]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[3]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[4]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[5]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[6]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[7]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[8]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[9]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[10]' (FDSE) to 'welcome_mode_module_inst/welcome_drawer_vga_inst/vga_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[14]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'vga_pixel_data_reg_reg[0]' (FD) to 'vga_pixel_data_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_pixel_data_reg_reg[1]' (FD) to 'vga_pixel_data_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_pixel_data_reg_reg[2]' (FD) to 'vga_pixel_data_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_pixel_data_reg_reg[3]' (FD) to 'vga_pixel_data_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_pixel_data_reg_reg[4]' (FD) to 'vga_pixel_data_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_pixel_data_reg_reg[8]' (FD) to 'vga_pixel_data_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[0]' (FDCE) to 'display_handler_inst/rgb_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[1]' (FDCE) to 'display_handler_inst/rgb_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[2]' (FDCE) to 'display_handler_inst/rgb_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[3]' (FDCE) to 'display_handler_inst/rgb_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[4]' (FDCE) to 'display_handler_inst/rgb_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'display_handler_inst/rgb_reg_reg[8]' (FDCE) to 'display_handler_inst/rgb_reg_reg[9]'
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_x_d_reg[1]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_x_d_reg[0]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_y_d_reg[1]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/vga_y_d_reg[0]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (welcome_drawer_vga_inst/char_code_reg_reg[7]) is unused and will be removed from module welcome_mode_module.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[255]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[254]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[253]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[252]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[251]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[250]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[249]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[248]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[247]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[246]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[245]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[244]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[243]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[242]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[241]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[240]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[239]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[238]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[237]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[236]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[235]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[234]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[233]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[232]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[231]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[230]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[229]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[228]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[227]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[226]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[225]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[224]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[223]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[222]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[221]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[220]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[219]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[218]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[217]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[216]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[215]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[214]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[213]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[212]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[211]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[210]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[209]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[208]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[207]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[206]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[205]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[204]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[203]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[202]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[201]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[200]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[199]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[198]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[197]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[196]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[195]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[194]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[193]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[192]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[191]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[190]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[189]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[188]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[187]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[186]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[185]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[184]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[183]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[182]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[181]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[180]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[179]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[178]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[177]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[176]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[175]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[174]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[173]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[172]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[171]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[170]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[169]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[168]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[167]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[166]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[165]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[164]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[163]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[162]) is unused and will be removed from module oled_keypad.
WARNING: [Synth 8-3332] Sequential element (vga_expression_reg[161]) is unused and will be removed from module oled_keypad.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'oled_keypad_inst/oled_data_reg[0]' (FDR) to 'oled_keypad_inst/oled_data_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\s1_char_col_calc_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_keypad_inst/\expression_buffer_reg[31][7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 834.469 ; gain = 547.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+---------------------------------+---------------+----------------+
|Module Name            | RTL Object                      | Depth x Width | Implemented As | 
+-----------------------+---------------------------------+---------------+----------------+
|key_to_ascii_converter | ascii_char                      | 32x8          | LUT            | 
|Top_Student            | ascii_converter_inst/ascii_char | 32x8          | LUT            | 
+-----------------------+---------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 834.469 ; gain = 547.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 849.527 ; gain = 562.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[248] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[249] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[250] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[251] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[252] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[253] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[254] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\shared_equation_buffer_reg[255] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \welcome_mode_module_inst/welcome_drawer_vga_inst/font_rom_inst  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \oled_keypad_inst/font_rom  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \calc_mode_module_inst/font_rom  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \graph_mode_module_inst/font_rom  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |blk_mem_gen_font |         4|
+------+-----------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |blk_mem_gen_font    |     1|
|2     |blk_mem_gen_font__1 |     1|
|3     |blk_mem_gen_font__2 |     1|
|4     |blk_mem_gen_font__3 |     1|
|5     |BUFG                |     2|
|6     |CARRY4              |    94|
|7     |LUT1                |    24|
|8     |LUT2                |   149|
|9     |LUT3                |   169|
|10    |LUT4                |   180|
|11    |LUT5                |   357|
|12    |LUT6                |   935|
|13    |MUXF7               |    80|
|14    |MUXF8               |    10|
|15    |FDCE                |    34|
|16    |FDE_1               |    32|
|17    |FDRE                |   947|
|18    |FDSE                |    11|
|19    |IBUF                |     7|
|20    |OBUF                |    49|
|21    |OBUFT               |     1|
+------+--------------------+------+

Report Instance Areas: 
+------+------------------------------+-----------------------+------+
|      |Instance                      |Module                 |Cells |
+------+------------------------------+-----------------------+------+
|1     |top                           |                       |  3113|
|2     |  ascii_converter_inst        |key_to_ascii_converter |   189|
|3     |  button_debouncer_array_inst |button_debouncer_array |   224|
|4     |    debouncer_inst_0          |debouncer              |    45|
|5     |    debouncer_inst_1          |debouncer_0            |    46|
|6     |    debouncer_inst_2          |debouncer_1            |    44|
|7     |    debouncer_inst_3          |debouncer_2            |    45|
|8     |    debouncer_inst_4          |debouncer_3            |    44|
|9     |  calc_mode_module_inst       |calc_mode_module       |    52|
|10    |  display_handler_inst        |display_handler        |   988|
|11    |    clk_6p25m                 |flexible_timer         |    58|
|12    |    oled_display_inst         |Oled_Display           |   467|
|13    |    vga_sync_unit             |vga_sync               |   457|
|14    |  graph_mode_module_inst      |graph_mode_module      |    10|
|15    |  oled_keypad_inst            |oled_keypad            |  1237|
|16    |  welcome_mode_module_inst    |welcome_mode_module    |    83|
|17    |    welcome_drawer_vga_inst   |welcome_drawer_vga     |    83|
+------+------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 36 critical warnings and 378 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 905.426 ; gain = 275.395
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 905.426 ; gain = 618.344
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 223 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 32 instances

INFO: [Common 17-83] Releasing license: Synthesis
327 Infos, 252 Warnings, 36 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 905.426 ; gain = 629.836
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 905.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:02:01 2025...
[Sun Oct 19 00:02:04 2025] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:56 . Memory (MB): peak = 295.418 ; gain = 0.000
# set synth_status [get_property STATUS [get_runs synth_1]]
# set synth_progress [get_property PROGRESS [get_runs synth_1]]
# puts "\nSynthesis Status: $synth_status"

Synthesis Status: synth_design Complete!
# puts "Synthesis Progress: $synth_progress"
Synthesis Progress: 100%
# if {$synth_status != "synth_design Complete!"} {
#     puts "\nERROR: Synthesis failed!"
#     puts "Check the synthesis log for errors."
#     exit 1
# }
# puts "\n Synthesis completed successfully!"

 Synthesis completed successfully!
# puts "\n=========================================="

==========================================
# puts "Step 2: Running Implementation"
Step 2: Running Implementation
# puts "=========================================="
==========================================
# launch_runs impl_1 -jobs 4
[Sun Oct 19 00:02:04 2025] Launched impl_1...
Run output will be captured here: C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Oct 19 00:02:04 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.dcp' for cell 'calc_mode_module_inst/font_rom'
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 610.910 ; gain = 334.277
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 623.332 ; gain = 12.422

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cf908f1d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1176.156 ; gain = 552.824

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22e6cecc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 229825c35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cbb14052

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cbb14052

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 243eaafae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 232547bde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1176.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 232547bde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1176.156 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.531 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 28f682666

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1329.387 ; gain = 0.000
Ending Power Optimization Task | Checksum: 28f682666

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 153.230

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23ade9c85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1329.387 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 23ade9c85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1329.387 ; gain = 718.477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1682eac06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14f4fde24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2213619c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2213619c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2213619c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24ace99c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1329.387 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19e5ef98b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e41e100c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e41e100c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1875d1702

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14451cc36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14451cc36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17abe4516

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11f97aa35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11f97aa35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11f97aa35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16dc75790

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16dc75790

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.212. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a30af286

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a30af286

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
Ending Placer Task | Checksum: babe1380

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1329.387 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2cc7be4b ConstDB: 0 ShapeSum: 8df65535 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7f85a181 NumContArr: 43183ea7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1706a1b26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.476  | TNS=0.000  | WHS=-0.144 | THS=-4.878 |

Phase 2 Router Initialization | Checksum: 20ff166bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 190e4afdf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.503  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19eb9d32e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 19eb9d32e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16b7bdd63

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12b76c158

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 12b76c158

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.651599 %
  Global Horizontal Routing Utilization  = 0.892764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13eca3f54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13eca3f54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1eb2cdfa1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.516  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1eb2cdfa1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:53:46 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: open_checkpoint Top_Student_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 231.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1085.250 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1085.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.250 ; gain = 862.355
Command: write_bitstream -force Top_Student.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11412032 bits.
Writing bitstream ./Top_Student.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1557.043 ; gain = 471.793
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:54:30 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.dcp' for cell 'calc_mode_module_inst/font_rom'
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 611.574 ; gain = 334.980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 622.410 ; gain = 10.836

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 124bc1d07

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.090 ; gain = 553.680

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 286ba2ef5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2853bc4df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 288ad4cb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 288ad4cb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 201ee5575

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2363708e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1176.090 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2363708e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1176.090 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.508 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1ee84149a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1330.355 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ee84149a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.355 ; gain = 154.266

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e8c9ed9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1330.355 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e8c9ed9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1330.355 ; gain = 718.781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c4ea067

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1227ed5b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb514dc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb514dc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bb514dc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b3cebe7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1330.355 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20b33a24a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f37aa64d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f37aa64d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b38dd5a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ec3f8a09

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ec3f8a09

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f5befb84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d9830a7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d9830a7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d9830a7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20f7e8be8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20f7e8be8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.405. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18496c3d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18496c3d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Ending Placer Task | Checksum: 176d285bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1330.355 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7ebb424b ConstDB: 0 ShapeSum: f8174371 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1c02b4 NumContArr: befb5c62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15771fd11

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.615  | TNS=0.000  | WHS=-0.133 | THS=-5.173 |

Phase 2 Router Initialization | Checksum: 180d1b5be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e0391575

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1696486fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1696486fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1266b5004

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15acede2e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 15acede2e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.693455 %
  Global Horizontal Routing Utilization  = 0.863743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1322e94c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1322e94c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18f34c8bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.208  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18f34c8bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:59:41 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: open_checkpoint Top_Student_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 231.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1085.355 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1085.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.355 ; gain = 862.867
Command: write_bitstream -force Top_Student.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9265856 bits.
Writing bitstream ./Top_Student.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.672 ; gain = 480.316
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:00:31 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.dcp' for cell 'calc_mode_module_inst/font_rom'
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 611.055 ; gain = 334.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.569 . Memory (MB): peak = 623.113 ; gain = 12.059

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f912ac1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.613 ; gain = 553.500

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ec20241c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2682a8881

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2c476bb0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2c476bb0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f01a98cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a6083ae6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1176.613 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a6083ae6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1176.613 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.508 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 18b28ec41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1330.328 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18b28ec41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.328 ; gain = 153.715

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18b28ec41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1330.328 ; gain = 719.273
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14ee4fc80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1489e44ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 153a82af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 153a82af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 153a82af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d7136fca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.328 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11da479a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bf43eda4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf43eda4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 268025b9f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 258cdf5d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 258cdf5d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 177624d80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 164e976e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 164e976e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 164e976e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fadc24f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fadc24f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.359. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 169b05408

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169b05408

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
Ending Placer Task | Checksum: c2aecf52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1330.328 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 19c19d03 ConstDB: 0 ShapeSum: a8ed324f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000
Post Restoration Checksum: NetGraph: 429ff1b NumContArr: eec2ebf8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18c6282be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.502  | TNS=0.000  | WHS=-0.196 | THS=-6.660 |

Phase 2 Router Initialization | Checksum: 213d7a879

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d1fa43e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.933  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cbf95082

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: cbf95082

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a081db6f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 6a2b7d16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 6a2b7d16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.690265 %
  Global Horizontal Routing Utilization  = 0.886127 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ffb5910d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ffb5910d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c4b7f71b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.026  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c4b7f71b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:03:11 2025...
[Sun Oct 19 00:03:15 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:01:11 . Memory (MB): peak = 295.418 ; gain = 0.000
# set impl_status [get_property STATUS [get_runs impl_1]]
# set impl_progress [get_property PROGRESS [get_runs impl_1]]
# puts "\nImplementation Status: $impl_status"

Implementation Status: route_design Complete!
# puts "Implementation Progress: $impl_progress"
Implementation Progress: 100%
# if {$impl_status != "route_design Complete!"} {
#     puts "\nERROR: Implementation failed!"
#     puts "Check the implementation log for errors."
#     exit 1
# }
# puts "\n Implementation completed successfully!"

 Implementation completed successfully!
# puts "\n=========================================="

==========================================
# puts "Step 3: Generating Bitstream"
Step 3: Generating Bitstream
# puts "=========================================="
==========================================
# launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Oct 19 00:03:15 2025] Launched impl_1...
Run output will be captured here: C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/runme.log
# wait_on_run impl_1
[Sun Oct 19 00:03:15 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.dcp' for cell 'calc_mode_module_inst/font_rom'
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 610.910 ; gain = 334.277
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.535 . Memory (MB): peak = 623.332 ; gain = 12.422

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1cf908f1d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1176.156 ; gain = 552.824

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 22e6cecc7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 229825c35

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1cbb14052

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.235 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1cbb14052

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.274 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 243eaafae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.351 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 232547bde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.369 . Memory (MB): peak = 1176.156 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1176.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 232547bde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.386 . Memory (MB): peak = 1176.156 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.531 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 28f682666

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1329.387 ; gain = 0.000
Ending Power Optimization Task | Checksum: 28f682666

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 153.230

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 23ade9c85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1329.387 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 23ade9c85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1329.387 ; gain = 718.477
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1682eac06

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14f4fde24

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.989 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2213619c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2213619c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 2213619c5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 24ace99c6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1329.387 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 19e5ef98b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1e41e100c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e41e100c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1875d1702

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14451cc36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14451cc36

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 17abe4516

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 11f97aa35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11f97aa35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 11f97aa35

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16dc75790

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16dc75790

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.212. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1df9bfa54

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a30af286

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a30af286

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
Ending Placer Task | Checksum: babe1380

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.182 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1329.387 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 2cc7be4b ConstDB: 0 ShapeSum: 8df65535 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000
Post Restoration Checksum: NetGraph: 7f85a181 NumContArr: 43183ea7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c29de028

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1329.387 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1706a1b26

Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.476  | TNS=0.000  | WHS=-0.144 | THS=-4.878 |

Phase 2 Router Initialization | Checksum: 20ff166bb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 190e4afdf

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 464
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.503  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 19eb9d32e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 19eb9d32e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1b7ffc748

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 16b7bdd63

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.516  | TNS=0.000  | WHS=0.082  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 12b76c158

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 12b76c158

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.651599 %
  Global Horizontal Routing Utilization  = 0.892764 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13eca3f54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13eca3f54

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1eb2cdfa1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.516  | TNS=0.000  | WHS=0.082  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1eb2cdfa1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1329.387 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.224 . Memory (MB): peak = 1329.387 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:53:46 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: open_checkpoint Top_Student_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 231.594 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 144 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1085.250 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1085.250 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.250 ; gain = 862.355
Command: write_bitstream -force Top_Student.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 11412032 bits.
Writing bitstream ./Top_Student.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1557.043 ; gain = 471.793
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:54:30 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.dcp' for cell 'calc_mode_module_inst/font_rom'
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 611.574 ; gain = 334.980
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.559 . Memory (MB): peak = 622.410 ; gain = 10.836

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 124bc1d07

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.090 ; gain = 553.680

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 286ba2ef5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2853bc4df

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 288ad4cb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 288ad4cb1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 201ee5575

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2363708e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1176.090 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1176.090 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2363708e3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 1176.090 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.508 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 5 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1ee84149a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1330.355 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1ee84149a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.355 ; gain = 154.266

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1e8c9ed9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1330.355 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 1e8c9ed9d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1330.355 ; gain = 718.781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c4ea067

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1227ed5b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb514dc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb514dc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bb514dc3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b3cebe7a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1330.355 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 20b33a24a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f37aa64d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f37aa64d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b38dd5a4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1ec3f8a09

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ec3f8a09

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1f5befb84

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d9830a7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d9830a7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d9830a7e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20f7e8be8

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 20f7e8be8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.405. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 157c82c48

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 18496c3d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18496c3d3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
Ending Placer Task | Checksum: 176d285bc

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1330.355 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7ebb424b ConstDB: 0 ShapeSum: f8174371 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000
Post Restoration Checksum: NetGraph: 1c02b4 NumContArr: befb5c62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bf175f16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15771fd11

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.615  | TNS=0.000  | WHS=-0.133 | THS=-5.173 |

Phase 2 Router Initialization | Checksum: 180d1b5be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e0391575

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 502
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1696486fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1696486fd

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 10f73ef61

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1266b5004

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.208  | TNS=0.000  | WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15acede2e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 15acede2e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.693455 %
  Global Horizontal Routing Utilization  = 0.863743 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1322e94c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1322e94c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18f34c8bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.208  | TNS=0.000  | WHS=0.026  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 18f34c8bf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.355 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1330.355 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sat Oct 18 23:59:41 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: open_checkpoint Top_Student_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 231.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1085.355 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1085.355 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.355 ; gain = 862.867
Command: write_bitstream -force Top_Student.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 9265856 bits.
Writing bitstream ./Top_Student.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1565.672 ; gain = 480.316
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:00:31 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: link_design -top Top_Student -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/xiang/ee2026_Project/project_shit/project_shit.srcs/sources_1/ip/blk_mem_gen_font/blk_mem_gen_font.dcp' for cell 'calc_mode_module_inst/font_rom'
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'JC[0]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[1]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[2]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[3]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[4]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[5]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[6]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JC[7]'. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/xiang/ee2026_Project/project_vivado/Constraints/my_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 611.055 ; gain = 334.422
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.569 . Memory (MB): peak = 623.113 ; gain = 12.059

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f912ac1f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1176.613 ; gain = 553.500

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ec20241c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2682a8881

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2c476bb0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 6 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2c476bb0d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.303 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f01a98cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.383 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a6083ae6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1176.613 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1176.613 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a6083ae6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1176.613 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.508 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 3 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 18b28ec41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1330.328 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18b28ec41

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.328 ; gain = 153.715

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18b28ec41

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1330.328 ; gain = 719.273
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
Command: report_drc -file Top_Student_drc_opted.rpt -pb Top_Student_drc_opted.pb -rpx Top_Student_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14ee4fc80

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1489e44ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 153a82af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 153a82af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 153a82af2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1d7136fca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1330.328 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 11da479a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1bf43eda4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bf43eda4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 268025b9f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 258cdf5d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 258cdf5d2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 177624d80

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 164e976e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 164e976e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 164e976e2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 16fadc24f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 16fadc24f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.359. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 142e4cca5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 169b05408

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 169b05408

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
Ending Placer Task | Checksum: c2aecf52

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.195 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Top_Student_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_placed.rpt -pb Top_Student_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1330.328 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 19c19d03 ConstDB: 0 ShapeSum: a8ed324f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000
Post Restoration Checksum: NetGraph: 429ff1b NumContArr: eec2ebf8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: f2eceb13

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18c6282be

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.502  | TNS=0.000  | WHS=-0.196 | THS=-6.660 |

Phase 2 Router Initialization | Checksum: 213d7a879

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: d1fa43e0

Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.933  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: cbf95082

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: cbf95082

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 165e4438e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: a081db6f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.026  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 6a2b7d16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 6a2b7d16

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.690265 %
  Global Horizontal Routing Utilization  = 0.886127 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ffb5910d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ffb5910d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: c4b7f71b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.026  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: c4b7f71b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1330.328 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1330.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
Command: report_drc -file Top_Student_drc_routed.rpt -pb Top_Student_drc_routed.pb -rpx Top_Student_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
Command: report_methodology -file Top_Student_methodology_drc_routed.rpt -pb Top_Student_methodology_drc_routed.pb -rpx Top_Student_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
Command: report_power -file Top_Student_power_routed.rpt -pb Top_Student_power_summary_routed.pb -rpx Top_Student_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
83 Infos, 29 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Top_Student_route_status.rpt -pb Top_Student_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Top_Student_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Top_Student_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Top_Student_bus_skew_routed.rpt -pb Top_Student_bus_skew_routed.pb -rpx Top_Student_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:03:11 2025...

*** Running vivado
    with args -log Top_Student.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Top_Student.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Top_Student.tcl -notrace
Command: open_checkpoint Top_Student_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 231.215 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1085.609 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1085.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.609 ; gain = 862.535
Command: write_bitstream -force Top_Student.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram has an input control pin calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: calc_mode_module_inst/font_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]) which is driven by a register (display_handler_inst/vga_sync_unit/h_count_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12313664 bits.
Writing bitstream ./Top_Student.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1559.145 ; gain = 473.535
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:03:58 2025...
[Sun Oct 19 00:04:00 2025] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:45 . Memory (MB): peak = 295.418 ; gain = 0.000
# set bitstream_status [get_property STATUS [get_runs impl_1]]
# puts "\nBitstream Status: $bitstream_status"

Bitstream Status: write_bitstream Complete!
# if {$bitstream_status != "write_bitstream Complete!"} {
#     puts "\nERROR: Bitstream generation failed!"
#     exit 1
# }
# puts "\n Bitstream generated successfully!"

 Bitstream generated successfully!
# puts "\n=========================================="

==========================================
# puts "Build Summary"
Build Summary
# puts "=========================================="
==========================================
# puts "Synthesis:      PASSED "
Synthesis:      PASSED 
# puts "Implementation: PASSED "
Implementation: PASSED 
# puts "Bitstream:      PASSED "
Bitstream:      PASSED 
# puts ""

# puts "Bitstream location:"
Bitstream location:
# puts "  C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student.bit"
  C:/Users/xiang/ee2026_Project/project_shit/project_shit.runs/impl_1/Top_Student.bit
# puts ""

# puts "=========================================="
==========================================
# puts "Ready to Program FPGA!"
Ready to Program FPGA!
# puts "=========================================="
==========================================
# exit 0
INFO: [Common 17-206] Exiting Vivado at Sun Oct 19 00:04:00 2025...
